I 000046 55 1336          1429111197906 adder
(_unit VHDL (adder 0 11 (adder 0 20 ))
	(_version v80)
	(_time 1429111197907 2015.04.15 18:19:57)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a4f181d4f4d4a0c1e1808404a1c1e1c1e1c1f1d18)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000046 55 1333          1429111475016 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429111475017 2015.04.15 18:24:35)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8fdfda81ddd8df998b8d9dd5df898b898b898a888d)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000046 55 1342          1429111495331 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429111495332 2015.04.15 18:24:55)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e8eababbe4bfb8feecebfab2b8eeeceeeceeedefea)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 2 -1
	)
)
I 000046 55 1462          1429111527454 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429111527455 2015.04.15 18:25:27)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65303565643235736167773f356361636163606267)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 2 -1
	)
)
I 000046 55 1652          1429111694581 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429111694582 2015.04.15 18:28:14)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a393c3f6f6d6a2c3e3b28606a3c3e3c3e3c3f3d38)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000046 55 1652          1429111704393 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429111704394 2015.04.15 18:28:24)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8e8fdb80dfd9de988a8c9cd4de888a888a888b898c)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429112161312 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429112161313 2015.04.15 18:36:01)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 68693a69653f6f7f6d667133396e3b6e6d6f606e3c)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000050 55 1418          1429112562315 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429112562316 2015.04.15 18:42:42)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d0df8083d587d7c7d5d1c98b81d683d6d5d7d8d684)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429112704159 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429112704160 2015.04.15 18:45:04)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e4b0b0b7e4b3b4f1b3e4f7bfb0e2e6e2e5e2e0e2e0)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429113041844 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429113041845 2015.04.15 18:50:41)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fba8fdabffacfbecfafbeaa0a8fdfafcfffdadfcf9)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1429          1429126288296 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429126288297 2015.04.15 22:31:28)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0f6f1a0f5a7a7e6a4f6e4aaa4f7f2f6f4f6f5f6f3)
	(_entity
		(_time 1429126288251)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000048 55 1363          1429126705643 decoder
(_unit VHDL (decoder 0 5 (decoder 0 14 ))
	(_version v80)
	(_time 1429126705644 2015.04.15 22:38:25)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 30303035356767266432246a643732363436353633)
	(_entity
		(_time 1429126705641)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3(13))(3(14))(3(15))(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429127368409 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429127368410 2015.04.15 22:49:28)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e1016191e4849091b4a0c454a181d191a18171848)
	(_entity
		(_time 1429127368407)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429128386296 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429128386297 2015.04.15 23:06:26)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40474b42451713551442501a474743464947444649)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429129040626 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429129040627 2015.04.15 23:17:20)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 383f3d3d336e6c2e3a6e28626a3f383e3b3f383e3b)
	(_entity
		(_time 1429129040610)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000048 55 1454          1429129558878 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429129558879 2015.04.15 23:25:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f1f2f5a5f5f5b4f6f0b6f8f6a5a0a4a6a4a7a4a1)
	(_entity
		(_time 1429129558876)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 12719         1429129906049 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429129906050 2015.04.15 23:31:46)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c3ce939391c1d3c390d79c96c095c095c390c5c7)
	(_entity
		(_time 1429129906047)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_entity (_out ))))
				(_port (_internal to_add ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 85 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 94 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 97 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 127 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(BUS180))
			((rst)(rst))
			((adr)(BUS149))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((nxt)(nxt))
				((rst)(rst))
				((adr)(adr))
				((to_add)(to_add))
			)
		)
	)
	(_instantiation U10 0 135 (_component multiplex_1 )
		(_port
			((en)(NET275))
			((in_1)(BUS209))
			((in_2)(BUS189))
			((out_1)(BUS171))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 143 (_component adder )
		(_port
			((in_to_add)(BUS149))
			((added)(BUS196))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 149 (_component multiplex )
		(_port
			((en)(NET286))
			((in_1)(BUS196))
			((in_2)(BUS171))
			((out_1)(BUS180))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 157 (_component instruction_mem )
		(_port
			((addres)(BUS149))
			((instruction)(BUS135))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 163 (_component decoder )
		(_port
			((instr)(BUS135))
			((add_sum)(NET253))
			((jmp_adr)(BUS209))
			((jump_be)(NET286))
			((wr_en)(NET236))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 172 (_component reg_position )
		(_port
			((clk)(clk))
			((cmp)(Dangling_Input_Signal))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(NET236))
			((q_reg_pos)(BUS264))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((cmp)(cmp))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 184 (_component add_sub )
		(_port
			((add_sub)(NET253))
			((from_reg)(BUS264))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 191 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(BUS264))
			((cmp_out)(NET275))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 198 (_component adder_1 )
		(_port
			((in_to_add)(BUS196))
			((added)(BUS189))
		)
		(_use (_implicit)
			(_port
				((in_to_add)(in_to_add))
				((added)(added))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture ((i 4)))))
		(_signal (_internal NET236 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal NET253 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal NET286 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS135 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 110 (_architecture (_uni ))))
		(_signal (_internal BUS149 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 111 (_architecture (_uni ))))
		(_signal (_internal BUS171 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 112 (_architecture (_uni ))))
		(_signal (_internal BUS180 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 113 (_architecture (_uni ))))
		(_signal (_internal BUS189 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 114 (_architecture (_uni ))))
		(_signal (_internal BUS196 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 115 (_architecture (_uni ))))
		(_signal (_internal BUS209 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 116 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 117 (_architecture (_uni ))))
		(_signal (_internal BUS264 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 118 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_process
			(line__207(_architecture 0 0 207 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . all_1 1 -1
	)
)
I 000046 55 1652          1429129906737 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429129906738 2015.04.15 23:31:46)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 76732477742126607274642c267072707270737174)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429129907378 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429129907379 2015.04.15 23:31:47)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 060304010551011103071f5d5700550003010e0052)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429129908143 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429129908144 2015.04.15 23:31:48)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4f6f4a4f4a3a4e1a3f4e7afa0f2f6f2f5f2f0f2f0)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429129908799 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429129908800 2015.04.15 23:31:48)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8486838ad6d38493858495dfd78285838082d28386)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429129909393 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429129909394 2015.04.15 23:31:49)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d6d4d484d58181c08284c28c82d1d4d0d2d0d3d0d5)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429129910081 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429129910082 2015.04.15 23:31:50)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86848688d5d0d19183d294ddd280858182808f80d0)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429129910862 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429129910863 2015.04.15 23:31:50)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2a1f3f5a5f5f1b7f6a0b2f8a5a5a1a4aba5a6a4ab)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429129911440 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429129911441 2015.04.15 23:31:51)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d5d68087d38381c3d783c58f87d2d5d3d6d2d5d3d6)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 12938         1429131115891 all_1
(_unit VHDL (all_1 0 7 (all_1 0 19 ))
	(_version v80)
	(_time 1429131115892 2015.04.15 23:51:55)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baededeeb8edbdafbfefabe0eabce9bce9bfecb9bb)
	(_entity
		(_time 1429131115876)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 83 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 85 (_entity (_out ))))
				(_port (_internal to_add ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 86 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 75 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 77 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 67 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 68 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 69 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 60 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 61 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 51 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 53 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 93 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 98 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 128 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(BUS180))
			((rst)(rst))
			((adr)(BUS149))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((nxt)(nxt))
				((rst)(rst))
				((adr)(adr))
				((to_add)(to_add))
			)
		)
	)
	(_instantiation U10 0 136 (_component multiplex_1 )
		(_port
			((en)(NET275))
			((in_1)(BUS209))
			((in_2)(BUS189))
			((out_1)(BUS171))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 144 (_component adder )
		(_port
			((in_to_add)(BUS149))
			((added)(BUS196))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 150 (_component multiplex )
		(_port
			((en)(NET286))
			((in_1)(BUS196))
			((in_2)(BUS171))
			((out_1)(BUS180))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 158 (_component instruction_mem )
		(_port
			((addres)(BUS149))
			((instruction)(BUS135))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 164 (_component decoder )
		(_port
			((instr)(BUS135))
			((add_sum)(NET253))
			((jmp_adr)(BUS209))
			((jump_be)(NET286))
			((wr_en)(NET236))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 173 (_component reg_position )
		(_port
			((clk)(clk))
			((cmp)(Dangling_Input_Signal))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(NET236))
			((q_reg_pos)(BUS264))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((cmp)(cmp))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 185 (_component add_sub )
		(_port
			((add_sub)(NET253))
			((from_reg)(BUS264))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 192 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(BUS264))
			((cmp_out)(NET275))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 199 (_component adder_1 )
		(_port
			((in_to_add)(BUS196))
			((added)(BUS189))
		)
		(_use (_implicit)
			(_port
				((in_to_add)(in_to_add))
				((added)(added))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal pc_in ~STD_LOGIC_VECTOR{15~downto~0}~124 0 15 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture ((i 4)))))
		(_signal (_internal NET236 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal NET253 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal NET286 ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS135 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 111 (_architecture (_uni ))))
		(_signal (_internal BUS149 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 112 (_architecture (_uni ))))
		(_signal (_internal BUS171 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 113 (_architecture (_uni ))))
		(_signal (_internal BUS180 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 114 (_architecture (_uni ))))
		(_signal (_internal BUS189 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 115 (_architecture (_uni ))))
		(_signal (_internal BUS196 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 116 (_architecture (_uni ))))
		(_signal (_internal BUS209 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 117 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 118 (_architecture (_uni ))))
		(_signal (_internal BUS264 ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 119 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__208(_architecture 0 0 208 (_assignment (_simple)(_target(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . all_1 1 -1
	)
)
I 000046 55 1652          1429131116922 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429131116923 2015.04.15 23:51:56)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c195c394c49691d7c5c3d39b91c7c5c7c5c7c4c6c3)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429131117674 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429131117675 2015.04.15 23:51:57)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code affbfdf9fcf8a8b8aaaeb6f4fea9fca9aaa8a7a9fb)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429131118284 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429131118285 2015.04.15 23:51:58)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11451916144641044611024a451713171017151715)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429131119362 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429131119363 2015.04.15 23:51:59)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47131045161047504647561c144146404341114045)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429131119907 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429131119908 2015.04.15 23:51:59)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a3e386a3e3d3d7c3e387e303e6d686c6e6c6f6c69)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429131120565 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429131120566 2015.04.15 23:52:00)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code faaff2aafeacadedffaee8a1aefcf9fdfefcf3fcac)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429131121157 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429131121158 2015.04.15 23:52:01)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c184a4e1a1b1f59184e5c164b4b4f4a454b484a45)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429131122049 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429131122050 2015.04.15 23:52:02)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c692c193c39092d0c490d69c94c1c6c0c5c1c6c0c5)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 1652          1429133776203 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429133776204 2015.04.16 00:36:16)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d18680d48582c4d6d0c08882d4d6d4d6d4d7d5d0)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429133778469 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429133778470 2015.04.16 00:36:18)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code acacfffafafbabbba9adb5f7fdaaffaaa9aba4aaf8)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429133779612 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429133779613 2015.04.16 00:36:19)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20207224247770357720337b742622262126242624)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429133780799 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429133780800 2015.04.16 00:36:20)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4c5c7919693c4d3c5c4d59f97c2c5c3c0c292c3c6)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429133781719 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429133781720 2015.04.16 00:36:21)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e5f5e5d0e0909480a0c4a040a595c585a585b585d)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429133782640 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429133782641 2015.04.16 00:36:22)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8f9f6a8a5aeafeffdaceaa3acfefbfffcfef1feae)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429133783750 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429133783751 2015.04.16 00:36:23)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4d4d1c4f1c1a1e58194f5d174a4a4e4b444a494b44)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429133784643 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429133784644 2015.04.16 00:36:24)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8c89e9dc39e9cdeca9ed8929acfc8cecbcfc8cecb)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 1652          1429133924409 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429133924410 2015.04.16 00:38:44)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdeabde9edeaedabb9bfafe7edbbb9bbb9bbb8babf)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429133925579 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429133925580 2015.04.16 00:38:45)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51060353550656465450480a005702575456595705)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429133927094 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429133927095 2015.04.16 00:38:47)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d6a6f386d6a6d286a3d2e66693b3f3b3c3b393b39)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429133928721 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429133928722 2015.04.16 00:38:48)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 96c29799c6c19681979687cdc59097919290c09194)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429133930265 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429133930266 2015.04.16 00:38:50)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1f5adf6a5f6f6b7f5f3b5fbf5a6a3a7a5a7a4a7a2)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429133931143 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429133931144 2015.04.16 00:38:51)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b4f411c1c4d4c0c1e4f09404f1d181c1f1d121d4d)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429133932143 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429133932144 2015.04.16 00:38:52)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a1a0a4f5a3a7e1a0f6e4aef3f3f7f2fdf3f0f2fd)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429133933190 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429133933191 2015.04.16 00:38:53)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0b5f0f0d5a5d5f1d095d1b51590c0b0d080c0b0d08)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 1652          1429134060315 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429134060316 2015.04.16 00:41:00)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0f4a5f7a4f7f0b6a4a2b2faf0a6a4a6a4a6a5a7a2)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429134061659 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429134061660 2015.04.16 00:41:01)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code df8b828c8c88d8c8dadec6848ed98cd9dad8d7d98b)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429134062640 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429134062641 2015.04.16 00:41:02)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8ecedecb4efe8adefb8abe3ecbebabeb9bebcbebc)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429134063549 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429134063550 2015.04.16 00:41:03)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 421740401615425543425319114443454644144540)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429134064456 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429134064457 2015.04.16 00:41:04)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cc99cc999a9b9bda989ed89698cbcecac8cac9cacf)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429134065674 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429134065675 2015.04.16 00:41:05)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8fda8f818cd9d8988adb9dd4db898c888b898689d9)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429134066674 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429134066675 2015.04.16 00:41:06)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77232176752024622375672d707074717e7073717e)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429134067565 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429134067566 2015.04.16 00:41:07)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2a1f2a2f3a4a6e4f0a4e2a8a0f5f2f4f1f5f2f4f1)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 1652          1429134142860 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429134142861 2015.04.16 00:42:22)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 124214151445420416100048421416141614171510)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429134143878 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429134143879 2015.04.16 00:42:23)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a5a0c0d5e5d0d1d0f0b13515b0c590c0f0d020c5e)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429134144643 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429134144644 2015.04.16 00:42:24)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 08585c0e045f581d5f081b535c0e0a0e090e0c0e0c)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429134145518 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429134145519 2015.04.16 00:42:25)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 737571722624736472736228207572747775257471)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429134146516 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429134146517 2015.04.16 00:42:26)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b5d5a580c0c0c4d0f094f010f5c595d5f5d5e5d58)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429134147424 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429134147425 2015.04.16 00:42:27)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e5e3e4b6b5b3b2f2e0b1f7beb1e3e6e2e1e3ece3b3)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 2073          1429134148329 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429134148330 2015.04.16 00:42:28)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f683e6f3c383c7a3b6d7f3568686c6966686b6966)
	(_entity
		(_time 1429128336921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal cmp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429134149315 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429134149316 2015.04.16 00:42:29)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 484e484a431e1c5e4a1e58121a4f484e4b4f484e4b)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 1652          1429134224906 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429134224907 2015.04.16 00:43:44)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9194979e94c6c187959383cbc19795979597949693)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429134226282 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429134226283 2015.04.16 00:43:46)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0f5f7a1f5a7f7e7f5f1e9aba1f6a3f6f5f7f8f6a4)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1642          1429134227594 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429134227595 2015.04.16 00:43:47)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11131216144641044611024a451713171017151715)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000051 55 1203          1429134228581 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429134228582 2015.04.16 00:43:48)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9ebefbab6bee9fee8e9f8b2baefe8eeedefbfeeeb)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1454          1429134229753 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429134229765 2015.04.16 00:43:49)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8fd883dcdada9bd9df99d7d98a8f8b898b888b8e)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429134230612 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429134230613 2015.04.16 00:43:50)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8da858a858e8fcfdd8cca838cdedbdfdcded1de8e)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000053 55 1990          1429134231737 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429134231738 2015.04.16 00:43:51)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3f3d386c6a6e28693f2d673a3a3e3b343a393b34)
	(_entity
		(_time 1429134231735)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429134232503 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429134232504 2015.04.16 00:43:52)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b393e3e6a6d6f2d396d2b61693c3b3d383c3b3d38)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000046 55 11988         1429134233737 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429134233738 2015.04.16 00:43:53)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0e5d0b0a5a0a18080f1c575d0b5e0b5e085b0e0c)
	(_entity
		(_time 1429133776109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(BUS180))
			((rst)(rst))
			((adr)(BUS149))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(NET275))
			((in_1)(alala))
			((in_2)(BUS189))
			((out_1)(BUS171))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(BUS149))
			((added)(BUS196))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(NET286))
			((in_1)(BUS196))
			((in_2)(BUS171))
			((out_1)(BUS180))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(BUS149))
			((instruction)(BUS135))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(BUS135))
			((add_sum)(NET588))
			((jmp_adr)(alala))
			((jump_be)(NET286))
			((wr_en)(NET597))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(NET597))
			((q_reg_pos)(BUS264))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(NET588))
			((from_reg)(BUS264))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(BUS264))
			((cmp_out)(NET275))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(BUS196))
			((added)(BUS189))
		)
		(_use (_implicit)
			(_port
				((in_to_add)(in_to_add))
				((added)(added))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET286 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET588 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET597 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal alala ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal BUS135 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS149 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS171 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS180 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal BUS189 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal BUS196 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal BUS264 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1652          1429193494296 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429193494297 2015.04.16 17:11:34)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0afa9f7a4f7f0b6a4a2b2faf0a6a4a6a4a6a5a7a2)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429193496031 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429193496032 2015.04.16 17:11:36)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 666964676531617163677f3d3760356063616e6032)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000053 55 1990          1429193496546 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429193496547 2015.04.16 17:11:36)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a3c696a3e3d397f3e687a306d6d696c636d6e6c63)
	(_entity
		(_time 1429134231734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429193496953 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429193496954 2015.04.16 17:11:36)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00560306035654160256105a520700060307000603)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000048 55 1454          1429193497378 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429193497379 2015.04.16 17:11:37)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6f1a6f1a5f1f1b0f2f4b2fcf2a1a4a0a2a0a3a0a5)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429193497843 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429193497844 2015.04.16 17:11:37)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b2c747a7c2d2c6c7e2f69202f7d787c7f7d727d2d)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000051 55 1203          1429193498346 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429193498347 2015.04.16 17:11:38)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f38646f6f386f786e6f7e343c696e686b6939686d)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1642          1429193498781 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429193498782 2015.04.16 17:11:38)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24737420247374317324377f702226222522202220)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 12116         1429193499204 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429193499205 2015.04.16 17:11:39)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9d999fc89dcddfcfc8db909acc99cc99cf9cc9cb)
	(_entity
		(_time 1429133776109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_implicit)
			(_port
				((in_to_add)(in_to_add))
				((added)(added))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 1660          1429195111674 adder_1
(_unit VHDL (adder_1 0 11 (adder_1 0 20 ))
	(_version v80)
	(_time 1429195111675 2015.04.16 17:38:31)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f7d787e2d282f697b7d6d26787c7e797e797b797b)
	(_entity
		(_time 1429195023109)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_1 2 -1
	)
)
I 000046 55 1652          1429195271987 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429195272000 2015.04.16 17:41:12)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c793ce92c49097d1c3c5d59d97c1c3c1c3c1c2c0c5)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000050 55 1418          1429195272409 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429195272410 2015.04.16 17:41:12)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d09585f0c0a5a4a585c44060c5b0e5b585a555b09)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000053 55 1990          1429195272815 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429195272816 2015.04.16 17:41:12)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a1a4a4f5a3a7e1a0f6e4aef3f3f7f2fdf3f0f2fd)
	(_entity
		(_time 1429134231734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000043 55 1550          1429195273331 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429195273332 2015.04.16 17:41:13)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7a2a3a7f3a1a3e1f5a1e7ada5f0f7f1f4f0f7f1f4)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000048 55 1454          1429195273784 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429195273785 2015.04.16 17:41:13)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bce8eee8eaebebaae8eea8e6e8bbbebab8bab9babf)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1703          1429195274284 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429195274285 2015.04.16 17:41:14)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0e5b8e4e5e6e7a7b5e4a2ebe4b6b3b7b4b6b9b6e6)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000051 55 1203          1429195274721 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429195274722 2015.04.16 17:41:14)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66336666363166716766773d356067616260306164)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1642          1429195275128 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429195275129 2015.04.16 17:41:15)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fca9f9acababace9abfcefa7a8fafefafdfaf8faf8)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 12055         1429195275565 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429195275566 2015.04.16 17:41:15)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e7b5e6e3e5b5a7b7b0a3e8e2b4e1b4e1b7e4b1b3)
	(_entity
		(_time 1429133776109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1420          1429195275581 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429195275582 2015.04.16 17:41:15)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1949395c596c6d6c4c0d89a90c792c7c4c6c9c497)
	(_entity
		(_time 1429195275579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000048 55 1660          1429195276003 adder_1
(_unit VHDL (adder_1 0 11 (adder_1 0 20 ))
	(_version v80)
	(_time 1429195276004 2015.04.16 17:41:16)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67326e67643037716365753e606466616661636163)
	(_entity
		(_time 1429195023109)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_1 2 -1
	)
)
I 000046 55 11972         1429195276440 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429195276441 2015.04.16 17:41:16)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d484d1a1a4a1a08181f0c474d1b4e1b4e184b1e1c)
	(_entity
		(_time 1429133776109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000048 55 1454          1429195916503 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429195916504 2015.04.16 17:51:56)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b550a580c0c0c4d0f094f010f5c595d5f5d5e5d58)
	(_entity
		(_time 1429129558875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1418          1429195916987 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 22 ))
	(_version v80)
	(_time 1429195916988 2015.04.16 17:51:56)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f306b3b6c6838283a3e26646e396c393a3837396b)
	(_entity
		(_time 1429111926484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1550          1429195917409 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429195917410 2015.04.16 17:51:57)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e5ebe4b6e3b3b1f3e7b0f5bfb7e2e5e3e6e2e5e3e6)
	(_entity
		(_time 1429129040609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1990          1429195917846 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429195917847 2015.04.16 17:51:57)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9b959a94ccccc88ecf998bc19c9c989d929c9f9d92)
	(_entity
		(_time 1429134231734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1420          1429195918268 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429195918269 2015.04.16 17:51:58)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 414e1042451646564440581a104712474446494417)
	(_entity
		(_time 1429195275578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1703          1429195918956 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429195918957 2015.04.16 17:51:58)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0fffea0a5a6a7e7f5a4e2aba4f6f3f7f4f6f9f6a6)
	(_entity
		(_time 1429127368406)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1652          1429195919438 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429195919439 2015.04.16 17:51:59)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d5dadd87d48285c3d1d7c78f85d3d1d3d1d3d0d2d7)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000051 55 1203          1429195920049 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429195920050 2015.04.16 17:52:00)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36396633666136213736276d653037313230603134)
	(_entity
		(_time 1429112935468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1660          1429195920518 adder_1
(_unit VHDL (adder_1 0 11 (adder_1 0 20 ))
	(_version v80)
	(_time 1429195920519 2015.04.16 17:52:00)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0b045f0d5d5c5b1d0f0919520c080a0d0a0d0f0d0f)
	(_entity
		(_time 1429195023109)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_1 2 -1
	)
)
I 000048 55 1642          1429195920971 add_sub
(_unit VHDL (add_sub 0 11 (add_sub 0 19 ))
	(_version v80)
	(_time 1429195920972 2015.04.16 17:52:00)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d0df8782d48780c587d0c38b84d6d2d6d1d6d4d6d4)
	(_entity
		(_time 1429112568578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11972         1429195921440 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429195921441 2015.04.16 17:52:01)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f2a5f2f3f2a2b0a0a7b4fff5a3f6a3f6a0f3a6a4)
	(_entity
		(_time 1429133776109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1652          1429196837299 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429196837300 2015.04.16 18:07:17)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 38376b3d346f682e3c392a62683e3c3e3c3e3d3f3a)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000046 55 1652          1429196891128 adder
(_unit VHDL (adder 0 11 (adder 0 12 ))
	(_version v80)
	(_time 1429196891129 2015.04.16 18:08:11)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c7c297d2b2b2c6a787f6e262c7a787a787a797b7e)
	(_entity
		(_time 1429110036281)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~STD_LOGIC_VECTOR{15~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_architecture (_uni (_code 1)))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_architecture (_uni (_string \"0000000000000001"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder 2 -1
	)
)
I 000046 55 1059          1429197151065 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429197151066 2015.04.16 18:12:31)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dededb8c8f898ec8dadccc848ed8dad8dad8dbd9dc)
	(_entity
		(_time 1429197151063)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~SIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000050 55 1358          1429197178815 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429197178816 2015.04.16 18:12:58)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 441611474513435341455d1f1542174241434c4210)
	(_entity
		(_time 1429197178813)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~SIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~SIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~SIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000048 55 1160          1429197234751 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429197234752 2015.04.16 18:13:54)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5929690c49295d092cbd69e91c3c7c3c4c3c1c3c1)
	(_entity
		(_time 1429197234735)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~SIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000048 55 1414          1429197278112 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429197278113 2015.04.16 18:14:38)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24272520257373327076307e702326222022212227)
	(_entity
		(_time 1429197278110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~SIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1663          1429197289704 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429197289705 2015.04.16 18:14:49)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e60656e6e3839796b3a7c353a686d696a68676838)
	(_entity
		(_time 1429197289688)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~SIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000048 55 1422          1429197449940 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429197449941 2015.04.16 18:17:29)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5909595a550e0e4f0d0b4d030d5e5b5f5d5f5c5f5a)
	(_entity
		(_time 1429197449938)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429197450393 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429197450394 2015.04.16 18:17:30)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e4e4c184e4919091b1f07454f184d181b1916184a)
	(_entity
		(_time 1429197450391)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429197450878 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429197450879 2015.04.16 18:17:30)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 02530a040354561400571258500502040105020401)
	(_entity
		(_time 1429197450876)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429197451315 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429197451316 2015.04.16 18:17:31)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8e9b3ecb5efebadecbaa8e2bfbfbbbeb1bfbcbeb1)
	(_entity
		(_time 1429197451313)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429197451753 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429197451754 2015.04.16 18:17:31)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6d3d6b6c3c3a6a7a686c74363c6b3e6b686a65683b)
	(_entity
		(_time 1429197451751)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429197452268 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429197452269 2015.04.16 18:17:32)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71212c70252726667425632a257772767577787727)
	(_entity
		(_time 1429197452266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429197452799 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429197452800 2015.04.16 18:17:32)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84d4d38a84d3d492808696ded48280828082818386)
	(_entity
		(_time 1429197452797)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429197453315 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429197453316 2015.04.16 18:17:33)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 888e8a86d6df889f898899d3db8e898f8c8ede8f8a)
	(_entity
		(_time 1429197453313)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429197453753 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429197453754 2015.04.16 18:17:33)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3b3f386d6a6d2b393c2f643a3e3c3b3c3b393b39)
	(_entity
		(_time 1429197453751)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429197454159 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429197454160 2015.04.16 18:17:34)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d3d5d681d48483c684ddc08887d5d1d5d2d5d7d5d7)
	(_entity
		(_time 1429197454157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000048 55 1414          1429197660846 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429197660847 2015.04.16 18:21:00)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 333764363564642567612769673431353735363530)
	(_entity
		(_time 1429197660844)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~SIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1358          1429197661313 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429197661314 2015.04.16 18:21:01)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 080c090f055f0f1f0d091153590e5b0e0d0f000e5c)
	(_entity
		(_time 1429197661297)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~SIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~SIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~SIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1490          1429197661721 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429197661722 2015.04.16 18:21:01)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e9bc891c8c8ca889ccb8ec4cc999e989d999e989d)
	(_entity
		(_time 1429197661719)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~SIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~SIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~SIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1910          1429197662128 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429197662129 2015.04.16 18:21:02)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34303731356367216036246e333337323d3330323d)
	(_entity
		(_time 1429197662126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~SIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~SIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~SIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~SIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1360          1429197662581 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429197662582 2015.04.16 18:21:02)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9fcafa8f5aefeeefcf8e0a2a8ffaafffcfef1fcaf)
	(_entity
		(_time 1429197662579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~SIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~SIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~SIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1663          1429197662985 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429197662986 2015.04.16 18:21:02)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f8a82818cd9d8988adb9dd4db898c888b898689d9)
	(_entity
		(_time 1429197662969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~SIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1059          1429197663424 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429197663425 2015.04.16 18:21:03)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45404247441215534147571f154341434143404247)
	(_entity
		(_time 1429197663422)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~SIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1163          1429197663862 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429197663863 2015.04.16 18:21:03)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fafffeaafdadfaedfbfaeba1a9fcfbfdfefcacfdf8)
	(_entity
		(_time 1429197663860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~SIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1067          1429197664315 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429197664316 2015.04.16 18:21:04)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c0c5c895c49790d6c4c1d299c7c3c1c6c1c6c4c6c4)
	(_entity
		(_time 1429197664313)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~SIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1160          1429197664750 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429197664751 2015.04.16 18:21:04)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7570267474222560227b662e217377737473717371)
	(_entity
		(_time 1429197664735)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~SIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~SIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000048 55 1422          1429197835737 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429197835738 2015.04.16 18:23:55)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d0f5e5e0c0a0a4b090f4907095a5f5b595b585b5e)
	(_entity
		(_time 1429197835735)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429197836221 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429197836222 2015.04.16 18:23:56)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 42101f414515455547435b191344114447454a4416)
	(_entity
		(_time 1429197836219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429197836643 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429197836644 2015.04.16 18:23:56)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e8bbb9bbe3bebcfeeabdf8b2baefe8eeebefe8eeeb)
	(_entity
		(_time 1429197836641)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429197837063 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429197837064 2015.04.16 18:23:57)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8edddf80ded9dd9bda8c9ed489898d8887898a8887)
	(_entity
		(_time 1429197837047)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429197837468 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429197837469 2015.04.16 18:23:57)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 247625212573233321253d7f7522772221232c2172)
	(_entity
		(_time 1429197837454)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429197837987 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429197837988 2015.04.16 18:23:57)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27742e23757170302273357c7321242023212e2171)
	(_entity
		(_time 1429197837985)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429197838424 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429197838425 2015.04.16 18:23:58)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dd8edd8f8d8a8dcbd9dfcf878ddbd9dbd9dbd8dadf)
	(_entity
		(_time 1429197838422)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429197838909 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429197838910 2015.04.16 18:23:58)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c192c1949696c1d6c0c1d09a92c7c0c6c5c797c6c3)
	(_entity
		(_time 1429197838907)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429197839362 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429197839363 2015.04.16 18:23:59)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86d5828884d1d690828794df818587808780828082)
	(_entity
		(_time 1429197839360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429197839768 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429197839769 2015.04.16 18:23:59)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1d4e1b1a4d4a4d084a130e46491b1f1b1c1b191b19)
	(_entity
		(_time 1429197839766)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000048 55 1422          1429197865784 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429197865785 2015.04.16 18:24:25)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcbeebe8eaebebaae8eea8e6e8bbbebab8bab9babf)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429197866219 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429197866220 2015.04.16 18:24:26)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 727073727525756577736b292374217477757a7426)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429197866674 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429197866675 2015.04.16 18:24:26)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37353732336163213562276d653037313430373134)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429197867128 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429197867129 2015.04.16 18:24:27)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcfeffacaaabafe9a8feeca6fbfbfffaf5fbf8faf5)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429197867534 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429197867535 2015.04.16 18:24:27)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9291c59c95c5958597938bc9c394c19497959a97c4)
	(_entity
		(_time 1429197837453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429197867924 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429197867925 2015.04.16 18:24:27)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 191a151e454f4e0e1c4d0b424d1f1a1e1d1f101f4f)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429197868378 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429197868379 2015.04.16 18:24:28)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code deddd98c8f898ec8dadccc848ed8dad8dad8dbd9dc)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429197868797 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429197868798 2015.04.16 18:24:28)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84878f8ad6d38493858495dfd78285838082d28386)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429197869206 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429197869207 2015.04.16 18:24:29)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a194a1d4f4d4a0c1e1b08431d191b1c1b1c1e1c1e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429197869753 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429197869754 2015.04.16 18:24:29)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3e6f386d6a6d286a332e66693b3f3b3c3b393b39)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429198011768 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429198011769 2015.04.16 18:26:51)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdf3faadfaaafae8f8ffeca7adfbaefbaef8abfefc)
	(_entity
		(_time 1429198011766)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1422          1429198187407 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429198187408 2015.04.16 18:29:47)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15101412154242034147014f411217131113101316)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429198187860 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429198187861 2015.04.16 18:29:47)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dadf88898e8dddcddfdbc3818bdc89dcdfddd2dc8e)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429198188299 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429198188300 2015.04.16 18:29:48)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9094989f93c6c48692c580cac29790969397909693)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429198188737 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429198188738 2015.04.16 18:29:48)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45411647451216501147551f424246434c4241434c)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429198189204 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429198189205 2015.04.16 18:29:49)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a1f1d1c4e4d1d0d1f1b03414b1c491c1f1d121f4c)
	(_entity
		(_time 1429197837453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429198189628 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429198189629 2015.04.16 18:29:49)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c0c59d95959697d7c594d29b94c6c3c7c4c6c9c696)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429198190065 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429198190066 2015.04.16 18:29:50)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 76732177742126607274642c267072707270737174)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429198190549 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429198190550 2015.04.16 18:29:50)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a68686a6d3d6a7d6b6a7b31396c6b6d6e6c3c6d68)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429198191003 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429198191004 2015.04.16 18:29:51)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f1d1d184d484f091b1e0d46181c1e191e191b191b)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429198191393 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429198191394 2015.04.16 18:29:51)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a4a3f1a4f1f6b3f1a8b5fdf2a0a4a0a7a0a2a0a2)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429198191876 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429198191877 2015.04.16 18:29:51)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8a888d8488dd8d9f8f889bd0da8cd98cd98fdc898b)
	(_entity
		(_time 1429198011765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1422          1429198418362 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429198418363 2015.04.16 18:33:38)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e6a683b6e6969286a6c2a646a393c383a383b383d)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429198418784 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429198418785 2015.04.16 18:33:38)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e4b0e3b6e5b3e3f3e1e5fdbfb5e2b7e2e1e3ece2b0)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429198419219 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429198419220 2015.04.16 18:33:39)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9acfcf95c8ccce8c98cf8ac0c89d9a9c999d9a9c99)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000052 55 1372          1429198419690 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429198419691 2015.04.16 18:33:39)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f3a3b6e3c3868786a6e76343e693c696a68676a39)
	(_entity
		(_time 1429197837453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429198420143 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429198420144 2015.04.16 18:33:40)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34613f31656263233160266f6032373330323d3262)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429198420581 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429198420582 2015.04.16 18:33:40)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9bcebbae4beb9ffedebfbb3b9efedefedefeceeeb)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429198421018 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429198421019 2015.04.16 18:33:41)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9fca99909fc89f889e9f8ec4cc999e989b99c9989d)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429198421424 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429198421425 2015.04.16 18:33:41)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35603330346265233134276c323634333433313331)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429198421907 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429198421908 2015.04.16 18:33:41)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 194c111e144e490c4e170a424d1f1b1f181f1d1f1d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429198422346 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429198422347 2015.04.16 18:33:42)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cf9a9f9aca98c8dacacdde959fc99cc99cca99ccce)
	(_entity
		(_time 1429198011765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000053 55 1926          1429198456674 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429198456675 2015.04.16 18:34:16)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e5e5b4e5b0b4f2b3e5f7bde0e0e4e1eee0e3e1ee)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000048 55 1422          1429198464221 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429198464222 2015.04.16 18:34:24)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 626233626535357436307638366560646664676461)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429198464643 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429198464644 2015.04.16 18:34:24)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 08095c0f055f0f1f0d091153590e5b0e0d0f000e5c)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429198465126 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429198465127 2015.04.16 18:34:25)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ececedbfbcbab8faeeb9fcb6beebeceaefebeceaef)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429198465518 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429198465519 2015.04.16 18:34:25)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 737372727524206627716329747470757a7477757a)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429198466001 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429198466002 2015.04.16 18:34:26)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 575606555500504052564e0c0651045152505f5201)
	(_entity
		(_time 1429197837453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429198466393 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429198466394 2015.04.16 18:34:26)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dedfd18cde8889c9db8acc858ad8ddd9dad8d7d888)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429198466878 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429198466879 2015.04.16 18:34:26)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2c3cb97c49592d4c6c0d09892c4c6c4c6c4c7c5c0)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429198467346 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429198467347 2015.04.16 18:34:27)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9796c598c6c09780969786ccc49196909391c19095)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429198467784 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429198467785 2015.04.16 18:34:27)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c4d1e4e1b1b1c5a484d5e154b4f4d4a4d4a484a48)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429198468221 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429198468222 2015.04.16 18:34:28)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0203560404555217550c1159560400040304060406)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429198468628 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429198468629 2015.04.16 18:34:28)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9899cf97c3cf9f8d9d9a89c2c89ecb9ecb9dce9b99)
	(_entity
		(_time 1429198011765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1422          1429441491390 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429441491391 2015.04.19 14:04:51)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46121044451111501214521c124144404240434045)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4(13))(4(14))(4(15))(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429441495393 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429441495394 2015.04.19 14:04:55)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b3e3b4e5b1e1f1e3e7ffbdb7e0b5e0e3e1eee0b2)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429441495921 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429441495922 2015.04.19 14:04:55)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9adaaa9f3afadeffbace9a3abfef9fffafef9fffa)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429441496862 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429441496863 2015.04.19 14:04:56)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f1a0f5a5f5f1b7f6acb2f8a5a5a1a4aba5a6a4ab)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429441497487 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429441497488 2015.04.19 14:04:57)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 134144151544140416120a484215401516141b1645)
	(_entity
		(_time 1429197837453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429441497924 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429441497925 2015.04.19 14:04:57)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c99bc49c959f9edecc9ddb929dcfcacecdcfc0cf9f)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429441498378 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429441498379 2015.04.19 14:04:58)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8edc8980dfd9de988a8c9cd4de888a888a888b898c)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429441498784 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429441498785 2015.04.19 14:04:58)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24762f20767324332524357f772225232022722326)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429441499284 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429441499285 2015.04.19 14:04:59)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 184a481f144f480e1c190a411f1b191e191e1c1e1c)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429441499766 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429441499767 2015.04.19 14:04:59)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdafaeadadaaade8aaf3eea6a9fbfffbfcfbf9fbf9)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429441500174 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429441500175 2015.04.19 14:05:00)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c1c69cc3c49486969182c9c395c095c096c59092)
	(_entity
		(_time 1429198011765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1401          1429477298062 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429477298063 2015.04.20 00:01:38)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e6b4b1e5b5b5f4b6b0f6b8b6e5e0e4e6e4e7e4e1)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429477299516 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429477299517 2015.04.20 00:01:39)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f8ada80dcd888988a8e96d4de89dc898a888789db)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429477300046 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429477300047 2015.04.20 00:01:40)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2a6a1f5a3f4f6b4a0f7b2f8f0a5a2a4a1a5a2a4a1)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429477300581 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429477300582 2015.04.20 00:01:40)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6b2b1e2b5e1e5a3e2b8a6ecb1b1b5b0bfb1b2b0bf)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429477301581 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429477301582 2015.04.20 00:01:41)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e9bc390cec999899b9f87c5cf98cd989b99969bc8)
	(_entity
		(_time 1429477301579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429477302096 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429477302097 2015.04.20 00:01:42)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a4faf6f5f7f6b6a4f5b3faf5a7a2a6a5a7a8a7f7)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429477303096 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429477303097 2015.04.20 00:01:43)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 898cde8784ded99f8d8b9bd3d98f8d8f8d8f8c8e8b)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429477303737 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429477303738 2015.04.20 00:01:43)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a080b0c0d5d0a1d0b0a1b51590c0b0d0e0c5c0d08)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429477304206 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429477304207 2015.04.20 00:01:44)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfdddd8d8d888fc9dbdecd86d8dcded9ded9dbd9db)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429477304831 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429477304832 2015.04.20 00:01:44)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5052575354070045075e430b045652565156545654)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000048 55 1401          1429477558612 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429477558613 2015.04.20 00:05:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a1a4f2a5f2f2b3f1f7b1fff1a2a7a3a1a3a0a3a6)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429477559049 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429477559050 2015.04.20 00:05:59)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a5e09580e0d5d4d5f5b43010b5c095c5f5d525c0e)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429477559456 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429477559457 2015.04.20 00:05:59)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1f4f9a1f3a7a5e7f3a4e1aba3f6f1f7f2f6f1f7f2)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429477559971 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429477559972 2015.04.20 00:05:59)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4f1a7a4f5a3a7e1a0fae4aef3f3f7f2fdf3f0f2fd)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429477560440 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429477560441 2015.04.20 00:06:00)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c9cdce9dc59ecedeccc8d09298cf9acfcccec1cc9f)
	(_entity
		(_time 1429477301578)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429477560860 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429477560861 2015.04.20 00:06:00)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f6b336f6c3938786a3b7d343b696c686b69666939)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429477561409 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429477561410 2015.04.20 00:06:01)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9297939d94c5c284969080c8c29496949694979590)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429477561940 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429477561941 2015.04.20 00:06:01)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a0a4f2f6f2a5b2a4a5b4fef6a3a4a2a1a3f3a2a7)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429477562393 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429477562394 2015.04.20 00:06:02)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a7f7f7b2f2d2a6c7e7b68237d797b7c7b7c7e7c7e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429477563034 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429477563035 2015.04.20 00:06:03)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebeeecb8bdbcbbfebce5f8b0bfede9edeaedefedef)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11508         1429477614799 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429477614800 2015.04.20 00:06:54)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20262024737727352522317a702673267325762321)
	(_entity
		(_time 1429477614797)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1668          1429477798065 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429477798066 2015.04.20 00:09:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 025752040555551456521658560500040604070401)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~UNSIGNED{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5(13))(5(14))(5(15))(5))(_sensitivity(0))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429477811016 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429477811017 2015.04.20 00:10:11)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9bcbcc949acc9c8e9e998ac1cb9dc89dc89ecd989a)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1668          1429477967424 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429477967425 2015.04.20 00:12:47)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9191979e95c6c687c5c185cbc59693979597949792)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~UNSIGNED{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5(13))(5(14))(5(15))(5))(_sensitivity(0))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000048 55 1668          1429552709750 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429552709751 2015.04.20 20:58:29)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ca989d9f9e9d9ddc9e9ade909ecdc8cccecccfccc9)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~UNSIGNED{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5(13))(5(14))(5(15))(5))(_sensitivity(0))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000048 55 1596          1429554321251 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429554321252 2015.04.20 21:25:21)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6b7b1e2b5e1e1a0e3b0a2ece2b1b4b0b2b0b3b0b5)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000048 55 1596          1429554347424 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429554347425 2015.04.20 21:25:47)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1a3fca1f5a6a6e7a4f7e5aba5f6f3f7f5f7f4f7f2)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429554360581 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429554360582 2015.04.20 21:26:00)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56500355030151435354470c065005500553005557)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1075          1429554380128 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429554380129 2015.04.20 21:26:20)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1b2b9e5b4e6e1a7b5b0a3e8b6b2b0b7b0b7b5b7b5)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1596          1429554640128 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429554640129 2015.04.20 21:30:40)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51525452550606470457450b055653575557545752)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429554649407 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429554649408 2015.04.20 21:30:49)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9293969dc3c59587979083c8c294c194c197c49193)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1626          1429554898515 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429554898516 2015.04.20 21:34:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a5a1f0a5f0f0b1f2f4b3fdf3a0a5a1a3a1a2a1a4)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429554909018 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429554909019 2015.04.20 21:35:09)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ababf8fcaafcacbeaea9baf1fbadf8adf8aefda8aa)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1626          1429554961815 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429554961816 2015.04.20 21:36:01)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e8ede5bbe5bfbffebdbbfcb2bcefeaeeeceeedeeeb)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"1111111111111111"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429554968531 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429554968532 2015.04.20 21:36:08)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27242223737020322225367d772174217422712426)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000056 55 1671          1429555554924 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429555554925 2015.04.20 21:45:54)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdbfb2e9bcebeaaab8e9afe6e9bbbebab9bbb4bbeb)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 50529027 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000048 55 1626          1429555562362 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429555562363 2015.04.20 21:46:02)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cbcbcc9e9c9c9cdd9e98df919fccc9cdcfcdcecdc8)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000046 55 11508         1429555575003 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429555575004 2015.04.20 21:46:15)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c2328282c7b2b39292e3d767c2a7f2a7f297a2f2d)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1626          1429555656534 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429555656535 2015.04.20 21:47:36)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7f5a0f0a5f0f0b1f2f4b3fdf3a0a5a1a3a1a2a1a4)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1671          1429555664112 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429555664113 2015.04.20 21:47:44)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41114943151716564415531a154742464547484717)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 50529027 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 11508         1429555669628 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429555669629 2015.04.20 21:47:49)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cdcbca98ca9acad8c8cfdc979dcb9ecb9ec89bcecc)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000056 55 1671          1429555698188 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429555698189 2015.04.20 21:48:18)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5e505c5c0908485a0b4d040b595c585b59565909)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000048 55 1626          1429555722284 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429555722285 2015.04.20 21:48:42)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d2f7d7c2c2a2a6b287b6927297a7f7b797b787b7e)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1671          1429555727281 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429555727282 2015.04.20 21:48:47)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 05560403555352120051175e5103060201030c0353)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 11508         1429555732596 all_1
(_unit VHDL (all_1 0 7 (all_1 0 18 ))
	(_version v80)
	(_time 1429555732597 2015.04.20 21:48:52)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c59597909392c2d0c0c7d49f95c396c396c093c6c4)
	(_entity
		(_time 1429477614796)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 74 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 76 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 93 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 94 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 95 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 25 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 66 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 67 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 68 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 59 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 60 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 50 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 52 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 87 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 44 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 30 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 119 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 127 (_component multiplex_1 )
		(_port
			((en)(comp_res))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 135 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 141 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 149 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 155 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
			)
		)
	)
	(_instantiation U6 0 164 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 175 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 182 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(comp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 189 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal comp_res ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 105 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 106 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 108 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 109 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 110 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 111 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 112 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
)
I 000048 55 1626          1429618800000 decoder
(_unit VHDL (decoder 0 5 (decoder 0 15 ))
	(_version v80)
	(_time 1429618800001 2015.04.21 15:20:00)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4d7d186d58383c281d2c08e80d3d6d2d0d2d1d2d7)
	(_entity
		(_time 1429197835734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 19 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429618803456 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429618803457 2015.04.21 15:20:03)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51525353550656465450480a005702575456595705)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429618804125 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429618804126 2015.04.21 15:20:04)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1f0f0a1f3a7a5e7f3a4e1aba3f6f1f7f2f6f1f7f2)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429618804581 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429618804582 2015.04.21 15:20:04)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6b7b7e2b5e1e5a3e2b8a6ecb1b1b5b0bfb1b2b0bf)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429618805018 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429618805019 2015.04.21 15:20:05)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b6b3a6a3c3c6c7c6e6a72303a6d386d6e6c636e3d)
	(_entity
		(_time 1429618805016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429618805440 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429618805441 2015.04.21 15:20:05)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11111f16454746061445034a451712161517181747)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429618806157 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429618806158 2015.04.21 15:20:06)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e0e0e8b3e4b7b0f6e4e2f2bab0e6e4e6e4e6e5e7e2)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429618806659 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429618806660 2015.04.21 15:20:06)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4d485868683d4c3d5d4c58f87d2d5d3d0d282d3d6)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429618807221 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429618807222 2015.04.21 15:20:07)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06065200045156100207145f010507000700020002)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429618808424 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429618808425 2015.04.21 15:20:08)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9b8baedb4eee9aceeb7aae2edbfbbbfb8bfbdbfbd)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429619045549 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429619045550 2015.04.21 15:24:05)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fef9fcafaea9ace8f9feeca5aaf8f8f8f8f8fcf9fb)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429646532948 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429646532949 2015.04.21 23:02:12)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9eab5edb5eeeeafecbaade3edbebbbfbdbfbcbfba)
	(_entity
		(_time 1429646532933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000048 55 1714          1429646544960 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429646544961 2015.04.21 23:02:24)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a2a6f2a5f2f2b3f0a6b1fff1a2a7a3a1a3a0a3a6)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429646545181 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429646545182 2015.04.21 23:02:25)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f78237f2c2878687a7e66242e792c797a7877792b)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429646546098 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429646546099 2015.04.21 23:02:26)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 181e4b1f134e4c0e1a4d08424a1f181e1b1f181e1b)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429646546318 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429646546319 2015.04.21 23:02:26)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2f4a3a2f5a5a1e7a6fce2a8f5f5f1f4fbf5f6f4fb)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429646546538 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429646546539 2015.04.21 23:02:26)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cccbcc989a9bcbdbc9cdd5979dca9fcac9cbc4c99a)
	(_entity
		(_time 1429646546536)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429646547066 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429646547067 2015.04.21 23:02:27)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfd8808ddc8988c8da8bcd848bd9dcd8dbd9d6d989)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429646547287 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429646547288 2015.04.21 23:02:27)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9bdb8edb4eee9afbdbbabe3e9bfbdbfbdbfbcbebb)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429646547458 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429646547459 2015.04.21 23:02:27)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65616765363265726465743e366364626163336267)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429646547690 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429646547691 2015.04.21 23:02:27)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f4b4c4d1d181f594b4e5d16484c4e494e494b494b)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429646547909 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429646547910 2015.04.21 23:02:27)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 292d2b2d247e793c7e273a727d2f2b2f282f2d2f2d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429646548174 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429646548175 2015.04.21 23:02:28)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323634363565602435322069663434343434303537)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11861         1429646605863 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429646605864 2015.04.21 23:03:25)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8c8a88828cdb8b99898a9dd6dc8adf8adf89da8f8d)
	(_entity
		(_time 1429646605847)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(NET929))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 186 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(BUS218))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 197 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(BUS218))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 204 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(BUS664))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 211 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS664 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET929 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS218 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000046 55 12050         1429646867210 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429646867211 2015.04.21 23:07:47)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70767371232777657575612a207623762375267371)
	(_entity
		(_time 1429646867195)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal goto_enable ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000046 55 12068         1429647267690 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429647267691 2015.04.21 23:14:27)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d6d182848381d1c3d3d2c78c86d085d085d380d5d7)
	(_entity
		(_time 1429647267674)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1429647867480 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429647867481 2015.04.21 23:24:27)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c4c793c59191d093c5d29c92c1c4c0c2c0c3c0c5)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429647867714 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429647867715 2015.04.21 23:24:27)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0b2e2e5b5e7b7a7b5b1a9ebe1b6e3b6b5b7b8b6e4)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429647868634 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429647868635 2015.04.21 23:24:28)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 494a184b431f1d5f4b1c59131b4e494f4a4e494f4a)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429647868854 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429647868855 2015.04.21 23:24:28)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2320732725747036772d3379242420252a2427252a)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429647869042 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429647869043 2015.04.21 23:24:29)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfddd98c8c88d8c8dadec6848ed98cd9dad8d7da89)
	(_entity
		(_time 1429647869040)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429647869962 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429647869963 2015.04.21 23:24:29)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77752876252120607223652c2371747073717e7121)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429647870179 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429647870180 2015.04.21 23:24:30)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51525052540601475553430b015755575557545653)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429647870397 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429647870398 2015.04.21 23:24:30)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c2f2e28297b2c3b2d2c3d777f2a2d2b282a7a2b2e)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429647870614 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429647870615 2015.04.21 23:24:30)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06050500045156100207145f010507000700020002)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429647870849 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429647870850 2015.04.21 23:24:30)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0f3f3a0f4a7a0e5a7fee3aba4f6f2f6f1f6f4f6f4)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11985         1429647871085 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429647871086 2015.04.21 23:24:31)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dad9d888d88dddcfdfdecb808adc89dc89df8cd9db)
	(_entity
		(_time 1429647267673)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429647871304 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429647871305 2015.04.21 23:24:31)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5b6b3e0b5e2e7a3b2b5a7eee1b3b3b3b3b3b7b2b0)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429648632864 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429648632865 2015.04.21 23:37:12)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 83d3848d85d4d495d68097d9d78481858785868580)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429648633129 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429648633130 2015.04.21 23:37:13)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8cdcdc83dadb8b9b898d95d7dd8adf8a898b848ad8)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429648634051 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429648634052 2015.04.21 23:37:14)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34653c31336260223661246e663334323733343237)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429648634314 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429648634315 2015.04.21 23:37:14)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d7c26297c7a7e3879233d772a2a2e2b242a292b24)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429648634533 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429648634534 2015.04.21 23:37:14)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 08580d0f055f0f1f0d091153590e5b0e0d0f000d5e)
	(_entity
		(_time 1429647869039)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429648635469 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429648635470 2015.04.21 23:37:15)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0e0ede4e5e6e7a7b5e4a2ebe4b6b3b7b4b6b9b6e6)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429648635674 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429648635675 2015.04.21 23:37:15)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b2b2f7a2d2c2b6d7f7969212b7d7f7d7f7d7e7c79)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429648635877 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429648635878 2015.04.21 23:37:15)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 55050056060255425455440e065354525153035257)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429648636109 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429648636110 2015.04.21 23:37:16)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2f292e2b7d787f392b2e3d76282c2e292e292b292b)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429648636298 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429648636299 2015.04.21 23:37:16)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebedeab8bdbcbbfebce5f8b0bfede9edeaedefedef)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11985         1429648636514 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429648636515 2015.04.21 23:37:16)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5c3c5909392c2d0c0c1d49f95c396c396c093c6c4)
	(_entity
		(_time 1429647267673)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429648636750 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429648636751 2015.04.21 23:37:16)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afa9aff9fcf8fdb9a8afbdf4fba9a9a9a9a9ada8aa)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429648661115 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429648661116 2015.04.21 23:37:41)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dededb8c8e8989c88bddca848ad9dcd8dad8dbd8dd)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429648661320 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429648661321 2015.04.21 23:37:41)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9b9efecb5eebeaebcb8a0e2e8bfeabfbcbeb1bfed)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429648662254 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429648662255 2015.04.21 23:37:42)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51505752530705475304410b035651575256515752)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429648662473 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429648662474 2015.04.21 23:37:42)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c2d29287a7b7f3978223c762b2b2f2a252b282a25)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429648662709 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429648662710 2015.04.21 23:37:42)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 16164a101541110113170f4d4710451013111e1340)
	(_entity
		(_time 1429647869039)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429648663627 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429648663628 2015.04.21 23:37:43)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aeaef5f9aef8f9b9abfabcf5faa8ada9aaa8a7a8f8)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429648663816 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429648663817 2015.04.21 23:37:43)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 69693b69643e397f6d6b7b33396f6d6f6d6f6c6e6b)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429648664000 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429648664001 2015.04.21 23:37:44)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24247320767324332524357f772225232022722326)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429648664235 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429648664236 2015.04.21 23:37:44)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0e0e5a085f595e180a0f1c57090d0f080f080a080a)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429648664563 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429648664564 2015.04.21 23:37:44)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56560155540106430158450d025054505750525052)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11985         1429648664828 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429648664829 2015.04.21 23:37:44)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5e5e5c5a08584a5a5b4e050f590c590c5a095c5e)
	(_entity
		(_time 1429647267673)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429648665031 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429648665032 2015.04.21 23:37:45)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2a2b292f7e7d783c2d2a38717e2c2c2c2c2c282d2f)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429648750207 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429648750208 2015.04.21 23:39:10)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3b7b3b0e5b4b4f5b6e0f7b9b7e4e1e5e7e5e6e5e0)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429648750428 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429648750429 2015.04.21 23:39:10)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bde9bce8eceabaaab8bca4e6ecbbeebbb8bab5bbe9)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429648751081 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429648751082 2015.04.21 23:39:11)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c184d4e1c1a185a4e195c161e4b4c4a4f4b4c4a4f)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429648751284 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429648751285 2015.04.21 23:39:11)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 17431710154044024319074d101014111e1013111e)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429648751504 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429648751505 2015.04.21 23:39:11)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1a4a7a0f5a6f6e6f4f0e8aaa0f7a2f7f4f6f9f4a7)
	(_entity
		(_time 1429647869039)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429648752469 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429648752470 2015.04.21 23:39:12)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9ecb6ede5efeeaebcedabe2edbfbabebdbfb0bfef)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429648752658 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429648752659 2015.04.21 23:39:12)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74217275742324627076662e247270727072717376)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429648752846 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429648752847 2015.04.21 23:39:12)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2f7a242b2f782f382e2f3e747c292e282b2979282d)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429648753156 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429648753157 2015.04.21 23:39:13)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67326f67643037716366753e606466616661636163)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429648753345 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429648753346 2015.04.21 23:39:13)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2277722624757237752c3179762420242324262426)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11985         1429648753592 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429648753593 2015.04.21 23:39:13)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c494f1b1c4b1b0919180d464c1a4f1a4f194a1f1d)
	(_entity
		(_time 1429647267673)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429648753842 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429648753843 2015.04.21 23:39:13)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15404413154247031215074e411313131313171210)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 12068         1429649190593 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429649190594 2015.04.21 23:46:30)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 39383e3c636e3e2c3c3d2863693f6a3f6a3c6f3a38)
	(_entity
		(_time 1429649190577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1429649218813 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429649218814 2015.04.21 23:46:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66356666653131703365723c326164606260636065)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429649219047 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429649219048 2015.04.21 23:46:59)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50030152550757475551490b015603565557585604)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429649219983 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429649219984 2015.04.21 23:46:59)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8aaf0a8f3aeaceefaade8a2aafff8fefbfff8fefb)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429649220201 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429649220202 2015.04.21 23:47:00)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d280d980d58581c786dcc288d5d5d1d4dbd5d6d4db)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429649220388 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429649220389 2015.04.21 23:47:00)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8edd8b81ded989998b8f97d5df88dd888b89868bd8)
	(_entity
		(_time 1429649220373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429649221309 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429649221310 2015.04.21 23:47:01)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 26757a22757071312372347d7220252122202f2070)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429649221530 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429649221531 2015.04.21 23:47:01)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00535706045750160402125a500604060406050702)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429649221732 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429649221733 2015.04.21 23:47:01)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cb989e9ecf9ccbdccacbda9098cdcacccfcd9dccc9)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429649221920 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429649221921 2015.04.21 23:47:01)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86d6878884d1d690828794df818587808780828082)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429649222261 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429649222262 2015.04.21 23:47:02)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code de8ede8c8f898ecb89d0cd858ad8dcd8dfd8dad8da)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11985         1429649222479 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429649222480 2015.04.21 23:47:02)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8e8bbece3efbfadbdbca9e2e8beebbeebbdeebbb9)
	(_entity
		(_time 1429649190576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_addr))
			((in_2)(adder_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(adder_pc))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(adder_pc))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_addr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(adder_pc))
			((added)(adder_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal adder_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adder_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_addr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429649222713 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429649222714 2015.04.21 23:47:02)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f2a3f4a5f5f0b4a5a2b0f9f6a4a4a4a4a4a0a5a7)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429649432471 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429649432472 2015.04.21 23:50:32)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 01050207055656175402155b550603070507040702)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429649432692 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429649432693 2015.04.21 23:50:32)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dbdf88888c8cdcccdedac2808add88dddedcd3dd8f)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429649433596 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429649433597 2015.04.21 23:50:33)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 64613664633230726631743e366364626763646267)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429649433813 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429649433814 2015.04.21 23:50:33)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f3a6e3a6c686c2a6b312f6538383c3936383b3936)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429649434033 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429649434034 2015.04.21 23:50:34)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 191d191f154e1e0e1c180042481f4a1f1c1e111c4f)
	(_entity
		(_time 1429649434031)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429649434564 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429649434565 2015.04.21 23:50:34)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2b2f742f2c7d7c3c2e7f39707f2d282c2f2d222d7d)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429649434735 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429649434736 2015.04.21 23:50:34)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d38085d48087c1d3d5c58d87d1d3d1d3d1d2d0d5)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000048 55 1075          1429649435139 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429649435140 2015.04.21 23:50:35)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6d686d6d3d3a3d7b696c7f346a6e6c6b6c6b696b69)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429649435451 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429649435452 2015.04.21 23:50:35)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a0a6f2a4f2f5b0f2abb6fef1a3a7a3a4a3a1a3a1)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429649437182 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429649437183 2015.04.21 23:50:37)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 686d6369653f3a7e6f687a333c6e6e6e6e6e6a6f6d)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429649669436 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429649669437 2015.04.21 23:54:29)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6f3a6f1a5f1f1b0f3a5b2fcf2a1a4a0a2a0a3a0a5)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429649669656 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429649669657 2015.04.21 23:54:29)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 81d4d08e85d68696848098dad087d28784868987d5)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429649670576 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429649670577 2015.04.21 23:54:30)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 194d101e134f4d0f1b4c09434b1e191f1a1e191f1a)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429649670793 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429649670794 2015.04.21 23:54:30)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a0ffa4f5a3a7e1a0fae4aef3f3f7f2fdf3f0f2fd)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429649671011 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429649671012 2015.04.21 23:54:31)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ce9bcb9a9e99c9d9cbcfd7959fc89dc8cbc9c6cb98)
	(_entity
		(_time 1429649434030)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429649671902 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429649671903 2015.04.21 23:54:31)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57020b54050100405203450c0351545053515e5101)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429649672134 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429649672135 2015.04.21 23:54:32)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 31646634346661273533236b613735373537343633)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000048 55 1075          1429649672462 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429649672463 2015.04.21 23:54:32)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 792b7878742e296f7d786b207e7a787f787f7d7f7d)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429649672711 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429649672712 2015.04.21 23:54:32)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7220727374252267257c6129267470747374767476)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429649674053 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429649674054 2015.04.21 23:54:34)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0e2b4e5b5e7e2a6b7b0a2ebe4b6b6b6b6b6b2b7b5)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429649912500 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429649912501 2015.04.21 23:58:32)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20217524257777367523347a742722262426252623)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429649912812 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429649912813 2015.04.21 23:58:32)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 58595e5a550f5f4f5d594103095e0b5e5d5f505e0c)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429649913734 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429649913735 2015.04.21 23:58:33)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00005606035654160255105a520700060307000603)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429649913937 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429649913938 2015.04.21 23:58:33)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bbbbefefecece8aeefb5abe1bcbcb8bdb2bcbfbdb2)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429649914138 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429649914139 2015.04.21 23:58:34)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8688d28985d1819183879fddd780d58083818e83d0)
	(_entity
		(_time 1429649914122)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429649915089 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429649915090 2015.04.21 23:58:35)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3330383c6b6a2a38692f66693b3e3a393b343b6b)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429649915278 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429649915279 2015.04.21 23:58:35)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8f6fda8f4afa8eefcfaeaa2a8fefcfefcfefdfffa)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000048 55 1075          1429649915497 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429649915498 2015.04.21 23:58:35)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d3ddd781d48483c5d7d2c18ad4d0d2d5d2d5d7d5d7)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429649915746 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429649915747 2015.04.21 23:58:35)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ccc2cb999b9b9cd99bc2df9798cacecacdcac8cac8)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429649916119 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429649916120 2015.04.21 23:58:36)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 434d49404514115544435118174545454545414446)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000051 55 1171          1429650193643 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429650193644 2015.04.22 00:03:13)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 590c5e5a060e594e585948020a5f585e5d5f0f5e5b)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1714          1429650202754 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429650202755 2015.04.22 00:03:22)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbcecbcbcb8b8f9baecfbb5bbe8ede9ebe9eae9ec)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429650202974 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429650202975 2015.04.22 00:03:22)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c99a959dc59ecedeccc8d09298cf9acfcccec1cf9d)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429650203504 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429650203505 2015.04.22 00:03:23)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8e8d8e8c8a88cade89cc868edbdcdadfdbdcdadf)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429650203736 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429650203737 2015.04.22 00:03:23)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6949693c59195d392c8d69cc1c1c5c0cfc1c2c0cf)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429650203970 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429650203971 2015.04.22 00:03:23)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0e3b7e5b5e7b7a7b5b1a9ebe1b6e3b6b5b7b8b5e6)
	(_entity
		(_time 1429649914121)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429650204501 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429650204502 2015.04.22 00:03:24)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2919e97959495d5c796d09996c4c1c5c6c4cbc494)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429650204690 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429650204691 2015.04.22 00:03:24)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d2e2a7c2d2a2d6b797f6f272d7b797b797b787a7f)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429650204922 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429650204923 2015.04.22 00:03:24)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67376467363067706667763c346166606361316065)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429650205127 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429650205128 2015.04.22 00:03:25)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 32623237346562243633206b353133343334363436)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429650205330 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429650205331 2015.04.22 00:03:25)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdadfdadadaaade8aaf3eea6a9fbfffbfcfbf9fbf9)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429650205577 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429650205578 2015.04.22 00:03:25)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7a7f7a6f5a0a5e1f0f7e5aca3f1f1f1f1f1f5f0f2)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 12064         1429650530962 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429650530963 2015.04.22 00:08:50)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2a1faa2a3a5f5e7f7f6e3a8a2f4a1f4a1f7a4f1f3)
	(_entity
		(_time 1429650530946)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(add_mutiplex))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(add_mutiplex))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal add_mutiplex ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1429650654140 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429650654141 2015.04.22 00:10:54)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c494a1b4a4b4b0a491f0846481b1e1a181a191a1f)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429650654405 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429650654406 2015.04.22 00:10:54)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 267321232571213123273f7d7720752023212e2072)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429650655341 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429650655342 2015.04.22 00:10:55)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ce9a989b98989ad8cc9bde949cc9cec8cdc9cec8cd)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429650655561 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429650655562 2015.04.22 00:10:55)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a8fbaaffa5fffbbdfca6b8f2afafabaea1afacaea1)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429650655780 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429650655781 2015.04.22 00:10:55)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 82d0d78d85d5859587839bd9d384d18487858a87d4)
	(_entity
		(_time 1429650655778)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429650656700 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429650656701 2015.04.22 00:10:56)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b49171c1c4d4c0c1e4f09404f1d181c1f1d121d4d)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429650656918 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429650656919 2015.04.22 00:10:56)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5a7f1a5f4a2a5e3f1f7e7afa5f3f1f3f1f3f0f2f7)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429650657137 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429650657138 2015.04.22 00:10:57)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d082d5828687d0c7d1d0c18b83d6d1d7d4d686d7d2)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429650657340 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429650657352 2015.04.22 00:10:57)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aaf8acfdfffdfabcaeabb8f3ada9abacabacaeacae)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429650657511 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429650657512 2015.04.22 00:10:57)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46144f44441116531148551d124044404740424042)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11981         1429650657712 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429650657713 2015.04.22 00:10:57)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11431916434616041415004b411742174214471210)
	(_entity
		(_time 1429650530945)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(add_mutiplex))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(add_mutiplex))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal add_mutiplex ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429650657917 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429650657918 2015.04.22 00:10:57)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8ed78f8a8b8ecadbdcce8788dadadadadadedbd9)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429650676387 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429650676388 2015.04.22 00:11:16)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 121614151545450447110648461510141614171411)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429650676809 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429650676810 2015.04.22 00:11:16)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a3f0f1a5f0a0b0a2a6befcf6a1f4a1a2a0afa1f3)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429650677384 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429650677385 2015.04.22 00:11:17)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9ececbae3bfbdffebbcf9b3bbeee9efeaeee9efea)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429650677635 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429650677636 2015.04.22 00:11:17)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e7e6b1e5b5b1f7b6ecf2b8e5e5e1e4ebe5e6e4eb)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429650677867 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429650677868 2015.04.22 00:11:17)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ccc89f989a9bcbdbc9cdd5979dca9fcac9cbc4c99a)
	(_entity
		(_time 1429650655777)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429650678400 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429650678401 2015.04.22 00:11:18)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfdbdf8ddc8988c8da8bcd848bd9dcd8dbd9d6d989)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429650678647 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429650678648 2015.04.22 00:11:18)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8dc888ad48f88cedcdaca8288dedcdedcdedddfda)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429650678852 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429650678853 2015.04.22 00:11:18)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a3a7f2f4f6f4a3b4a2a3b2f8f0a5a2a4a7a5f5a4a1)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429650679071 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429650679072 2015.04.22 00:11:19)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d792f7c2d2a2d6b797c6f247a7e7c7b7c7b797b79)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429650679289 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429650679290 2015.04.22 00:11:19)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 585c0d5b540f084d0f564b030c5e5a5e595e5c5e5c)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11981         1429650679507 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429650679508 2015.04.22 00:11:19)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323666376365352737362368623461346137643133)
	(_entity
		(_time 1429650530945)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(add_mutiplex))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(add_mutiplex))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal add_mutiplex ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429650679710 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429650679711 2015.04.22 00:11:19)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdf9aaacacaaafebfafdefa6a9fbfbfbfbfbfffaf8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 12058         1429675095404 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429675095405 2015.04.22 06:58:15)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d7b7c7c7a2a7a6878796c272d7b2e7b2e782b7e7c)
	(_entity
		(_time 1429675095375)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(added_pc_c))
			((in_2)(jmp_adr))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_implicit)
			(_port
				((en)(en))
				((in_1)(in_1))
				((in_2)(in_2))
				((out_1)(out_1))
			)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_c))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_c ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1429675110501 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429675110502 2015.04.22 06:58:30)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a7f2c7b2e2d2d6c2f796e202e7d787c7e7c7f7c79)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429675110760 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429675110761 2015.04.22 06:58:30)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 737674737524746476726a282275207576747b7527)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429675111883 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429675111884 2015.04.22 06:58:31)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d4d785d38183c1d582c78d85d0d7d1d4d0d7d1d4)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429675112153 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429675112154 2015.04.22 06:58:32)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e0e3e3b3e5b7b3f5b4eef0bae7e7e3e6e9e7e4e6e9)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429675112403 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429675112404 2015.04.22 06:58:32)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d9db8f8ad58edecedcd8c08288df8adfdcded1dc8f)
	(_entity
		(_time 1429675112401)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429675113443 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429675113444 2015.04.22 06:58:33)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efede0bcecb9b8f8eabbfdb4bbe9ece8ebe9e6e9b9)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429675113753 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429675113754 2015.04.22 06:58:33)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27252e23247077312325357d772123212321222025)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429675114002 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429675114003 2015.04.22 06:58:34)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20222a24767720372120317b732621272426762722)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429675114253 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429675114254 2015.04.22 06:58:34)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a184a1d4f4d4a0c1e1b08431d191b1c1b1c1e1c1e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429675114495 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429675114496 2015.04.22 06:58:34)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0406570204535411530a175f500206020502000200)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11975         1429675114795 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429675114796 2015.04.22 06:58:34)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c3e6e393c6b3b2939382d666c3a6f3a6f396a3f3d)
	(_entity
		(_time 1429675095374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(added_pc_c))
			((in_2)(jmp_adr))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(cmp_res))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_c))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cmp_res ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_c ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429675115037 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429675115038 2015.04.22 06:58:35)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 26247023257174302126347d722020202020242123)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429675474767 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429675474768 2015.04.22 07:04:34)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 60353560653737763563743a346762666466656663)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429675475047 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429675475054 2015.04.22 07:04:35)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 792c7f79752e7e6e7c786022287f2a7f7c7e717f2d)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429675476229 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429675476230 2015.04.22 07:04:36)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0b580b0d5a5d5f1d095e1b51590c0b0d080c0b0d08)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429675476549 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429675476550 2015.04.22 07:04:36)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5300505055040046075d4309545450555a5457555a)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429675476839 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429675476840 2015.04.22 07:04:36)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b292d7b2c2c7c6c7e7a62202a7d287d7e7c737e2d)
	(_entity
		(_time 1429675476809)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429675477491 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429675477492 2015.04.22 07:04:37)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fba9f6abfcadacecfeafe9a0affdf8fcfffdf2fdad)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429675477763 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429675477764 2015.04.22 07:04:37)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 134114141444430517110149431517151715161411)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429675478033 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429675478034 2015.04.22 07:04:38)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1d4f191a1f4a1d0a1c1d0c464e1b1c1a191b4b1a1f)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429675478275 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429675478276 2015.04.22 07:04:38)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 16441f11144146001217044f111517101710121012)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429675478537 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429675478538 2015.04.22 07:04:38)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1042181714474005471e034b441612161116141614)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429675478965 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429675478966 2015.04.22 07:04:38)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5979691c59297d3c2c5d79e91c3c3c3c3c3c7c2c0)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 12072         1429675510848 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429675510849 2015.04.22 07:05:10)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 535055500304544656014209035500550056055052)
	(_entity
		(_time 1429675510799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 141 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 149 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 161 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 167 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 175 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 181 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 191 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 202 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 209 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1390))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 216 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1387 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_internal (_uni ))))
		(_signal (_internal NET1390 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 135 (_architecture (_uni ))))
		(_process
			(line__157(_architecture 0 0 157 (_assignment (_simple)(_target(10))(_sensitivity(6)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1429675561313 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429675561314 2015.04.22 07:06:01)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 76712177752121602375622c227174707270737075)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429675561635 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429675561636 2015.04.22 07:06:01)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aea9aef8fef9a9b9abafb7f5ffa8fda8aba9a6a8fa)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429675562805 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429675562806 2015.04.22 07:06:02)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40454242431614564215501a124740464347404643)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429675563097 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429675563098 2015.04.22 07:06:03)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 686d6968653f3b7d3c6678326f6f6b6e616f6c6e61)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429675563337 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429675563338 2015.04.22 07:06:03)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 525602505505554557534b090354015457555a5704)
	(_entity
		(_time 1429675476808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429675564009 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429675564010 2015.04.22 07:06:04)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1f5fea1a5a7a6e6f4a5e3aaa5f7f2f6f5f7f8f7a7)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429675564298 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429675564299 2015.04.22 07:06:04)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 191d101e144e490f1d1b0b43491f1d1f1d1f1c1e1b)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429675564541 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429675564542 2015.04.22 07:06:04)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 030709055654031402031258500502040705550401)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429675564809 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429675564810 2015.04.22 07:06:04)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c184c1b4b4b4c0a181d0e451b1f1d1a1d1a181a18)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429675565059 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429675565060 2015.04.22 07:06:05)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 16124511144146034118054d421014101710121012)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 12072         1429675565311 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429675565312 2015.04.22 07:06:05)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0b5d090a58081a0a5d1e555f095c095c0a590c0e)
	(_entity
		(_time 1429675510798)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 141 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 149 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 161 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 167 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 175 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 181 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 191 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 202 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 209 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1390))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 216 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1387 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_internal (_uni ))))
		(_signal (_internal NET1390 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 135 (_architecture (_uni ))))
		(_process
			(line__157(_architecture 0 0 157 (_assignment (_simple)(_target(10))(_sensitivity(6)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429675565595 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429675565596 2015.04.22 07:06:05)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 282c7e2d257f7a3e2f283a737c2e2e2e2e2e2a2f2d)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429675690150 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429675690151 2015.04.22 07:08:10)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afa8a8f8fcf8f8b9faacbbf5fba8ada9aba9aaa9ac)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429675690462 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429675690463 2015.04.22 07:08:10)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e0b7b5e5b0e0f0e2e6febcb6e1b4e1e2e0efe1b3)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429675691152 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429675691153 2015.04.22 07:08:11)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9690919993c0c28094c386ccc49196909591969095)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429675691524 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429675691525 2015.04.22 07:08:11)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c1a171b4a4b4f0948120c461b1b1f1a151b181a15)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429675691832 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429675691833 2015.04.22 07:08:11)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 444341474513435341455d1f1542174241434c4112)
	(_entity
		(_time 1429675691812)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429675692914 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429675692915 2015.04.22 07:08:12)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 787f2479252e2f6f7d2c6a232c7e7b7f7c7e717e2e)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429675693172 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429675693173 2015.04.22 07:08:13)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8285d58c84d5d294868090d8d28486848684878580)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429675693422 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429675693423 2015.04.22 07:08:13)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b7f787a7f2c7b6c7a7b6a20287d7a7c7f7d2d7c79)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429675693702 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429675693703 2015.04.22 07:08:13)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9490949b94c3c482909586cd939795929592909290)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429675693972 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429675693973 2015.04.22 07:08:13)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ada9aefafdfafdb8faa3bef6f9abafabacaba9aba9)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1429675694434 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429675694435 2015.04.22 07:08:14)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71757771752623677671632a257777777777737674)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11978         1429675726858 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429675726859 2015.04.22 07:08:46)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 124510154345150717160348421441144117441113)
	(_entity
		(_time 1429675726838)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000053 55 1926          1429676070813 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429676070814 2015.04.22 07:14:30)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1e3b1e5b5e6e2a4e5e4a1ebb6b6b2b7b8b6b5b7b8)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000053 55 1926          1429679677605 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429679677606 2015.04.22 08:14:37)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24762420257377317071347e232327222d2320222d)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000048 55 1714          1429679689125 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429679689126 2015.04.22 08:14:49)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c2a7e287a7b7b3a792f3876782b2e2a282a292a2f)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429679689365 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429679689366 2015.04.22 08:14:49)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 161142101541110113170f4d4710451013111e1042)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429679690255 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429679690256 2015.04.22 08:14:50)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f898c81dad9db998dda9fd5dd888f898c888f898c)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429679690505 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429679690506 2015.04.22 08:14:50)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 898f8f8785deda9cdddc99d38e8e8a8f808e8d8f80)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429679690765 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429679690766 2015.04.22 08:14:50)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9295c39c95c5958597938bc9c394c19497959a97c4)
	(_entity
		(_time 1429675691811)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429679691647 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429679691648 2015.04.22 08:14:51)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcfbfdacfaaaabebf9a8eea7a8fafffbf8faf5faaa)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429679691865 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429679691866 2015.04.22 08:14:51)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6e1eeb5e4b1b6f0e2e4f4bcb6e0e2e0e2e0e3e1e4)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429679692067 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429679692068 2015.04.22 08:14:52)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a6f3f6f6f6a1b6a0a1b0faf2a7a0a6a5a7f7a6a3)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429679692257 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429679692258 2015.04.22 08:14:52)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c6b3f6c3b3b3c7a686d7e356b6f6d6a6d6a686a68)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429679692427 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429679692428 2015.04.22 08:14:52)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 080f5a0e045f581d5f061b535c0e0a0e090e0c0e0c)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11978         1429679692635 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429679692636 2015.04.22 08:14:52)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e5b0b1b3b5e5f7e7e6f3b8b2e4b1e4b1e7b4e1e3)
	(_entity
		(_time 1429675726837)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429679692845 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429679692846 2015.04.22 08:14:52)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code adaafbfbfcfaffbbaaadbff6f9abababababafaaa8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429679838625 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429679838626 2015.04.22 08:17:18)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24272720257373327127307e702326222022212227)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429679838857 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429679838858 2015.04.22 08:17:18)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0e0d52095e5909190b0f17555f085d080b0906085a)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429679839735 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429679839736 2015.04.22 08:17:19)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 787a2a79732e2c6e7a2d68222a7f787e7b7f787e7b)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429679839924 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429679839925 2015.04.22 08:17:19)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 333162363564602667662369343430353a3437353a)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429679840115 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429679840116 2015.04.22 08:17:20)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fefdf9afaea9f9e9fbffe7a5aff8adf8fbf9f6fba8)
	(_entity
		(_time 1429675691811)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429679840947 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429679840948 2015.04.22 08:17:20)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3838313d656e6f2f3d6c2a636c3e3b3f3c3e313e6e)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429679841177 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429679841178 2015.04.22 08:17:21)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222222262475723426203078722426242624272520)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429679841387 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429679841388 2015.04.22 08:17:21)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ededefbeefbaedfaecedfcb6beebeceae9ebbbeaef)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429679841605 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429679841614 2015.04.22 08:17:21)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d7d485d48087c1d3d6c58ed0d4d6d1d6d1d3d1d3)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429679841777 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429679841778 2015.04.22 08:17:21)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7373717274242366247d6028277571757275777577)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11978         1429679842005 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429679842006 2015.04.22 08:17:22)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d5d585e5a0a5a4858594c070d5b0e5b0e580b5e5c)
	(_entity
		(_time 1429675726837)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429679842167 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429679842168 2015.04.22 08:17:22)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9f9ffa8f5aeabeffef9eba2adfffffffffffbfefc)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429679864035 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429679864036 2015.04.22 08:17:44)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693d3c69653e3e7f3c6a7d333d6e6b6f6d6f6c6f6a)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429679864305 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429679864306 2015.04.22 08:17:44)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 722674727525756577736b292374217477757a7426)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429679864804 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429679864805 2015.04.22 08:17:44)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65303165633331736730753f376265636662656366)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429679865037 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429679865038 2015.04.22 08:17:45)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f1a184d1c181c5a1b1a5f1548484c4946484b4946)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429679865277 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429679865278 2015.04.22 08:17:45)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 396d3b3d356e3e2e3c382062683f6a3f3c3e313c6f)
	(_entity
		(_time 1429675691811)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429679866197 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429679866198 2015.04.22 08:17:46)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d184da83858786c6d485c38a85d7d2d6d5d7d8d787)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429679866385 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429679866386 2015.04.22 08:17:46)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9cc99e93cbcbcc8a989e8ec6cc9a989a989a999b9e)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429679866625 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429679866626 2015.04.22 08:17:46)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86d38188d6d18691878697ddd58087818280d08184)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429679866845 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429679866846 2015.04.22 08:17:46)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 613465616436317765607338666260676067656765)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429679867065 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429679867066 2015.04.22 08:17:47)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b6e3c3e6d6c6b2e6c3528606f3d393d3a3d3f3d3f)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11978         1429679867265 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429679867266 2015.04.22 08:17:47)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06530000535101130302175c560055005503500507)
	(_entity
		(_time 1429675726837)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429679867437 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429679867438 2015.04.22 08:17:47)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1e4b4e4b5e6e3a7b6b1a3eae5b7b7b7b7b7b3b6b4)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1429680525144 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1429680525145 2015.04.22 08:28:45)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e5b7e1b6e5b2b2f3b0e6f1bfb1e2e7e3e1e3e0e3e6)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1429680525409 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1429680525410 2015.04.22 08:28:45)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebcbbbcbeb9e9f9ebeff7b5bfe8bde8ebe9e6e8ba)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1429680525926 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1429680525927 2015.04.22 08:28:45)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1a2f2a1f3a7a5e7f3a4e1aba3f6f1f7f2f6f1f7f2)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1429680526113 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1429680526114 2015.04.22 08:28:46)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code acffaafbfafbffb9f8ffbcf6ababafaaa5aba8aaa5)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1429680526285 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1429680526286 2015.04.22 08:28:46)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 580a095a550f5f4f5d594103095e0b5e5d5f505d0e)
	(_entity
		(_time 1429675691811)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1429680527110 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1429680527111 2015.04.22 08:28:47)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c1929cc5c5c48496c781c8c795909497959a95c5)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1429680527252 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1429680527253 2015.04.22 08:28:47)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f4d17184d484f091b1d0d454f191b191b191a181d)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1429680527408 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1429680527409 2015.04.22 08:28:47)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bbe9b1efbfecbbacbabbaae0e8bdbabcbfbdedbcb9)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1429680527580 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1429680527581 2015.04.22 08:28:47)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67353767643037716366753e606466616661636163)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1429680527736 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1429680527737 2015.04.22 08:28:47)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0351500504545316540d1058570501050205070507)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11978         1429680527952 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1429680527953 2015.04.22 08:28:47)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dd8f8e8fda8adac8d8d9cc878ddb8edb8ed88bdedc)
	(_entity
		(_time 1429675726837)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1429680528171 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1429680528172 2015.04.22 08:28:48)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8eae9edb5efeaaebfb8aae3ecbebebebebebabfbd)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433172148773 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433172148774 2015.06.01 18:22:28)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9197949e95c6c687c49285cbc59693979597949792)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433172149660 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433172149661 2015.06.01 18:22:29)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a0c5b0d5e5d0d1d0f0b13515b0c590c0f0d020c5e)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433172149938 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433172149939 2015.06.01 18:22:29)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 14131213134240021641044e461314121713141217)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433172150094 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433172150095 2015.06.01 18:22:30)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0b7b4e4b5e7e3a5e4e3a0eab7b7b3b6b9b7b4b6b9)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433172150246 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433172150247 2015.06.01 18:22:30)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c4a1f4f1a1b4b5b494d55171d4a1f4a494b44491a)
	(_entity
		(_time 1429675691811)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433172150424 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433172150425 2015.06.01 18:22:30)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f1f9a7a5a1a0e0f2a3e5aca3f1f4f0f3f1fef1a1)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433172150568 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433172150569 2015.06.01 18:22:30)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93959a9c94c4c385979181c9c39597959795969491)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433172150691 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433172150692 2015.06.01 18:22:30)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 10161a17464710071110014b431611171416461712)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433172150827 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433172150828 2015.06.01 18:22:30)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8b8583dddadd9b898c9fd48a8e8c8b8c8b898b89)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433172150974 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433172150975 2015.06.01 18:22:30)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 292f792d247e793c7e273a727d2f2b2f282f2d2f2d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11978         1433172151106 all_1
(_unit VHDL (all_1 0 25 (all_1 0 36 ))
	(_version v80)
	(_time 1433172151107 2015.06.01 18:22:31)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a0f6f1f3f1a1b3a3a2b7fcf6a0f5a0f5a3f0a5a7)
	(_entity
		(_time 1429675726837)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433172151261 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433172151262 2015.06.01 18:22:31)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 424412414515105445425019164444444444404547)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433174447346 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433174447347 2015.06.01 19:00:47)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57505754550000410254430d035055515351525154)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433174447626 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433174447627 2015.06.01 19:00:47)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70772170752777677571692b217623767577787624)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433174447877 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433174447878 2015.06.01 19:00:47)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 696f6f69633f3d7f6b3c79333b6e696f6a6e696f6a)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433174448007 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433174448008 2015.06.01 19:00:48)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6e0e2b5e5b1b5f3b2b5f6bce1e1e5e0efe1e2e0ef)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433174448137 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433174448138 2015.06.01 19:00:48)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 727521727525756577736b292374217477757a7724)
	(_entity
		(_time 1433174448134)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433174448268 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433174448269 2015.06.01 19:00:48)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efe8e1bcecb9b8f8eabbfdb4bbe9ece8ebe9e6e9b9)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433174448401 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433174448402 2015.06.01 19:00:48)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c7b757d2b2b2c6a787e6e262c7a787a787a797b7e)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433174448526 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433174448527 2015.06.01 19:00:48)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8fff3a8a6aff8eff9f8e9a3abfef9fffcfeaefffa)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433174448655 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433174448656 2015.06.01 19:00:48)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 75727d74742225637174672c727674737473717371)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433174448791 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433174448792 2015.06.01 19:00:48)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0205520404555217550c1159560400040304060406)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433174448962 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433174448963 2015.06.01 19:00:48)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code adaafefbfcfaffbbaaadbff6f9abababababafaaa8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433174518209 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433174518210 2015.06.01 19:01:58)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2e2a232a7e7979387b2d3a747a292c282a282b282d)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433174518478 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433174518479 2015.06.01 19:01:58)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 373332333560302032362e6c6631643132303f3163)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433174518729 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433174518730 2015.06.01 19:01:58)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 31346334336765273364216b633631373236313732)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433174518873 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433174518874 2015.06.01 19:01:58)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdb8ede9eceaeea8e9eeade7bababebbb4bab9bbb4)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433174519004 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433174519005 2015.06.01 19:01:59)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4a4e4d491e1d4d5d4f4b53111b4c194c4f4d424f1c)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433174519137 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433174519138 2015.06.01 19:01:59)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c29c93959091d1c392d49d92c0c5c1c2c0cfc090)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433174519294 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433174519295 2015.06.01 19:01:59)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 626637626435327466607038326466646664676560)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433174519432 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433174519433 2015.06.01 19:01:59)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efebb8bcefb8eff8eeeffeb4bce9eee8ebe9b9e8ed)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433174519565 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433174519566 2015.06.01 19:01:59)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c68386c3b3b3c7a686d7e356b6f6d6a6d6a686a68)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433174519702 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433174519703 2015.06.01 19:01:59)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8fcaca8f4afa8edaff6eba3acfefafef9fefcfefc)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433174519866 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433174519867 2015.06.01 19:01:59)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4a0f0f2a5f3f6b2a3a4b6fff0a2a2a2a2a2a6a3a1)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11899         1433174709361 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433174709362 2015.06.01 19:05:09)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code daddd888d88dddcfdfdecb808adc89dc89df8cd9db)
	(_entity
		(_time 1433174709354)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1756          1433178754739 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433178754740 2015.06.01 20:12:34)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15404412154242034016014f411217131113101316)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433178755040 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433178755041 2015.06.01 20:12:35)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4d184f4e1c1a4a5a484c54161c4b1e4b484a454b19)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433178755297 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433178755298 2015.06.01 20:12:35)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47144745431113514512571d154047414440474144)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433178755418 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433178755419 2015.06.01 20:12:35)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c497c691c59397d19097d49ec3c3c7c2cdc3c0c2cd)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433178755574 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433178755575 2015.06.01 20:12:35)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 60323561653767776561793b316633666567686536)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433178755704 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433178755705 2015.06.01 20:12:35)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8ed48eda8a8bcbd988ce8788dadfdbd8dad5da8a)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433178755833 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433178755834 2015.06.01 20:12:35)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 590b5a5a540e094f5d5b4b03095f5d5f5d5f5c5e5b)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433178755964 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433178755965 2015.06.01 20:12:35)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b4e7b5b6b1e6f1e7e6f7bdb5e0e7e1e2e0b0e1e4)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433178756122 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433178756123 2015.06.01 20:12:36)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 82d0808c84d5d294868390db858183848384868486)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433178756254 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433178756255 2015.06.01 20:12:36)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code feacfcaeafa9aeeba9f0eda5aaf8fcf8fff8faf8fa)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433178756391 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433178756392 2015.06.01 20:12:36)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8bd98e858adc8c9e8e8f9ad1db8dd88dd88edd888a)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433178756530 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433178756531 2015.06.01 20:12:36)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 17451011154045011017054c431111111111151012)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433178919918 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433178919919 2015.06.01 20:15:19)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b585c580c0c0c4d0e584f010f5c595d5f5d5e5d58)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433178920170 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433178920171 2015.06.01 20:15:20)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 545704565503534351554d0f0552075251535c5200)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433178920400 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433178920401 2015.06.01 20:15:20)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e3c3b3b68686a283c6b2e646c393e383d393e383d)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433178920522 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433178920523 2015.06.01 20:15:20)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aba9acfcfcfcf8befff8bbf1acaca8ada2acafada2)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433178920657 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433178920658 2015.06.01 20:15:20)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 383b6a3c356f3f2f3d392163693e6b3e3d3f303d6e)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433178920792 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433178920793 2015.06.01 20:15:20)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4c7cb91959293d3c190d69f90c2c7c3c0c2cdc292)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433178920928 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433178920929 2015.06.01 20:15:20)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41424743441611574543531b114745474547444643)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433178921067 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433178921068 2015.06.01 20:15:21)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cdcec998cf9acddacccddc969ecbcccac9cb9bcacf)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433178921197 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433178921198 2015.06.01 20:15:21)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a5953590f0d0a4c5e5b48035d595b5c5b5c5e5c5e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433178921333 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433178921334 2015.06.01 20:15:21)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d4de85d48087c280d9c48c83d1d5d1d6d1d3d1d3)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433178921471 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433178921472 2015.06.01 20:15:21)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 63606b633334647666677239336530653066356062)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433178921607 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433178921608 2015.06.01 20:15:21)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efece4bdbcb8bdf9e8effdb4bbe9e9e9e9e9ede8ea)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000050 55 1370          1433179175794 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433179175795 2015.06.01 20:19:35)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dcd9d98f8a8bdbcbd9ddc5878dda8fdad9dbd4da88)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433179176041 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433179176042 2015.06.01 20:19:36)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d5d18787d38381c3d780c58f87d2d5d3d6d2d5d3d6)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433179176279 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433179176280 2015.06.01 20:19:36)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bfbbeeebece8ecaaebecafe5b8b8bcb9b6b8bbb9b6)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433179176400 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433179176401 2015.06.01 20:19:36)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c393c386a6b3b2b393d25676d3a6f3a393b34396a)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433179176526 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433179176527 2015.06.01 20:19:36)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9bce4ede5efeeaebcedabe2edbfbabebdbfb0bfef)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433179176733 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433179176734 2015.06.01 20:19:36)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8481d08a84d3d492808696ded48280828082818386)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433179176870 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433179176871 2015.06.01 20:19:36)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 10154517464710071110014b431611171416461712)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433179177027 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433179177028 2015.06.01 20:19:37)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aca9fbfbfbfbfcbaa8adbef5abafadaaadaaa8aaa8)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433179177160 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433179177161 2015.06.01 20:19:37)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 292b282d247e793c7e273a727d2f2b2f282f2d2f2d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433179177299 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433179177300 2015.06.01 20:19:37)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5b7b4e1e3e2b2a0b0b1a4efe5b3e6b3e6b0e3b6b4)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433179177441 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433179177442 2015.06.01 20:19:37)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 424041414515105445425019164444444444404547)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433179228182 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433179228183 2015.06.01 20:20:28)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d7b7e7c2c2a2a6b28736927297a7f7b797b787b7e)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433179228445 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433179228446 2015.06.01 20:20:28)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8680da8985d1819183879fddd780d58083818e80d2)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433179228715 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433179228716 2015.06.01 20:20:28)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f888681dad9db998dda9fd5dd888f898c888f898c)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433179228851 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433179228852 2015.06.01 20:20:28)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b1c481c4c4c480e4f480b411c1c181d121c1f1d12)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433179228988 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433179228989 2015.06.01 20:20:28)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a8aeadfea5ffafbfada9b1f3f9aefbaeadafa0adfe)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433179229152 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433179229153 2015.06.01 20:20:29)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 44421f46151213534110561f1042474340424d4212)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433179229295 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433179229296 2015.06.01 20:20:29)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d0d68382d48780c6d4d2c28a80d6d4d6d4d6d5d7d2)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433179229432 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433179229433 2015.06.01 20:20:29)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d5b0d5e5f0a5d4a5c5d4c060e5b5c5a595b0b5a5f)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433179229566 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433179229567 2015.06.01 20:20:29)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9efbbbae4beb9ffede8fbb0eeeae8efe8efedefed)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433179229707 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433179229708 2015.06.01 20:20:29)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7573207474222560227b662e217377737473717371)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433179229848 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433179229849 2015.06.01 20:20:29)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 020456045355051707061358520451045107540103)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433179230000 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433179230001 2015.06.01 20:20:30)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e98c990cec9cc88999e8cc5ca98989898989c999b)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433179672619 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433179672620 2015.06.01 20:27:52)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8cd9de82dadbdb9ad98298d6d88b8e8a888a898a8f)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433179672766 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433179672767 2015.06.01 20:27:52)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 287a7c2d257f2f3f2d293173792e7b2e2d2f202e7c)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433179672912 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433179672913 2015.06.01 20:27:52)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4e7b4e0b3e2e0a2b6e1a4eee6b3b4b2b7b3b4b2b7)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433179673063 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433179673064 2015.06.01 20:27:53)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50035353550703450403400a575753565957545659)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433179673198 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433179673199 2015.06.01 20:27:53)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cd9f98999c9acadac8ccd4969ccb9ecbc8cac5c89b)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433179673339 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433179673340 2015.06.01 20:27:53)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693b6269353f3e7e6c3d7b323d6f6a6e6d6f606f3f)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433179673471 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433179673472 2015.06.01 20:27:53)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b4e5b5e4b1b6f0e2e4f4bcb6e0e2e0e2e0e3e1e4)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433179673613 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433179673614 2015.06.01 20:27:53)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 722072732625726573726329217473757674247570)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433179673748 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433179673749 2015.06.01 20:27:53)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ffadfdafada8afe9fbfeeda6f8fcfef9fef9fbf9fb)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433179673880 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433179673881 2015.06.01 20:27:53)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b297e7a2d2c2b6e2c7568202f7d797d7a7d7f7d7f)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433179674018 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433179674019 2015.06.01 20:27:54)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 085a0c0e535f0f1d0d0c1952580e5b0e5b0d5e0b09)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433179674152 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433179674153 2015.06.01 20:27:54)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 94c6939a95c3c682939486cfc09292929292969391)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433179736099 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433179736100 2015.06.01 20:28:56)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 90c5939f95c7c786c59e84cac49792969496959693)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433179736345 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433179736346 2015.06.01 20:28:56)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a2f267a2e2d7d6d7f7b63212b7c297c7f7d727c2e)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433179736588 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433179736589 2015.06.01 20:28:56)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74207d75732220627621642e267374727773747277)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433179736737 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433179736738 2015.06.01 20:28:56)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00545306055753155453105a070703060907040609)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433179736912 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433179736913 2015.06.01 20:28:56)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bce9b9e9eaebbbabb9bda5e7edbaefbab9bbb4b9ea)
	(_entity
		(_time 1433174448133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433179737049 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433179737050 2015.06.01 20:28:57)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 481d134a151e1f5f4d1c5a131c4e4b4f4c4e414e1e)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433179737192 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433179737193 2015.06.01 20:28:57)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4818786d48384c2d0d6c68e84d2d0d2d0d2d1d3d6)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433179737331 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433179737332 2015.06.01 20:28:57)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 51040152060651465051400a025750565557075653)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433179737469 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433179737470 2015.06.01 20:28:57)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code de8b8c8c8f898ec8dadfcc87d9dddfd8dfd8dad8da)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433179737605 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433179737606 2015.06.01 20:28:57)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a3f3f6a3f3d3a7f3d6479313e6c686c6b6c6e6c6e)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433179737755 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433179737756 2015.06.01 20:28:57)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06535200535101130302175c560055005503500507)
	(_entity
		(_time 1433174709353)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1411))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1411 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433179737912 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433179737913 2015.06.01 20:28:57)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f7f5f4a5f5f0b4a5a2b0f9f6a4a4a4a4a4a0a5a7)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433179927005 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433179927006 2015.06.01 20:32:07)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4317464145141455164d5719174441454745464540)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433179927282 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433179927283 2015.06.01 20:32:07)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c080a5e0a0b5b4b595d45070d5a0f5a595b545a08)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433179927525 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433179927526 2015.06.01 20:32:07)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46134544431012504413561c144146404541464045)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433179927693 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433179927694 2015.06.01 20:32:07)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1a4f0a1f5a6a2e4a5a2e1abf6f6f2f7f8f6f5f7f8)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433179927821 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433179927822 2015.06.01 20:32:07)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e3a3e6f3e3969796b6f77353f683d686b69666b38)
	(_entity
		(_time 1433179927818)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433179927949 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433179927950 2015.06.01 20:32:07)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code faaef7aafeacadedffaee8a1aefcf9fdfefcf3fcac)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433179928078 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433179928079 2015.06.01 20:32:08)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77237376742027617375652d277173717371727075)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433179928229 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433179928230 2015.06.01 20:32:08)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04500102565304130504155f570205030002520306)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433179928360 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433179928361 2015.06.01 20:32:08)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 90c4979f94c7c086949182c9979391969196949694)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433179928501 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433179928502 2015.06.01 20:32:08)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c481a1b4b4b4c094b120f47481a1e1a1d1a181a18)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433179928665 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433179928666 2015.06.01 20:32:08)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8ecbdedb5efeaaebfb8aae3ecbebebebebebabfbd)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11992         1433179992922 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433179992923 2015.06.01 20:33:12)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c99dca9c939ecedccc9bd89399cf9acf9acc9fcac8)
	(_entity
		(_time 1433179992915)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 141 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 149 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 161 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 167 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 175 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 181 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 191 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 202 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 209 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1674))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 216 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1674 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET1679 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_internal (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 135 (_architecture (_uni ))))
		(_process
			(line__157(_architecture 0 0 157 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1433180206249 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433180206250 2015.06.01 20:36:46)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d5d0d0b5c5a5a1b58031957590a0f0b090b080b0e)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433180206396 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433180206397 2015.06.01 20:36:46)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9f9f9ffa5feaebeaca8b0f2f8affaafacaea1affd)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433180206526 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433180206527 2015.06.01 20:36:46)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25742021237371332770357f772225232622252326)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433180206672 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433180206673 2015.06.01 20:36:46)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b2e3b5e6b5e5e1a7e6e1a2e8b5b5b1b4bbb5b6b4bb)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433180206809 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433180206810 2015.06.01 20:36:46)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e6e6c3a6e6939293b3f27656f386d383b39363b68)
	(_entity
		(_time 1433180206806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433180206948 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433180206949 2015.06.01 20:36:46)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cb9bc49ecc9d9cdcce9fd9909fcdc8cccfcdc2cd9d)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433180207094 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433180207095 2015.06.01 20:36:47)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57075154540007415355450d075153515351525055)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433180207221 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433180207222 2015.06.01 20:36:47)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d484d0868683d4c3d5d4c58f87d2d5d3d0d282d3d6)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433180207348 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433180207349 2015.06.01 20:36:47)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 603069606437307664617239676361666166646664)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433180207479 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433180207480 2015.06.01 20:36:47)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dd8dd48f8d8a8dc88ad3ce8689dbdfdbdcdbd9dbd9)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433180207621 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433180207622 2015.06.01 20:36:47)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 69396268653e3b7f6e697b323d6f6f6f6f6f6b6e6c)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11898         1433180248182 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433180248183 2015.06.01 20:37:28)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dad5dc88d88dddcfdfdfcb808adc89dc89df8cd9db)
	(_entity
		(_time 1433180248175)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1742))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1742 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1433180403204 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433180403205 2015.06.01 20:40:03)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6434656465333372316a703e306366626062616267)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433180403378 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433180403379 2015.06.01 20:40:03)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f4f4d194c4818081a1e06444e194c191a1817194b)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433180403506 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433180403507 2015.06.01 20:40:03)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9ccd9a93cccac88a9ec98cc6ce9b9c9a9f9b9c9a9f)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1926          1433180403637 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433180403638 2015.06.01 20:40:03)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 19481c1e154e4a0c4d4a09431e1e1a1f101e1d1f10)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433180403789 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433180403790 2015.06.01 20:40:03)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5e5e6e0b5e2b2a2b0b4aceee4b3e6b3b0b2bdb0e3)
	(_entity
		(_time 1433180403786)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433180403936 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433180403937 2015.06.01 20:40:03)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41114043151716564415531a154742464547484717)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433180404068 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433180404069 2015.06.01 20:40:04)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cd9dc4989d9a9ddbc9cfdf979dcbc9cbc9cbc8cacf)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433180404209 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433180404210 2015.06.01 20:40:04)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a0a50595d0d5a4d5b5a4b01095c5b5d5e5c0c5d58)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433180404352 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433180404353 2015.06.01 20:40:04)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b6eeb5e4b1b6f0e2e7f4bfe1e5e7e0e7e0e2e0e2)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433180404485 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433180404486 2015.06.01 20:40:04)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7323237274242366247d6028277571757275777577)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433180404635 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433180404636 2015.06.01 20:40:04)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ffafacaeaca8ade9f8ffeda4abf9f9f9f9f9fdf8fa)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11899         1433180432889 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433180432890 2015.06.01 20:40:32)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b5b53585a0c5c4e5e5f4a010b5d085d085e0d585a)
	(_entity
		(_time 1433180432882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1742))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1742 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1433181889544 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433181889545 2015.06.01 21:04:49)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e39696e3e3939783b607a343a696c686a686b686d)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433181889848 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433181889849 2015.06.01 21:04:49)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6f1f6f0a5f1a1b1a3a7bffdf7a0f5a0a3a1aea0f2)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433181890100 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433181890101 2015.06.01 21:04:50)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0f6a5f7a3f6f4b6a2f5b0faf2a7a0a6a3a7a0a6a3)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1920          1433181890248 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433181890249 2015.06.01 21:04:50)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c7a28287a7b7f3978293c762b2b2f2a252b282a25)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433181890374 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433181890375 2015.06.01 21:04:50)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9fefbffa5feaebeaca8b0f2f8affaafacaea1acff)
	(_entity
		(_time 1433180403785)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433181890518 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433181890519 2015.06.01 21:04:50)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35623b30656362223061276e6133363231333c3363)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433181890653 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433181890654 2015.06.01 21:04:50)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c295c497c49592d4c6c0d09892c4c6c4c6c4c7c5c0)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433181890796 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433181890797 2015.06.01 21:04:50)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e19454c4d194e594f4e5f151d484f494a4818494c)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433181890948 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433181890949 2015.06.01 21:04:50)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eabde3b9bfbdbafceeebf8b3ede9ebecebeceeecee)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433181891086 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433181891087 2015.06.01 21:04:51)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77207f76742027622079642c237175717671737173)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11899         1433181891264 all_1
(_unit VHDL (all_1 0 26 (all_1 0 36 ))
	(_version v80)
	(_time 1433181891265 2015.06.01 21:04:51)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 227572267375253727263378722471247127742123)
	(_entity
		(_time 1433180432881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 93 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 95 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 114 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 43 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 85 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 86 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 87 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 78 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 79 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 71 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 101 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 106 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 55 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 56 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 61 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 62 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 48 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 158 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 164 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 172 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 178 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 188 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 199 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 206 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1742))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 213 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1742 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433181891403 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433181891404 2015.06.01 21:04:51)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aff8fcf9fcf8fdb9a8afbdf4fba9a9a9a9a9ada8aa)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433181967245 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433181967246 2015.06.01 21:06:07)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6a4f0a6f5a1a1e0a3f8e2aca2f1f4f0f2f0f3f0f5)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433181967490 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433181967491 2015.06.01 21:06:07)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a2a7a1f5a7f7e7f5f1e9aba1f6a3f6f5f7f8f6a4)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433181967720 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433181967721 2015.06.01 21:06:07)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ca99ce9f989c9edcc89fda9098cdcaccc9cdcaccc9)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1920          1433181967836 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433181967837 2015.06.01 21:06:07)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47144045451014521342571d404044414e4043414e)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433181967969 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433181967970 2015.06.01 21:06:07)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4969590c593c3d3c1c5dd9f95c297c2c1c3ccc192)
	(_entity
		(_time 1433181967965)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433181968093 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433181968094 2015.06.01 21:06:08)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41134e43151716564415531a154742464547484717)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433181968245 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433181968246 2015.06.01 21:06:08)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dd8fda8f8d8a8dcbd9dfcf878ddbd9dbd9dbd8dadf)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433181968372 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433181968373 2015.06.01 21:06:08)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 590b5d5a060e594e585948020a5f585e5d5f0f5e5b)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433181968526 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433181968527 2015.06.01 21:06:08)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5a7f3a5f4a2a5e3f1f4e7acf2f6f4f3f4f3f1f3f1)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433181968658 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433181968659 2015.06.01 21:06:08)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 72207b7374252267257c6129267470747374767476)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433181968817 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433181968818 2015.06.01 21:06:08)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e4c15184e494c08191e0c454a18181818181c191b)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11991         1433181999043 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433181999044 2015.06.01 21:06:39)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2725702373702032222d367d772174217422712426)
	(_entity
		(_time 1433181999033)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 148 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 160 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 166 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 174 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 180 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 190 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 201 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 208 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1867))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 215 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1866 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_internal (_uni ))))
		(_signal (_internal NET1867 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 134 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(9))(_sensitivity(5)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1075          1433182081977 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433182081978 2015.06.01 21:08:01)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 19161b1e144e490f1d180b401e1a181f181f1d1f1d)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000051 55 1171          1433182082225 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433182082226 2015.06.01 21:08:02)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 131c14144644130412130248401512141715451411)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1168          1433182082474 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433182082475 2015.06.01 21:08:02)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d02090b5d5a5d185a031e56590b0f0b0c0b090b09)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000053 55 1920          1433182082638 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433182082639 2015.06.01 21:08:02)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8b6bfecb5efebadecbda8e2bfbfbbbeb1bfbcbeb1)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000048 55 1714          1433182082784 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433182082785 2015.06.01 21:08:02)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 454a474745121253104b511f114247434143404346)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000056 55 1671          1433182082916 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433182082917 2015.06.01 21:08:02)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d1dede83858786c6d485c38a85d7d2d6d5d7d8d787)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000050 55 1370          1433182083047 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433182083048 2015.06.01 21:08:03)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e411d4d1e1949594b4f57151f481d484b4946481a)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000046 55 1067          1433182083182 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433182083183 2015.06.01 21:08:03)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dad5dc888f8d8accded8c8808adcdedcdedcdfddd8)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000043 55 1502          1433182083313 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433182083314 2015.06.01 21:08:03)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57595f54530103415502470d055057515450575154)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000048 55 1714          1433182093255 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433182093256 2015.06.01 21:08:13)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 287c7a2c257f7f3e7d263c727c2f2a2e2c2e2d2e2b)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433182093491 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433182093492 2015.06.01 21:08:13)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 124746141545150517130b494314411417151a1446)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433182093749 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433182093750 2015.06.01 21:08:13)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b4f1a1c4a4d4f0d194e0b41491c1b1d181c1b1d18)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1920          1433182093885 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433182093886 2015.06.01 21:08:13)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a8fcabffa5fffbbdfcadb8f2afafabaea1afacaea1)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433182094049 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433182094050 2015.06.01 21:08:14)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 441112474513435341455d1f1542174241434c4112)
	(_entity
		(_time 1433182094046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433182094179 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433182094180 2015.06.01 21:08:14)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d085db82858687c7d584c28b84d6d3d7d4d6d9d686)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433182094359 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433182094360 2015.06.01 21:08:14)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c297e7d2b2b2c6a787e6e262c7a787a787a797b7e)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433182094497 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433182094498 2015.06.01 21:08:14)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 085d0f0e565f081f090819535b0e090f0c0e5e0f0a)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433182094625 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433182094626 2015.06.01 21:08:14)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 85d0808b84d2d593818497dc828684838483818381)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433182094775 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433182094776 2015.06.01 21:08:14)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2174252524767134762f327a752723272027252725)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433182094929 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433182094930 2015.06.01 21:08:14)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bde8bae8eceaefabbabdafe6e9bbbbbbbbbbbfbab8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11898         1433182145418 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433182145419 2015.06.01 21:09:05)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efe1bfbceab8e8faeaeafeb5bfe9bce9bceab9ecee)
	(_entity
		(_time 1433182145411)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000048 55 1714          1433184249723 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184249724 2015.06.01 21:44:09)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e8bfeabbe5bfbffebde6fcb2bcefeaeeeceeedeeeb)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184250170 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184250171 2015.06.01 21:44:10)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9dcac193ccca9a8a989c84c6cc9bce9b989a959bc9)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184250433 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184250434 2015.06.01 21:44:10)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6f0aff1a3f0f2b0a4f3b6fcf4a1a6a0a5a1a6a0a5)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000052 55 1511          1433184250570 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184250571 2015.06.01 21:44:10)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 326537363565352537332b696334613437353a3764)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184250734 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184250735 2015.06.01 21:44:10)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ce99969bce9899d9cb9adc959ac8cdc9cac8c7c898)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184250881 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184250882 2015.06.01 21:44:10)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a3d396a3f3d3a7c6e6878303a6c6e6c6e6c6f6d68)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184250999 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184251000 2015.06.01 21:44:10)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d88f898a868fd8cfd9d8c9838bded9dfdcde8edfda)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184251116 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184251117 2015.06.01 21:44:11)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 54030657540304425055460d535755525552505250)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184251265 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184251266 2015.06.01 21:44:11)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1b6b3b2e4b6b1f4b6eff2bab5e7e3e7e0e7e5e7e5)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184251392 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184251393 2015.06.01 21:44:11)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6d3a386d6a3a6a7868687c373d6b3e6b3e683b6e6c)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184251550 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184251551 2015.06.01 21:44:11)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 095e5e0e055e5b1f0e091b525d0f0f0f0f0f0b0e0c)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433184280886 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184280887 2015.06.01 21:44:40)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 999d9d9695cece8fcc978dc3cd9e9b9f9d9f9c9f9a)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184281173 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184281174 2015.06.01 21:44:41)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2c69796c595c5d5c7c3db9993c491c4c7c5cac496)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184281393 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184281394 2015.06.01 21:44:41)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9c999e93cccac88a9ec98cc6ce9b9c9a9f9b9c9a9f)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433184281511 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433184281512 2015.06.01 21:44:41)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 090c080f055e5a1c5d0c19530e0e0a0f000e0d0f00)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433184281631 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184281632 2015.06.01 21:44:41)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8682d18985d1819183879fddd780d58083818e83d0)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184281756 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184281757 2015.06.01 21:44:41)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 03070e0555555414065711585705000407050a0555)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184281873 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184281874 2015.06.01 21:44:41)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70747571742720667472622a207674767476757772)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184281994 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184281995 2015.06.01 21:44:41)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ede9eabeefbaedfaecedfcb6beebeceae9ebbbeaef)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184282123 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184282124 2015.06.01 21:44:42)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a6e6e6a3f3d3a7c6e6b78336d696b6c6b6c6e6c6e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184282239 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184282240 2015.06.01 21:44:42)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e3e3b4e4b0b7f2b0e9f4bcb3e1e5e1e6e1e3e1e3)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184282364 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184282365 2015.06.01 21:44:42)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 636764633334647666667239336530653066356062)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184282482 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184282483 2015.06.01 21:44:42)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d1d5d582d58683c7d6d1c38a85d7d7d7d7d7d3d6d4)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433184394613 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184394614 2015.06.01 21:46:34)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d6848184d58181c083d8c28c82d1d4d0d2d0d3d0d5)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184394784 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184394785 2015.06.01 21:46:34)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 82d0828d85d5859587839bd9d384d18487858a84d6)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184394897 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184394898 2015.06.01 21:46:34)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ffacabafaaa9abe9fdaaefa5adf8fff9fcf8fff9fc)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433184395024 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433184395025 2015.06.01 21:46:35)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b282c7a2c2c286e2f7f6b217c7c787d727c7f7d72)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433184395157 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184395158 2015.06.01 21:46:35)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8aaf9a9f5afffeffdf9e1a3a9feabfefdfff0fdae)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184395280 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184395281 2015.06.01 21:46:35)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 75272a74252322627021672e2173767271737c7323)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184395405 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184395406 2015.06.01 21:46:35)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2a0a5a2f4a5a2e4f6f0e0a8a2f4f6f4f6f4f7f5f0)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184395521 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184395522 2015.06.01 21:46:35)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f3c6c6f6f386f786e6f7e343c696e686b6939686d)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184395640 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184395641 2015.06.01 21:46:35)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8fdd8e8b8b8ccad8ddce85dbdfdddadddad8dad8)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184395757 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184395758 2015.06.01 21:46:35)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 590a595a540e094c0e574a020d5f5b5f585f5d5f5d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184395891 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184395892 2015.06.01 21:46:35)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d586d5878382d2c0d0d0c48f85d386d386d083d6d4)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184396021 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184396022 2015.06.01 21:46:36)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 623162636535307465627039366464646464606567)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433184819969 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184819970 2015.06.01 21:53:39)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e6d3b6e3e3939783b607a343a696c686a686b686d)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184820284 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184820285 2015.06.01 21:53:40)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a5a0f0a5f1a1b1a3a7bffdf7a0f5a0a3a1aea0f2)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184820539 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184820540 2015.06.01 21:53:40)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a2f3f7a3f6f4b6a2f5b0faf2a7a0a6a3a7a0a6a3)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433184820726 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433184820727 2015.06.01 21:53:40)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b590d580c0c084e0f5f4b015c5c585d525c5f5d52)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433184820903 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184820904 2015.06.01 21:53:40)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 060507010551011103071f5d5700550003010e0350)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184821041 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184821042 2015.06.01 21:53:41)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9390cf9cc5c5c48496c781c8c795909497959a95c5)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184821178 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184821179 2015.06.01 21:53:41)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f1c48184d484f091b1d0d454f191b191b191a181d)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184821315 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184821316 2015.06.01 21:53:41)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code acaff9fba9fbacbbadacbdf7ffaaadaba8aafaabae)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184821472 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184821473 2015.06.01 21:53:41)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4848494a441f185e4c495a114f4b494e494e4c4e4c)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184821623 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184821624 2015.06.01 21:53:41)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e4e4e5b7e4b3b4f1b3eaf7bfb0e2e6e2e5e2e0e2e0)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184821771 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184821772 2015.06.01 21:53:41)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70707071232777657575612a207623762375267371)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184821917 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184821918 2015.06.01 21:53:41)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcfcffadaaabaeeafbfceea7a8fafafafafafefbf9)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433184846462 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184846463 2015.06.01 21:54:06)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7b2e2b4e5b0b0f1b2e9f3bdb3e0e5e1e3e1e2e1e4)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184846596 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184846597 2015.06.01 21:54:06)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 643132656533637361657d3f3562376261636c6230)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184846721 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184846722 2015.06.01 21:54:06)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a4f2a0f3a6a4e6f2a5e0aaa2f7f0f6f3f7f0f6f3)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433184846855 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433184846856 2015.06.01 21:54:06)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6d396c6d3c3a3e7839697d376a6a6e6b646a696b64)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433184847001 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184847002 2015.06.01 21:54:07)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9acaea8f5aefeeefcf8e0a2a8ffaafffcfef1fcaf)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184847121 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184847122 2015.06.01 21:54:07)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 76237b77252021617322642d2270757172707f7020)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184847248 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184847249 2015.06.01 21:54:07)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f3a6f6a3f4a4a3e5f7f1e1a9a3f5f7f5f7f5f6f4f1)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184847370 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184847371 2015.06.01 21:54:07)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70257671262770677170612b237671777476267772)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184847506 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184847507 2015.06.01 21:54:07)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fca9f8acababaceaf8fdeea5fbfffdfafdfaf8faf8)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184847624 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184847625 2015.06.01 21:54:07)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693c6e69643e397c3e677a323d6f6b6f686f6d6f6d)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184847762 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184847763 2015.06.01 21:54:07)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6a3f1a6a3a1f1e3f3f3e7aca6f0a5f0a5f3a0f5f7)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184847886 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184847887 2015.06.01 21:54:07)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 732676737524216574736128277575757575717476)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433184863007 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433184863008 2015.06.01 21:54:23)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f79797e2c2828692a716b252b787d797b797a797c)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433184863154 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433184863155 2015.06.01 21:54:23)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b1d4c1d4c4c1c0c1e1a02404a1d481d1e1c131d4f)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433184863274 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433184863275 2015.06.01 21:54:23)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 989f9b9793cecc8e9acd88c2ca9f989e9b9f989e9b)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433184863404 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433184863405 2015.06.01 21:54:23)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15121312154246004111054f121216131c1211131c)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433184863537 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433184863538 2015.06.01 21:54:23)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9294c29c95c5958597938bc9c394c19497959a97c4)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433184863670 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433184863671 2015.06.01 21:54:23)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e1812191e4849091b4a0c454a181d191a18171848)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433184863789 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433184863790 2015.06.01 21:54:23)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9b9d9f94cdcccb8d9f9989c1cb9d9f9d9f9d9e9c99)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433184863915 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433184863916 2015.06.01 21:54:23)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 181e1d1f464f180f191809434b1e191f1c1e4e1f1a)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433184864042 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433184864043 2015.06.01 21:54:24)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9492939b94c3c482909586cd939795929592909290)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433184864177 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433184864178 2015.06.01 21:54:24)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1117171614464104461f024a451713171017151715)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433184864304 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433184864305 2015.06.01 21:54:24)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e98989198c9998b9b9b8fc4ce98cd98cd9bc89d9f)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433184864430 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433184864431 2015.06.01 21:54:24)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a1c101c4e4d480c1d1a08414e1c1c1c1c1c181d1f)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185054156 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185054157 2015.06.01 21:57:34)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b686b3e6c6c6c2d6e352f616f3c393d3f3d3e3d38)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185054298 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185054299 2015.06.01 21:57:34)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c794c793c590c0d0c2c6de9c96c194c1c2c0cfc193)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185054427 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185054428 2015.06.01 21:57:34)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 44161146431210524611541e164344424743444247)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000052 55 1372          1433185054595 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185054596 2015.06.01 21:57:34)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a3f1a1f5a7f7e7f5f1e9aba1f6a3f6f5f7f8f5a6)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185054733 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185054734 2015.06.01 21:57:34)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c3f336c6a3a3b7b69387e37386a6f6b686a656a3a)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185054863 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185054864 2015.06.01 21:57:34)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9aaaea9f4aea9effdfbeba3a9fffdfffdfffcfefb)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185054980 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185054981 2015.06.01 21:57:34)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66366566363166716766773d356067616260306164)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185055123 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185055124 2015.06.01 21:57:35)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2a2f3a2f4a5a2e4f6f3e0abf5f1f3f4f3f4f6f4f6)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185055259 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185055260 2015.06.01 21:57:35)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f2f7f7e2d282f6a28716c242b797d797e797b797b)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185055384 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185055385 2015.06.01 21:57:35)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcacfcacfcabfbe9f9f9eda6acfaaffaaff9aafffd)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185055510 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185055511 2015.06.01 21:57:35)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 78287878752f2a6e7f786a232c7e7e7e7e7e7a7f7d)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185089074 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185089075 2015.06.01 21:58:09)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9c9d9d93cacbcb8ac99288c6c89b9e9a989a999a9f)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185089383 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185089384 2015.06.01 21:58:09)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4d58687d583d3c3d1d5cd8f85d287d2d1d3dcd280)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185089630 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185089631 2015.06.01 21:58:09)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bebeb9eae8e8eaa8bcebaee4ecb9beb8bdb9beb8bd)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185089771 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185089772 2015.06.01 21:58:09)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a5a50590e0d094f0e5e4a005d5d595c535d5e5c53)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185089911 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185089912 2015.06.01 21:58:09)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d68b84d580d0c0d2d6ce8c86d184d1d2d0dfd281)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185090062 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185090063 2015.06.01 21:58:10)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7372737225252464762761282775707477757a7525)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185090216 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185090217 2015.06.01 21:58:10)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0e5f095d585f190b0d1d555f090b090b090a080d)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185090356 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185090357 2015.06.01 21:58:10)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9b9ac9949fcc9b8c9a9b8ac0c89d9a9c9f9dcd9c99)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185090497 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185090498 2015.06.01 21:58:10)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27267423247077312326357e202426212621232123)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185090629 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185090630 2015.06.01 21:58:10)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4a5f7f3a4f3f4b1f3aab7fff0a2a6a2a5a2a0a2a0)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185090770 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185090771 2015.06.01 21:58:10)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40411242131747554545511a104613461345164341)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185090912 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185090913 2015.06.01 21:58:10)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cdcc9c999c9a9fdbcacddf9699cbcbcbcbcbcfcac8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185309451 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185309452 2015.06.01 22:01:49)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b396d6b3c3c3c7d3e657f313f6c696d6f6d6e6d68)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185309739 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185309740 2015.06.01 22:01:49)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c1c49d95c4948496928ac8c295c09596949b95c7)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185309966 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185309967 2015.06.01 22:01:49)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e3d6a6e38383a786c3b7e343c696e686d696e686d)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185310096 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185310097 2015.06.01 22:01:50)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code faa9fcaaaeada9efaefeeaa0fdfdf9fcf3fdfefcf3)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185310217 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185310218 2015.06.01 22:01:50)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 673536666530607062667e3c3661346162606f6231)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185310345 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185310346 2015.06.01 22:01:50)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a6f8a4a5a2a3e3f1a0e6afa0f2f7f3f0f2fdf2a2)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185310476 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185310477 2015.06.01 22:01:50)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70227771742720667472622a207674767476757772)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185310611 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185310612 2015.06.01 22:01:50)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdaff8adffaafdeafcfdeca6aefbfcfaf9fbabfaff)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185310738 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185310739 2015.06.01 22:01:50)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a287c7b2f2d2a6c7e7b68237d797b7c7b7c7e7c7e)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185310872 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185310873 2015.06.01 22:01:50)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6a4f0a6f4a1a6e3a1f8e5ada2f0f4f0f7f0f2f0f2)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185311003 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185311004 2015.06.01 22:01:51)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 83d18a8dd3d48496868692d9d385d085d086d58082)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185311132 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185311133 2015.06.01 22:01:51)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00520b07055752160700125b540606060606020705)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185566316 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185566317 2015.06.01 22:06:06)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2868280d58585c487dcc68886d5d0d4d6d4d7d4d1)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185566458 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185566459 2015.06.01 22:06:06)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e0a5f5c0e0959495b5f47050f580d585b5956580a)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185566600 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185566601 2015.06.01 22:06:06)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebbebeb8babdbffde9befbb1b9ecebede8ecebede8)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185566731 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185566732 2015.06.01 22:06:06)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77222376752024622373672d707074717e7073717e)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185566862 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185566863 2015.06.01 22:06:06)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a0f6a5f5a3f3e3f1f5edafa5f2a7f2f1f3fcf1a2)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185566987 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185566988 2015.06.01 22:06:06)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71247870252726667425632a257772767577787727)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185567121 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185567122 2015.06.01 22:06:07)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fda8fcadadaaadebf9ffefa7adfbf9fbf9fbf8faff)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185567244 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185567245 2015.06.01 22:06:07)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a2f787b7d2d7a6d7b7a6b21297c7b7d7e7c2c7d78)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185567382 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185567383 2015.06.01 22:06:07)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7a2f7a7f4a0a7e1f3f6e5aef0f4f6f1f6f1f3f1f3)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185567517 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185567518 2015.06.01 22:06:07)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 83d6808d84d4d396d48d90d8d78581858285878587)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185567663 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185567664 2015.06.01 22:06:07)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 10451217434717051515014a401643164315461311)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185567788 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185567789 2015.06.01 22:06:07)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8cd98d83dadbde9a8b8c9ed7d88a8a8a8a8a8e8b89)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185603647 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185603648 2015.06.01 22:06:43)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a7f7f2a5f2f2b3f0abb1fff1a2a7a3a1a3a0a3a6)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185603888 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185603889 2015.06.01 22:06:43)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f8cdb80dcd888988a8e96d4de89dc898a888789db)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185604123 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185604124 2015.06.01 22:06:44)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 898b888783dfdd9f8bdc99d3db8e898f8a8e898f8a)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185604257 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185604258 2015.06.01 22:06:44)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06040600055155135202165c010105000f0102000f)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185604384 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185604385 2015.06.01 22:06:44)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8281d48d85d5859587839bd9d384d18487858a87d4)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185604513 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185604514 2015.06.01 22:06:44)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0c05090c5958180a5b1d545b090c080b09060959)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185604641 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185604642 2015.06.01 22:06:44)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8c8f8e82dbdbdc9a888e9ed6dc8a888a888a898b8e)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185604765 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185604766 2015.06.01 22:06:44)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 080b0f0e565f081f090819535b0e090f0c0e5e0f0a)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185604888 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185604889 2015.06.01 22:06:44)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8586808b84d2d593818497dc828684838483818381)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185605022 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185605023 2015.06.01 22:06:45)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0201060404555217550c1159560400040304060406)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185605149 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185605150 2015.06.01 22:06:45)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f7c7b7e7a28786a7a7a6e252f792c792c7a297c7e)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185605282 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185605283 2015.06.01 22:06:45)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0b080f0c5c5c591d0c0b19505f0d0d0d0d0d090c0e)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185645459 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185645460 2015.06.01 22:07:25)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5a5f3a5f5a2a2e3a0fbe1afa1f2f7f3f1f3f0f3f6)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185645700 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185645701 2015.06.01 22:07:25)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbfb8bdbcb8e8f8eaeef6b4bee9bce9eae8e7e9bb)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185645929 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185645930 2015.06.01 22:07:25)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c998cd9cc39f9ddfcb9cd9939bcec9cfcacec9cfca)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185646049 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185646050 2015.06.01 22:07:26)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46174144451115531245561c414145404f4142404f)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185646177 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185646178 2015.06.01 22:07:26)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3939297c594c4d4c6c2da9892c590c5c6c4cbc695)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185646309 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185646310 2015.06.01 22:07:26)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f1f404d4c1918584a1b5d141b494c484b49464919)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185646440 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185646441 2015.06.01 22:07:26)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cc9ccb999b9b9cdac8cede969ccac8cac8cac9cbce)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185646562 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185646563 2015.06.01 22:07:26)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 49194d4b161e495e484958121a4f484e4d4f1f4e4b)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185646710 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185646711 2015.06.01 22:07:26)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d585d387d48285c3d1d4c78cd2d6d4d3d4d3d1d3d1)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185646831 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185646832 2015.06.01 22:07:26)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 52025b5154050247055c4109065450545354565456)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185646969 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185646970 2015.06.01 22:07:26)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code df8fd68dda88d8cadadace858fd98cd98cda89dcde)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185647092 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185647093 2015.06.01 22:07:27)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b0b50590c0c094d5c5b49000f5d5d5d5d5d595c5e)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185684742 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185684743 2015.06.01 22:08:04)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66683166653131703368723c326164606260636065)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185684976 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185684977 2015.06.01 22:08:04)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 505e5052550757475551490b015603565557585604)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185685207 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185685208 2015.06.01 22:08:05)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a356f3f686c6e2c386f2a60683d3a3c393d3a3c39)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185685334 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185685335 2015.06.01 22:08:05)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b8e0e3b5e0e4a2e3b5a7edb0b0b4b1beb0b3b1be)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185685458 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185685459 2015.06.01 22:08:05)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 343a36303563332331352d6f6532673231333c3162)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185685584 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185685585 2015.06.01 22:08:05)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1bfeee5e5e7e6a6b4e5a3eae5b7b2b6b5b7b8b7e7)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185685710 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185685711 2015.06.01 22:08:05)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2e212f2a7f797e382a2c3c747e282a282a282b292c)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185685834 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185685835 2015.06.01 22:08:05)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aaa5a9fdadfdaabdabaabbf1f9acabadaeacfcada8)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185685957 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185685958 2015.06.01 22:08:05)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27282723247077312326357e202426212621232123)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185686095 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185686096 2015.06.01 22:08:06)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4bbb4e0b4e3e4a1e3baa7efe0b2b6b2b5b2b0b2b0)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185686223 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185686224 2015.06.01 22:08:06)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 303f3335636737253535216a603663366335663331)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185686348 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185686349 2015.06.01 22:08:06)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ada2adfbfcfaffbbaaadbff6f9abababababafaaa8)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185721700 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185721701 2015.06.01 22:08:41)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d3d48481d58484c586ddc78987d4d1d5d7d5d6d5d0)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185721936 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185721937 2015.06.01 22:08:41)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdbabde8eceabaaab8bca4e6ecbbeebbb8bab5bbe9)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185722174 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185722175 2015.06.01 22:08:42)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a1f2f0a3f1f3b1a5f2b7fdf5a0a7a1a4a0a7a1a4)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185722305 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185722306 2015.06.01 22:08:42)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 232577272574703677203379242420252a2427252a)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185722470 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185722471 2015.06.01 22:08:42)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cfc8cd9b9c98c8d8caced6949ec99cc9cac8c7ca99)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185722598 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185722599 2015.06.01 22:08:42)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c48454e4a1a1b5b49185e17184a4f4b484a454a1a)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185722732 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185722733 2015.06.01 22:08:42)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8dcd98ad48f88cedcdaca8288dedcdedcdedddfda)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185722852 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185722853 2015.06.01 22:08:42)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45414747161245524445541e164344424143134247)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185722971 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185722972 2015.06.01 22:08:42)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2c6c297c49592d4c6c3d09bc5c1c3c4c3c4c6c4c6)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185723103 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185723104 2015.06.01 22:08:43)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f3b3c3a6d686f2a68312c646b393d393e393b393b)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185723239 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185723240 2015.06.01 22:08:43)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cbcfc89eca9cccdececeda919bcd98cd98ce9dc8ca)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185723382 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185723383 2015.06.01 22:08:43)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 585c595a550f0a4e5f584a030c5e5e5e5e5e5a5f5d)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185740158 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185740159 2015.06.01 22:09:00)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eaeaeab9bebdbdfcbfe4feb0beede8eceeecefece9)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185740398 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185740399 2015.06.01 22:09:00)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4d48587d583d3c3d1d5cd8f85d287d2d1d3dcd280)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185740629 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185740630 2015.06.01 22:09:00)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bebfb8eae8e8eaa8bcebaee4ecb9beb8bdb9beb8bd)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185740753 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185740754 2015.06.01 22:09:00)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a3b3f3f6e6d692f6e392a603d3d393c333d3e3c33)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185740880 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185740881 2015.06.01 22:09:00)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b7e4e2b5e0b0a0b2b6aeece6b1e4b1b2b0bfb2e1)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185740997 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185740998 2015.06.01 22:09:00)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24242520757273332170367f7022272320222d2272)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185741132 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185741133 2015.06.01 22:09:01)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1b1b8e5b4e6e1a7b5b3a3ebe1b7b5b7b5b7b4b6b3)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185741256 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185741257 2015.06.01 22:09:01)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2e2e242a2d792e392f2e3f757d282f292a2878292c)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185741379 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185741380 2015.06.01 22:09:01)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aaaaa2fdfffdfabcaeabb8f3ada9abacabacaeacae)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185741526 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185741527 2015.06.01 22:09:01)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37376732346067226039246c633135313631333133)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185741661 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185741662 2015.06.01 22:09:01)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3c393969394c4d6c6c6d29993c590c590c695c0c2)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185741787 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185741788 2015.06.01 22:09:01)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40401043451712564740521b144646464646424745)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185762278 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185762279 2015.06.01 22:09:22)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5307055055040445065d4709075451555755565550)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185762526 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185762527 2015.06.01 22:09:22)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c184b4f1a1b4b5b494d55171d4a1f4a494b444a18)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185762768 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185762769 2015.06.01 22:09:22)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36636233336062203463266c643136303531363035)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185762896 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185762897 2015.06.01 22:09:22)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b3e6e5e7b5e4e0a6e7b0a3e9b4b4b0b5bab4b7b5ba)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185763025 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185763026 2015.06.01 22:09:23)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f6b3e3b6c6838283a3e26646e396c393a38373a69)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185763152 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185763153 2015.06.01 22:09:23)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bce8e0e8baeaebabb9e8aee7e8babfbbb8bab5baea)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185763281 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185763282 2015.06.01 22:09:23)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 396d6e3c346e692f3d3b2b63693f3d3f3d3f3c3e3b)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185763405 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185763406 2015.06.01 22:09:23)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6e2e3e2e6e1b6a1b7b6a7ede5b0b7b1b2b0e0b1b4)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185763534 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185763535 2015.06.01 22:09:23)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 33663236346463253732216a343032353235373537)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185763663 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185763664 2015.06.01 22:09:23)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code affaaef8fdf8ffbaf8a1bcf4fba9ada9aea9aba9ab)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185763804 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185763805 2015.06.01 22:09:23)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c693c393c6b3b2939392d666c3a6f3a6f396a3f3d)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185763940 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185763941 2015.06.01 22:09:23)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c89dcb9cc59f9adecfc8da939ccecececececacfcd)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433185995341 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433185995342 2015.06.01 22:13:15)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code acaea1fbfafbfbbaf9a2b8f6f8abaeaaa8aaa9aaaf)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433185995495 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433185995496 2015.06.01 22:13:15)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 484a4d4b451f4f5f4d495113194e1b4e4d4f404e1c)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433185995622 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433185995623 2015.06.01 22:13:15)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5c69490c39391d3c790d59f97c2c5c3c6c2c5c3c6)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433185995746 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433185995747 2015.06.01 22:13:15)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 424112404515115716415218454541444b4546444b)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433185995872 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433185995873 2015.06.01 22:13:15)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bfbdb9eaece8b8a8babea6e4eeb9ecb9bab8b7bae9)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433185996021 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433185996022 2015.06.01 22:13:16)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b5901585c0d0c4c5e0f49000f5d585c5f5d525d0d)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433185996178 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433185996179 2015.06.01 22:13:16)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f5a5a7f4a0a7e1f3f5e5ada7f1f3f1f3f1f2f0f5)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433185996307 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433185996308 2015.06.01 22:13:16)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74762375262374637574652f277275737072227376)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433185996437 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433185996438 2015.06.01 22:13:16)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 000254060457501604011259070301060106040604)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433185996574 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433185996575 2015.06.01 22:13:16)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d7f297c2d2a2d682a736e26297b7f7b7c7b797b79)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433185996706 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433185996707 2015.06.01 22:13:16)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 090b5e0f535e0e1c0c0c1853590f5a0f5a0c5f0a08)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433185996837 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433185996838 2015.06.01 22:13:16)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8684d28985d1d490818694ddd28080808080848183)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433186011490 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433186011491 2015.06.01 22:13:31)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cec0c29b9e9999d89bc0da949ac9ccc8cac8cbc8cd)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433186011620 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433186011621 2015.06.01 22:13:31)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4b4516481c1c4c5c4e4a52101a4d184d4e4c434d1f)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433186011756 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433186011757 2015.06.01 22:13:31)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d8de85d38183c1d582c78d85d0d7d1d4d0d7d1d4)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433186011879 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433186011880 2015.06.01 22:13:31)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 545b0757550307410057440e535357525d5350525d)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433186012014 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433186012015 2015.06.01 22:13:32)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d1dfd482d586d6c6d4d0c88a80d782d7d4d6d9d487)
	(_entity
		(_time 1433182094045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433186012147 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433186012148 2015.06.01 22:13:32)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d53065e5c0b0a4a58094f06095b5e5a595b545b0b)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433186012272 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433186012273 2015.06.01 22:13:32)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dad489888f8d8accded8c8808adcdedcdedcdfddd8)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433186012407 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433186012408 2015.06.01 22:13:32)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57590754060057405657460c045156505351015055)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433186012528 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433186012529 2015.06.01 22:13:32)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4da8686d48384c2d0d5c68dd3d7d5d2d5d2d0d2d0)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433186012648 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433186012649 2015.06.01 22:13:32)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 515f045254060144065f420a055753575057555755)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000046 55 11898         1433186012828 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433186012829 2015.06.01 22:13:32)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcf2a9acfcabfbe9f9f9eda6acfaaffaaff9aafffd)
	(_entity
		(_time 1433182145410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
I 000045 55 1230          1433186012982 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433186012983 2015.06.01 22:13:32)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9896cf9695cfca8e9f988ac3cc9e9e9e9e9e9a9f9d)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000048 55 1714          1433227041489 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433227041490 2015.06.02 09:37:21)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cac8cc9f9e9d9ddc9fc4de909ecdc8cccecccfccc9)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
I 000050 55 1370          1433227041894 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433227041895 2015.06.02 09:37:21)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5d0f5d0c0858485a5e46040e590c595a5857590b)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
I 000043 55 1502          1433227042113 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433227042114 2015.06.02 09:37:22)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a393f3f686c6e2c386f2a60683d3a3c393d3a3c39)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
I 000053 55 1923          1433227042237 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433227042238 2015.06.02 09:37:22)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6b5b1e2b5e1e5a3e2b5a6ecb1b1b5b0bfb1b2b0bf)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
I 000052 55 1372          1433227042362 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433227042363 2015.06.02 09:37:22)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 333161373564342436322a686235603536343b3665)
	(_entity
		(_time 1433227042360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
I 000056 55 1671          1433227042534 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433227042535 2015.06.02 09:37:22)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfddd08ddc8988c8da8bcd848bd9dcd8dbd9d6d989)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
I 000046 55 1067          1433227042659 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433227042660 2015.06.02 09:37:22)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c5e5a5f0b0b0c4a585e4e060c5a585a585a595b5e)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
I 000051 55 1171          1433227042768 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433227042769 2015.06.02 09:37:22)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c9cbcd9c969ec9dec8c9d8929acfc8cecdcf9fcecb)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
I 000048 55 1075          1433227042893 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433227042894 2015.06.02 09:37:22)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46444f44441116504247541f414547404740424042)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
I 000048 55 1168          1433227043017 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433227043018 2015.06.02 09:37:23)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2c0cb97c49592d795ccd19996c4c0c4c3c4c6c4c6)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
I 000045 55 1230          1433227043170 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433227043171 2015.06.02 09:37:23)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e5c555c0e090c48595e4c050a58585858585c595b)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
I 000046 55 11898         1433227301182 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433227301183 2015.06.02 09:41:41)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 383d303d636f3f2d3d3d2962683e6b3e6b3d6e3b39)
	(_entity
		(_time 1433227301180)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
V 000048 55 1714          1433227904620 decoder
(_unit VHDL (decoder 0 5 (decoder 0 16 ))
	(_version v80)
	(_time 1433227904621 2015.06.02 09:51:44)
	(_source (\./src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c6c3d6c3a3b3b7a39627836386b6e6a686a696a6f)
	(_entity
		(_time 1429646532932)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instr ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal i ~UNSIGNED{15~downto~0}~13 0 20 (_process 0 (_string \"0000000000000000"\))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . decoder 1 -1
	)
)
V 000050 55 1370          1433227904854 multiplex
(_unit VHDL (multiplex 0 11 (multiplex 0 20 ))
	(_version v80)
	(_time 1433227904855 2015.06.02 09:51:44)
	(_source (\./src/multiplex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 565654545501514153574f0d0750055053515e5002)
	(_entity
		(_time 1429197836218)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 16 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex 1 -1
	)
)
V 000043 55 1502          1433227905075 PC
(_unit VHDL (pc 0 5 (pc 0 14 ))
	(_version v80)
	(_time 1433227905076 2015.06.02 09:51:45)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 30303035336664263265206a623730363337303633)
	(_entity
		(_time 1429197836640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nxt ~UNSIGNED{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal adr ~UNSIGNED{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . PC 1 -1
	)
)
V 000053 55 1923          1433227905190 reg_position
(_unit VHDL (reg_position 0 5 (reg_position 0 18 ))
	(_version v80)
	(_time 1433227905191 2015.06.02 09:51:45)
	(_source (\./src/reg_position.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9d9d9f92cccace88c99e8dc79a9a9e9b949a999b94)
	(_entity
		(_time 1429197837046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_add ~UNSIGNED{15~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal reg ~UNSIGNED{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg_position 1 -1
	)
)
V 000052 55 1372          1433227905310 multiplex_1
(_unit VHDL (multiplex_1 0 5 (multiplex_1 0 14 ))
	(_version v80)
	(_time 1433227905311 2015.06.02 09:51:45)
	(_source (\./src/multiplex_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a1b4f1c4e4d1d0d1f1b03414b1c491c1f1d121f4c)
	(_entity
		(_time 1433227042359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_1 ~UNSIGNED{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_2 ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal out_1 ~UNSIGNED{15~downto~0}~124 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiplex_1 1 -1
	)
)
V 000056 55 1671          1433227905431 instruction_mem
(_unit VHDL (instruction_mem 0 5 (instruction_mem 0 12 ))
	(_version v80)
	(_time 1433227905432 2015.06.02 09:51:45)
	(_source (\./src/instruction_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 97969f98c5c1c08092c385ccc391949093919e91c1)
	(_entity
		(_time 1429197837984)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addres ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 50529026 )
		(33686018 33686018 33686018 33686019 )
		(33751554 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686274 33686018 33686018 33686018 )
	)
	(_model . instruction_mem 1 -1
	)
)
V 000046 55 1067          1433227905565 adder
(_unit VHDL (adder 0 5 (adder 0 12 ))
	(_version v80)
	(_time 1433227905566 2015.06.02 09:51:45)
	(_source (\./src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 14151713144344021016064e441210121012111316)
	(_entity
		(_time 1429197838421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder 1 -1
	)
)
V 000051 55 1171          1433227905748 comparator
(_unit VHDL (comparator 0 5 (comparator 0 13 ))
	(_version v80)
	(_time 1433227905749 2015.06.02 09:51:45)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cfcece9acf98cfd8cecede949cc9cec8cbc999c8cd)
	(_entity
		(_time 1429197838906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal plus ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal minus ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . comparator 1 -1
	)
)
V 000048 55 1075          1433227905889 adder_1
(_unit VHDL (adder_1 0 5 (adder_1 0 12 ))
	(_version v80)
	(_time 1433227905890 2015.06.02 09:51:45)
	(_source (\./src/adder_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b5a59580d0c0b4d5f5a49025c585a5d5a5d5f5d5f)
	(_entity
		(_time 1429197839359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal added ~UNSIGNED{15~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . adder_1 1 -1
	)
)
V 000048 55 1168          1433227906007 add_sub
(_unit VHDL (add_sub 0 5 (add_sub 0 13 ))
	(_version v80)
	(_time 1433227906008 2015.06.02 09:51:46)
	(_source (\./src/add_sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8d9da8ad48f88cd8fd6cb838cdedaded9dedcdedc)
	(_entity
		(_time 1429197839765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal from_reg ~UNSIGNED{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal qas ~UNSIGNED{15~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . add_sub 1 -1
	)
)
V 000046 55 11898         1433227906125 all_1
(_unit VHDL (all_1 0 25 (all_1 0 35 ))
	(_version v80)
	(_time 1433227906126 2015.06.02 09:51:46)
	(_source (\./compile/all_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45444047131242504040541f154316431640134644)
	(_entity
		(_time 1433227301179)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal nxt ~UNSIGNED{15~downto~0}~1330 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal adr ~UNSIGNED{15~downto~0}~1332 0 94 (_entity (_out ))))
			)
		)
		(multiplex_1
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1340 0 111 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1342 0 112 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1344 0 113 (_entity (_out ))))
			)
		)
		(adder
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~132 0 42 (_entity (_out ))))
			)
		)
		(multiplex
			(_object
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal in_1 ~UNSIGNED{15~downto~0}~1324 0 84 (_entity (_in ))))
				(_port (_internal in_2 ~UNSIGNED{15~downto~0}~1326 0 85 (_entity (_in ))))
				(_port (_internal out_1 ~UNSIGNED{15~downto~0}~1328 0 86 (_entity (_out ))))
			)
		)
		(instruction_mem
			(_object
				(_port (_internal addres ~UNSIGNED{15~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal instruction ~UNSIGNED{15~downto~0}~1322 0 78 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_port (_internal instr ~UNSIGNED{15~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal add_sum ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal goto ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal jmp_adr ~UNSIGNED{15~downto~0}~1318 0 70 (_entity (_out ))))
				(_port (_internal jump_be ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(reg_position
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal d1 ~UNSIGNED{15~downto~0}~1334 0 100 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal q_add ~UNSIGNED{15~downto~0}~1336 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1338 0 105 (_entity (_out ))))
			)
		)
		(add_sub
			(_object
				(_port (_internal add_sub ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal from_reg ~UNSIGNED{15~downto~0}~138 0 54 (_entity (_in ))))
				(_port (_internal qas ~UNSIGNED{15~downto~0}~1310 0 55 (_entity (_out ))))
			)
		)
		(comparator
			(_object
				(_port (_internal minus ~UNSIGNED{15~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal plus ~UNSIGNED{15~downto~0}~1314 0 61 (_entity (_in ))))
				(_port (_internal cmp_out ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(adder_1
			(_object
				(_port (_internal in_to_add ~UNSIGNED{15~downto~0}~134 0 47 (_entity (_in ))))
				(_port (_internal added ~UNSIGNED{15~downto~0}~136 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 139 (_component PC )
		(_port
			((clk)(clk_d_2))
			((nxt)(next_adr))
			((rst)(rst))
			((adr)(adress_instr))
		)
		(_use (_entity . PC)
			(_port
				((clk)(clk))
				((rst)(rst))
				((nxt)(nxt))
				((adr)(adr))
			)
		)
	)
	(_instantiation U10 0 147 (_component multiplex_1 )
		(_port
			((en)(or_out))
			((in_1)(jmp_adr))
			((in_2)(added_pc_pc))
			((out_1)(multiplex_jmp_add))
		)
		(_use (_entity . multiplex_1)
		)
	)
	(_instantiation U2 0 157 (_component adder )
		(_port
			((in_to_add)(adress_instr))
			((added)(BUS1244))
		)
		(_use (_entity . adder)
		)
	)
	(_instantiation U3 0 163 (_component multiplex )
		(_port
			((en)(jmp_be))
			((in_1)(BUS1244))
			((in_2)(multiplex_jmp_add))
			((out_1)(next_adr))
		)
		(_use (_entity . multiplex)
		)
	)
	(_instantiation U4 0 171 (_component instruction_mem )
		(_port
			((addres)(adress_instr))
			((instruction)(instruction))
		)
		(_use (_entity . instruction_mem)
		)
	)
	(_instantiation U5 0 177 (_component decoder )
		(_port
			((instr)(instruction))
			((add_sum)(sub_add))
			((goto)(BUS1057))
			((jmp_adr)(jmp_adr))
			((jump_be)(jmp_be))
			((wr_en)(wr_en))
		)
		(_use (_entity . decoder)
			(_port
				((instr)(instr))
				((add_sum)(add_sum))
				((wr_en)(wr_en))
				((jump_be)(jump_be))
				((jmp_adr)(jmp_adr))
				((goto)(goto))
			)
		)
	)
	(_instantiation U6 0 187 (_component reg_position )
		(_port
			((clk)(clk_d_2))
			((d1)(d1))
			((load)(load))
			((q_add)(reg_in))
			((rst)(rst))
			((wr_en)(wr_en))
			((q_reg_pos)(q_reg_pos))
		)
		(_use (_entity . reg_position)
			(_port
				((clk)(clk))
				((rst)(rst))
				((load)(load))
				((wr_en)(wr_en))
				((d1)(d1))
				((q_add)(q_add))
				((q_reg_pos)(q_reg_pos))
			)
		)
	)
	(_instantiation U7 0 198 (_component add_sub )
		(_port
			((add_sub)(sub_add))
			((from_reg)(q_reg_pos))
			((qas)(reg_in))
		)
		(_use (_entity . add_sub)
			(_port
				((from_reg)(from_reg))
				((add_sub)(add_sub))
				((qas)(qas))
			)
		)
	)
	(_instantiation U8 0 205 (_component comparator )
		(_port
			((minus)(detector))
			((plus)(q_reg_pos))
			((cmp_out)(NET1892))
		)
		(_use (_entity . comparator)
			(_port
				((plus)(plus))
				((minus)(minus))
				((cmp_out)(cmp_out))
			)
		)
	)
	(_instantiation U9 0 212 (_component adder_1 )
		(_port
			((in_to_add)(BUS1244))
			((added)(added_pc_pc))
		)
		(_use (_entity . adder_1)
		)
	)
	(_object
		(_port (_internal clk_d_2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal d1 ~UNSIGNED{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal detector ~UNSIGNED{15~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1338 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS1057 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal jmp_be ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET1892 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal or_out ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal sub_add ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1346 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal added_pc_pc ~UNSIGNED{15~downto~0}~1346 0 125 (_architecture (_uni ))))
		(_signal (_internal adress_instr ~UNSIGNED{15~downto~0}~1346 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS1244 ~UNSIGNED{15~downto~0}~1346 0 127 (_architecture (_uni ))))
		(_signal (_internal instruction ~UNSIGNED{15~downto~0}~1346 0 128 (_architecture (_uni ))))
		(_signal (_internal jmp_adr ~UNSIGNED{15~downto~0}~1346 0 129 (_architecture (_uni ))))
		(_signal (_internal multiplex_jmp_add ~UNSIGNED{15~downto~0}~1346 0 130 (_architecture (_uni ))))
		(_signal (_internal next_adr ~UNSIGNED{15~downto~0}~1346 0 131 (_architecture (_uni ))))
		(_signal (_internal q_reg_pos ~UNSIGNED{15~downto~0}~1346 0 132 (_architecture (_uni ))))
		(_signal (_internal reg_in ~UNSIGNED{15~downto~0}~1346 0 133 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_assignment (_simple)(_target(8))(_sensitivity(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . all_1 1 -1
	)
)
V 000045 55 1230          1433227906249 buff
(_unit VHDL (buff 0 11 (buff 0 21 ))
	(_version v80)
	(_time 1433227906250 2015.06.02 09:51:46)
	(_source (\./src/bus.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2c3c496c59590d4c5c2d09996c4c4c4c4c4c0c5c7)
	(_entity
		(_time 1429618808968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal BE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_out ))))
		(_process
			(L1(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . buff 1 -1
	)
)
