<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="Igloo2_TFT_Video_Out_Test_top" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA4MGL1000" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="IGLOO2" VendorTechnology_Package="fg484" VendorTechnology_Speed="-1"><advancedoptions DSW_VCCA_VOLTAGE_RAMP_RATE="100_MS" IO_DEFT_STD="LVCMOS 2.5V" PLL_SUPPLY="PLL_SUPPLY_25" RESTRICTPROBEPINS="1" SYSTEM_CONTROLLER_SUSPEND_MODE="0" TEMPR="COM" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="USER_PROG_DATA" library="Tool" name="UserProgrammingDataTool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="design_version"/><spirit:hwParameter spirit:name="silicon_signature"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="UPDATE_ENVM" library="Tool" name="UpdateEnvm" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="envm_cfg_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYSTEMBUILDER" library="Tool" name="SysBuilder" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="9" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter></configuration><input_files><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/components.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_addrdec.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_masterstage.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_slavestage.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vhdl/core/coreconfigmaster.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/SgCore/OSC/1.0.102/osc_comps.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/SgCore/OSC/1.0.102/osc_comps_pre.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/CCC_0/Igloo2_TFT_Video_Out_Test_CCC_0_FCCC.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/FABOSC_0/Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/Igloo2_TFT_Video_Out_Test.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360629</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360622</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS_pre.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360619</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS_syn.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360619</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414909622</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/Debounce.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414467963</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/frameBuffer.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414909823</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/patternGen.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414646206</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/xcounter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414362443</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis/Igloo2_TFT_Video_Out_Test_top_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414646280</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files><file><path>synthesis/synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis/Igloo2_TFT_Video_Out_Test_top.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis/Igloo2_TFT_Video_Out_Test_top.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis/run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SPM" library="Tool" name="SPM" state="0" vendor="Actel" version="1.0.105"><configuration><spirit:hwParameter spirit:name="back_level_bypass">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_protection">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_update_version"/><spirit:hwParameter spirit:name="debug_cortex_m3">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_digest_request">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_passkey"/><spirit:hwParameter spirit:name="debug_ujtag_access">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_1">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_2">false</spirit:hwParameter><spirit:hwParameter spirit:name="factory_access">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="iap_isp_services">false</spirit:hwParameter><spirit:hwParameter spirit:name="security_key_mode">default</spirit:hwParameter><spirit:hwParameter spirit:name="smartdebug_access">full</spirit:hwParameter><spirit:hwParameter spirit:name="update_auto_prog_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_envm_protection">passkey</spirit:hwParameter><spirit:hwParameter spirit:name="update_fabric_protection">passkey</spirit:hwParameter><spirit:hwParameter spirit:name="update_jtag_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_spi_slave_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="user_encryption_key_1"/><spirit:hwParameter spirit:name="user_encryption_key_2"/><spirit:hwParameter spirit:name="user_passkey_1"/><spirit:hwParameter spirit:name="user_passkey_2"/><spirit:hwParameter spirit:name="user_security_policy_protection">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="use_debug_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_key_mode_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_update_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_1">true</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_2">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="7" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/components.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_addrdec.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_masterstage.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_slavestage.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vhdl/core/coreconfigmaster.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/SgCore/OSC/1.0.102/osc_comps.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/SgCore/OSC/1.0.102/osc_comps_pre.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/CCC_0/Igloo2_TFT_Video_Out_Test_CCC_0_FCCC.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/FABOSC_0/Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360628</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test/Igloo2_TFT_Video_Out_Test.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360629</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414360622</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS_pre.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360619</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_HPMS/Igloo2_TFT_Video_Out_Test_HPMS_syn.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360619</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/work/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414644353</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/Debounce.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414467963</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/patternGen.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414646206</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl/xcounter.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1414362443</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/coreparameters.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/bfm_main.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/bfm_package.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/misc.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/amba_bfm/textio.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/test/user/testbench.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1414360627</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAM_RECOVERY" library="Tool" name="ProgrammingRecoveryTool" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="enable_auto_update">true</spirit:hwParameter><spirit:hwParameter spirit:name="enable_prog_recovery">true</spirit:hwParameter><spirit:hwParameter spirit:name="spi_clk_freq"/><spirit:hwParameter spirit:name="spi_data_transfer_mode">100</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAM_OPTIONS" library="Tool" name="ProgramOptions" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="program_envm">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_fabric">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_mode">selected_features</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="ios_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDC" library="Tool" name="sdc_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="FULL_PLACEMENT">false</spirit:hwParameter><spirit:hwParameter spirit:name="PIN_LOCATIONS">true</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VHDL</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIOPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTFPPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="g4compile" state="6" vendor="Actel" version="1.0.49"><configuration><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="DISPLAY_FANOUT_LIMIT">10</spirit:hwParameter><spirit:hwParameter spirit:name="ENABLE_DESIGN_SEPARATION">false</spirit:hwParameter><spirit:hwParameter spirit:name="MERGE_SDC">true</spirit:hwParameter><spirit:hwParameter spirit:name="PDC_IMPORT_HARDERROR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_rwnetlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_compile.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_compile_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_sdc.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_compile.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer/Igloo2_TFT_Video_Out_Test_top/Igloo2_TFT_Video_Out_Test_top_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="LANGUAGE">vhdl</spirit:hwParameter><spirit:hwParameter spirit:name="LIB">UserBlock</spirit:hwParameter><spirit:hwParameter spirit:name="NAME">Block</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter><spirit:hwParameter spirit:name="VENDOR">Company</spirit:hwParameter><spirit:hwParameter spirit:name="VERSION">1.0</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FLASH_FREEZE" library="Tool" name="g4ff" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="FF_MSS_CLOCK">RCOSC_1MHZ</spirit:hwParameter><spirit:hwParameter spirit:name="FF_RAM_STATE">SUSPEND</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="g4layout_placer" state="0" vendor="Actel" version="1.0.35"><configuration><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VHDL</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTG4IBIS" library="Tool" name="ExportG4IBIS" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="0" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGJOB" library="Tool" name="ExportProgrammingJob" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.107"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGFILE" library="Tool" name="GenerateProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.104"><configuration><spirit:hwParameter spirit:name="prog_action"/><spirit:hwParameter spirit:name="prog_procedures"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>