\input texinfo    @c -*-texinfo-*-
%
% bpm-doc.in - main file for the documentation
%
%%%%

%------------------------------------------------------------------------------
%
%                         NOTE FOR THE UNAWARE USER
%                         =========================
%
%    This file is a texinfo source. It isn't the binary file of some strange
%    editor of mine. If you want ASCII, you should "make fine-delay.txt".
%
%------------------------------------------------------------------------------

%
% This is not a conventional info file...
% I use three extra features:
%   - The '%' as a comment marker, if at beginning of line ("\%" -> "%")
%   - leading blanks are allowed (this is something I can't live without)
%   - braces are automatically escaped when they appear in example blocks
%

@comment %**start of header

@documentlanguage en
@documentencoding ISO-8859-1
@setfilename bpm-doc.info
@settitle bpm-doc
@iftex
@afourpaper
@end iftex
@c @paragraphindent asis
@c @exampleindent asis
@c %**end of header

@c @setchapternewpage off

@c ##########################################################################

@c This set of macros were taken from http://www.delorie.com/pcb/docs/gs/
@c project

@comment wrap terms at their definition
@ifhtml
@macro tdef{TERM}
@html
<a name="\TERM\">\TERM\</a>
@end html
@end macro
@end ifhtml

@iftex
@tex
\gdef\tdef#1{%
  \ifpdf
    \pdfdest name{#1} xyz
    \pdfoutline goto name{#1} count 0 {#1}
  \fi
  #1%
}
@end tex
@end iftex

@ifnottex
@ifnothtml
@macro tdef{TERM}
\TERM\
@end macro
@end ifnothtml
@end ifnottex

@comment wrap terms to cross reference
@ifhtml
@macro tref{TERM}
@url{#\TERM\,,\TERM\}
@end macro
@macro trefl{TERM,LINK}
@url{#\LINK\,,\TERM\}
@end macro
@end ifhtml

@ifnothtml
@macro tref{TERM}
\TERM\
@end macro
@macro trefl{TERM,LINK}
\TERM\
@end macro
@end ifnothtml

@comment image legend
@macro iml{ITXT}
@center @i{\ITXT\}
@end macro

@c ##########################################################################

@set update-month September 2024
@set doc-version Draft v0.2
@set tagname bpm-doc-v0.2
@c WARNING: in @example I Can't use @value{tagname}, so please look for this
@c string when updating the document.
@finalout

@titlepage
@title BPM System Deploy Documentation
@subtitle @value{update-month} (@value{tagname})
@subtitle BPM system deploy document
@author CNPEM-LNLS
@end titlepage

@iftex
@headings off
@everyheading @thischapter @| @| @thispage
@everyfooting @| @| @value{doc-version}
@end iftex

@c @headings single

@c ##########################################################################
@iftex
@contents
@end iftex

@c ##########################################################################
@c @include my-bib-macros.texi
@c @mybibuselist{References}

@c ##########################################################################
@node Glossary
@chapter Glossary

@table @dfn

@item @tdef{block}
@itemx @tdef{module}
@itemx @tdef{core}
@itemx @tdef{FPGA core}
    A logical boundary between parts of a system. It is usually referred to a
    well-defined subsystem which have different functionalities in the context
    of a FPGA design.

@item @tdef{AMC}
    Advanced Mezzanine Card.

@item @tdef{BPM}
    Beam Position Monitor.

@item @tdef{DBE}
    Digital Back-End.

@item @tdef{EBPM}
    Beam Position Monitor Eletronics. Refers to the set of eletronics necessary
    to measure the beam position.

@item @tdef{EEPROM}
    Electrically Erasable Programmable Read-Only Memory. It is a type of non-volatile
    memory used to store small amounts of data, such as calibration and information
    data.

@item @tdef{FMC}
    FPGA Mezzanine Card.

@item @tdef{FOFB}
    Fast Orbit Feedback. A dedicated system responsible for correcting
    beam disturbances up to hundreds of Hertz.

@item @tdef{FPGA}
    Field-Programmable Gate Array.

@item @tdef{HDL}
    Hardware Description Language.

@item @tdef{FMC HPC}
    FPGA Mezzanine Card with High Pin Count connector. This type of FMC has
    a connector with 400 pins.

@item @tdef{FMC LPC}
    FPGA Mezzanine Card with Low Pin Count connector. This type of FMC has
    a connector with 200 pins.

@item @tdef{IP}
    Intellectual Property. Commonly used along with @tref{core} meaning the same
    as @tref{block}, @tref{core} or @tref{FPGA core}.

@item @tdef{LNLS}
    Laborat@'orio Nacional de Luz S@'incrotron (Brazilian Synchrotron Light Laboratory).

@item @tdef{MicroTCA}
    Micro Telecommunications Computing Architecture.

@item @tdef{MicroTCA.4}
    MicroTCA Enhancements for Rear I/O and Precision Timing.

@item @tdef{M-LVDS}
    Multipoint Low Voltage Differential Signaling.

@item @tdef{PICMG}
    PCI Industrial Computer Manufacturers Group.

@item @tdef{RFFE}
    RF Front-End. Analog eletronic board aimed at conditioning an RF signal to
    a specific purpose.

@item @tdef{SBC}
    Single-Board Computer. A complete hardware solution in a single board, composed
    of a processor, memory and I/O capabilities.

@item @tdef{CLI}
    Command Line Interface. A low level, text-only, terminal interface to an
    equipment or other software.

@item @tdef{SoC}
    System On Chip. A single integrated circuit composed of a complete computer solution
    and other eletronic systems, such as: SPI, I2C, CAN, Flash memory, JTAG, timers,
    PWM controllers.

@item @tdef{Wishbone}
    An interconnection protocol between IP cores, defining a standard way to
    exchange data. Full specification is available at
    @url{http://cdn.opencores.org/downloads/wbspec_b4.pdf}.

@end table

@c ##########################################################################

@node BPM Documentation
@chapter BPM Documentation

BPM documentation manuals information

@c ==========================================================================

@node BPM Official Manuals
@section The Official Manuals

This is the current set of manuals of the BPM system:

@itemize @bullet

@item @i{BPM HDL Specification Manual}: documentation about the general
specifications of the BPM FPGA gateware and project overview, located in
@url{https://github.com/lnls-dig/bpm-hdl-spec}

@end itemize

@c ##########################################################################
@node Project Information and Repositories
@chapter Project Information and Repositories

The BPM project is hosted in various repositories:

@c --------------------------------------------------------------------------

@noindent @b{Project Information:}
@table @r
@item BPM
    @itemize @bullet
    @item
        @url{http://www.ohwr.org/projects/bpm}
    @end itemize

    Top project page for general BPM information. It also hosts the subprojects
    RFFE (RF Front-End), FMC ADC (ADC boards) and DBE (Digital Back-End) platform.
    The later is a microTCA system composed of a commercial crate, AMC CPU (PowerPC)
    and MCH (MicroController Hub, as required by the microTCA standard). Also, a
    custom, fully-compliant microTCA board named AFC (AMC FMC Carrier) is hosted
    in a repository mentioned below.

@item BPM Application
    @itemize @bullet
    @item
        @url{https://github.com/lnls-dig/bpm-app}
    @end itemize

    BPM project repository containing general information about the project. It
    basically hosts scripts.
@end table

@c --------------------------------------------------------------------------

@noindent @b{BPM Hardware:}

@table @r
@item RFFE
    @itemize @bullet
    @item
        @url{http://www.ohwr.org/projects/bpm-rffe}
    @end itemize

    Top project page for the RFFE hardware development.

    @itemize @bullet
    @item
        @url{git://ohwr.org/bpm/bpm-rffe}
    @item
        @url{git@@ohwr.org:bpm/bpm-rffe.git}
    @end itemize

    Git repository for the RFFE hardware development.
@end table

@c --------------------------------------------------------------------------

@table @r
@item FMC ADC 130MSPS
    @itemize @bullet
    @item
        @url{http://www.ohwr.org/projects/fmc-adc-130m-16b-4cha}
    @end itemize

    Top project page for the FMC ADC 130MSPS hardware development.

    @itemize @bullet
    @item
        @url{git://ohwr.org/fmc-projects/fmc-adc-130m-16b-4cha}
    @item
        @url{git@@ohwr.org:fmc-projects/fmc-adc-130m-16b-4cha.git}
    @end itemize

    Git repository for the FMC ADC 130MSPS hardware development.
@end table

@c --------------------------------------------------------------------------

@table @r
@item AFC
    @itemize @bullet
    @item
        @url{http://www.ohwr.org/projects/afc}
    @end itemize

    Top project page for the AFC (part of the Digital Back-End) hardware
    development.

    @itemize @bullet
    @item
        @url{git://ohwr.org/fmc-projects/afc}
    @item
        @url{git@@ohwr.org:fmc-projects/afc.git}
    @end itemize

    Git repository for the AFC hardware development.
@end table

@c --------------------------------------------------------------------------

@noindent @b{BPM Gateware:}

@table @r
@item BPM-GW
    @itemize @bullet
    @item
        @url{https://github.com/lnls-dig/bpm-gw}
    @item
        @url{http://www.ohwr.org/projects/bpm-gw}
    @end itemize

    Top project page for the BPM gateware. This contains VHDL/Verilog code
    that goes inside the FPGA located at the AFC board and performs the core
    functionality of the BPM, such as PCIe communication, DSP beam signal
    processing, data aquisition, real-time orbit monitoring and infrastructure
    monitoring.

    @itemize @bullet
    @item
        @url{git://github.com/lnls-dig/bpm-gw}
    @item
        @url{git@@github.com:lnls-dig/bpm-gw.git}
    @item
        @url{git://ohwr.com/bpm/bpm-gw}
    @item
        @url{git@@ohwr.com:bpm/bpm-gw.git}
    @end itemize

    Git repository for the BPM Gateware.
@end table

@c --------------------------------------------------------------------------

@table @r
@item DSP-CORES
    @itemize @bullet
    @item
        @url{https://github.com/lnls-dig/dsp-cores}
    @end itemize

    Project page for the BPM DSP Cores. This contains VHDL/Verilog code that
    performs the beam signal processing with the following main modules:
    Multipliers, Adders, Dividers, CIC filters, CORDIC, DDS, Delta-over-sigma.

    @itemize @bullet
    @item
        @url{git://github.com/lnls-dig/dsp-cores}
    @item
        @url{git@@github.com:lnls-dig/dsp-cores.git}
    @end itemize

    Git repository for the BPM DSP Cores.
@end table

@c --------------------------------------------------------------------------

@table @r
@item GENERAL-CORES
    @itemize @bullet
    @item
        @url{https://github.com/lnls-dig/general-cores}
    @end itemize

    Project page for the BPM General Cores. This hosts general cores for FPGA
    designs, such as: I2C, SPI, OneWire, Wishbone Interconnect, Interrupt
    controller, GPIO controller, Round-robin arbiter, FIFOs, RAMs, Shift-register
    FIFO, synchronization modules and others.

    @itemize @bullet
    @item
        @url{git://github.com/lnls-dig/general-cores}
    @item
        @url{git@@github.com:lnls-dig/general-cores.git}
    @end itemize

    Git repository for the BPM General Cores.
@end table

@c --------------------------------------------------------------------------

@noindent @b{BPM Software:}

@table @r
@item openMMC
    @itemize @bullet
    @item
        @url{https://github.com/lnls-dig/openMMC}
    @end itemize

    Top project page for the openMMC software. This contains code that goes in
    the AFC MicroController for performing IPMI tasks and board managing/housekeeping.

    @itemize @bullet
    @item
        @url{git://github.com/lnls-dig/openMMC}
    @item
        @url{git@@github.com:lnls-dig/openMMC.git}
    @end itemize

    Git repository for the AFC IPMI.
@end table

@bye
