// Seed: 3721240138
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2
);
  reg id_4;
  ;
  wire id_5;
  final begin : LABEL_0
    id_4 <= -1 == -1;
  end
endmodule
module module_1 (
    input wire id_0
    , id_14,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply1 id_11,
    output wand id_12
);
  bit id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12
  );
  assign modCall_1.id_0 = 0;
  always @(negedge id_6) id_15 <= 1;
endmodule
