#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  7 21:28:04 2024
# Process ID: 33756
# Current directory: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17488 C:\Users\Orion\Documents\GitHub\ECE385_final\lab6\lab6.xpr
# Log file: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/vivado.log
# Journal file: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6\vivado.jou
# Running On: DESKTOP-SK26SJD, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 16473 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Orion/Documents/GitHub/ECE385_final/lab6/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1212.703 ; gain = 387.148
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/volume.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/pwm.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/volume.sv C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/pwm.sv}
file delete -force C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/volume.sv C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/pwm.sv
export_ip_user_files -of_objects  [get_files C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/tonegen.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/tonegen.sv
file delete -force C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/new/tonegen.sv
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/bd/mb_block/mb_block.bd>...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_clock_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object clock_temp
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'clock_temp'. Failed to customize IP instance 'clock_temp'. Failed to load customization data
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_reset_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object reset_temp
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'reset_temp'. Failed to customize IP instance 'reset_temp'. Failed to load customization data
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2022.2/data/ip/xilinx/microblaze_v11_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_microblaze_11.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_microblaze_11.0 { source -notrace {c:/Xilinx/Vivado/2022.2/data/ip/xilinx/microblaze_v11_0/bd/bd.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2022.2/data/ip/xilinx/microblaze_v11_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_microblaze_11.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_microblaze_11.0 { source -notrace {c:/Xilinx/Vivado/2022.2/data/ip/xilinx/microblaze_v11_0/bd/bd.tcl} }"
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
add_files -norecurse -scan_for_includes {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv}
import_files -force -norecurse {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv}
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec  7 23:16:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sat Dec  7 23:16:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec  7 23:17:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sat Dec  7 23:17:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.867 ; gain = 1.316
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec  7 23:19:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sat Dec  7 23:19:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/wavetable.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/wavetable.sv
file delete -force C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/imports/sources_1/new/wavetable.sv
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec  7 23:36:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sat Dec  7 23:36:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec  8 02:17:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sun Dec  8 02:17:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1721.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.791 . Memory (MB): peak = 2318.168 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.792 . Memory (MB): peak = 2318.168 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2318.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2416.242 ; gain = 881.742
report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec  8 14:17:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sun Dec  8 14:17:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2660.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2660.223 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2660.223 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.223 ; gain = 12.340
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec  8 14:28:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sun Dec  8 14:28:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
close_design
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/mb_usb_hdmi_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec  8 14:41:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/synth_1/runme.log
[Sun Dec  8 14:41:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2684.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/88710000000AA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4569.113 ; gain = 1884.996
set_property PROGRAM.FILE {C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Orion/Documents/GitHub/ECE385_final/lab6/lab6.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 14:49:19 2024...
