
*** Running vivado
    with args -log overall.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source overall.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source overall.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top overall -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.039 ; gain = 234.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overall' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/overall.v:23]
	Parameter imageWidth bound to: 96 - type: integer 
	Parameter imageHeight bound to: 96 - type: integer 
	Parameter pixelWidth bound to: 23 - type: integer 
	Parameter blockWidth bound to: 16 - type: integer 
	Parameter blockHeight bound to: 16 - type: integer 
	Parameter searchWidth bound to: 16 - type: integer 
	Parameter searchHeight bound to: 16 - type: integer 
	Parameter macro_block_num bound to: 36 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter loading bound to: 3'b001 
	Parameter processed bound to: 3'b010 
	Parameter transmission bound to: 3'b011 
	Parameter end_state bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'main2' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:3]
	Parameter imageWidth bound to: 96 - type: integer 
	Parameter imageHeight bound to: 96 - type: integer 
	Parameter pixelWidth bound to: 23 - type: integer 
	Parameter blockWidth bound to: 16 - type: integer 
	Parameter blockHeight bound to: 16 - type: integer 
	Parameter searchWidth bound to: 16 - type: integer 
	Parameter searchHeight bound to: 16 - type: integer 
	Parameter imageSize bound to: 9216 - type: integer 
	Parameter blockSize bound to: 256 - type: integer 
	Parameter address_length bound to: 13 - type: integer 
	Parameter macro_block_num bound to: 36 - type: integer 
	Parameter numRows bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter CALCULATING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Image1_wrapper' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/hdl/Image1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Image1' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/synth/Image1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Image1_blk_mem_gen_0_0' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/.Xil/Vivado-34276-LAPTOP-M8D0H7HH/realtime/Image1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Image1_blk_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/.Xil/Vivado-34276-LAPTOP-M8D0H7HH/realtime/Image1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Image1' (2#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/synth/Image1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Image1_wrapper' (3#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/hdl/Image1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Image3_wrapper' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/hdl/Image3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Image3' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/synth/Image3.v:13]
INFO: [Synth 8-6157] synthesizing module 'Image3_blk_mem_gen_0_0' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/.Xil/Vivado-34276-LAPTOP-M8D0H7HH/realtime/Image3_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Image3_blk_mem_gen_0_0' (4#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/.Xil/Vivado-34276-LAPTOP-M8D0H7HH/realtime/Image3_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Image3' (5#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/synth/Image3.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Image3_wrapper' (6#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/hdl/Image3_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element completed_reg was removed.  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:201]
INFO: [Synth 8-6155] done synthesizing module 'main2' (7#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmit10' [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:23]
	Parameter CLKS_PER_BIT bound to: 10417 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TX_START_BIT bound to: 2'b01 
	Parameter TX_DATA_BITS bound to: 2'b10 
	Parameter TX_STOP_BIT bound to: 2'b11 
WARNING: [Synth 8-5788] Register o_TX_Done_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:58]
WARNING: [Synth 8-5788] Register o_TX_Serial_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:62]
WARNING: [Synth 8-5788] Register r_Clock_Count_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:63]
WARNING: [Synth 8-5788] Register r_Bit_Index_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:64]
WARNING: [Synth 8-5788] Register o_TX_Active_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:68]
WARNING: [Synth 8-5788] Register r_TX_Data_reg in module transmit10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:69]
INFO: [Synth 8-6155] done synthesizing module 'transmit10' (8#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/transmit10.v:23]
WARNING: [Synth 8-7023] instance 'tr10' of module 'transmit10' has 6 connections declared, but only 5 given [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/overall.v:55]
WARNING: [Synth 8-6090] variable 'i_RST_L' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/overall.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/overall.v:58]
INFO: [Synth 8-6155] done synthesizing module 'overall' (9#1) [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/overall.v:23]
WARNING: [Synth 8-3331] design overall has unconnected port transmit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.012 ; gain = 310.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.012 ; gain = 310.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.012 ; gain = 310.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1082.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/ip/Image3_blk_mem_gen_0_0/Image3_blk_mem_gen_0_0/Image3_blk_mem_gen_0_0_in_context.xdc] for cell 'main/Im3/Image3_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/ip/Image3_blk_mem_gen_0_0/Image3_blk_mem_gen_0_0/Image3_blk_mem_gen_0_0_in_context.xdc] for cell 'main/Im3/Image3_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/ip/Image1_blk_mem_gen_0_0/Image1_blk_mem_gen_0_0/Image1_blk_mem_gen_0_0_in_context.xdc] for cell 'main/Im1/Image1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/ip/Image1_blk_mem_gen_0_0/Image1_blk_mem_gen_0_0/Image1_blk_mem_gen_0_0_in_context.xdc] for cell 'main/Im1/Image1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/constrs_1/new/cnstrt1.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/constrs_1/new/cnstrt1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/constrs_1/new/cnstrt1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/overall_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/overall_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1173.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for main/Im3/Image3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main/Im3/Image3_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main/Im1/Image1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main/Im1/Image1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:233]
WARNING: [Synth 8-3936] Found unconnected internal register 'min_SAD_index_reg' and it is trimmed from '7' to '6' bits. [C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v:150]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main2'
INFO: [Synth 8-5546] ROM "result0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'transmit10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             CALCULATING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
            TX_START_BIT |                               01 |                              001
            TX_DATA_BITS |                               10 |                              010
             TX_STOP_BIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'transmit10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              216 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  66 Input    216 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 4     
	   3 Input    216 Bit        Muxes := 2     
	   5 Input    216 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   3 Input     18 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module overall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              216 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    216 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module main2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              216 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  66 Input    216 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 3     
	   3 Input    216 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   3 Input     18 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 15    
Module transmit10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design overall has unconnected port transmit
INFO: [Synth 8-3886] merging instance 'main/SADG_reg[8]' (FDE) to 'main/SADG_reg[9]'
INFO: [Synth 8-3886] merging instance 'main/SADR_reg[8]' (FDE) to 'main/SADR_reg[9]'
INFO: [Synth 8-3886] merging instance 'main/SADB_reg[8]' (FDE) to 'main/SADB_reg[9]'
INFO: [Synth 8-3886] merging instance 'tr10/r_Bit_Index_reg[3]' (FDE) to 'tr10/r_Bit_Index_reg[5]'
INFO: [Synth 8-3886] merging instance 'tr10/r_Bit_Index_reg[4]' (FDE) to 'tr10/r_Bit_Index_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tr10/r_Bit_Index_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tr10/r_Clock_Count_reg[14] )
INFO: [Synth 8-3886] merging instance 'tr10/r_TX_Data_reg[7]' (FDE) to 'tr10/r_TX_Data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tr10/r_TX_Data_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1173.559 ; gain = 401.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.723 ; gain = 424.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |Image1_blk_mem_gen_0_0 |         1|
|2     |Image3_blk_mem_gen_0_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |Image1_blk_mem_gen_0_0 |     1|
|2     |Image3_blk_mem_gen_0_0 |     1|
|3     |BUFG                   |     1|
|4     |CARRY4                 |    36|
|5     |LUT1                   |     2|
|6     |LUT2                   |    68|
|7     |LUT3                   |   122|
|8     |LUT4                   |    77|
|9     |LUT5                   |    35|
|10    |LUT6                   |   347|
|11    |FDCE                   |     2|
|12    |FDPE                   |     1|
|13    |FDRE                   |   327|
|14    |FDSE                   |   307|
|15    |IBUF                   |     2|
|16    |OBUF                   |     2|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |  1377|
|2     |  main         |main2          |  1066|
|3     |    Im1        |Image1_wrapper |    48|
|4     |      Image1_i |Image1         |    24|
|5     |    Im3        |Image3_wrapper |    48|
|6     |      Image3_i |Image3         |    24|
|7     |  tr10         |transmit10     |    55|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1202.348 ; gain = 338.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1202.348 ; gain = 430.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1214.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1215.426 ; gain = 725.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1215.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.runs/synth_1/overall.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file overall_utilization_synth.rpt -pb overall_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 14:13:58 2022...
