#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 13 16:28:36 2024
# Process ID: 52967
# Current directory: /home/rur1k/Vpro/DSD_module_project/DSD_module_project.runs/synth_1
# Command line: vivado -log imp_UART_loop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source imp_UART_loop.tcl
# Log file: /home/rur1k/Vpro/DSD_module_project/DSD_module_project.runs/synth_1/imp_UART_loop.vds
# Journal file: /home/rur1k/Vpro/DSD_module_project/DSD_module_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source imp_UART_loop.tcl -notrace
Command: synth_design -top imp_UART_loop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53036 
WARNING: [Synth 8-992] count_eq_size is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:35]
WARNING: [Synth 8-992] buffer_en is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:35]
WARNING: [Synth 8-992] buffer_rst_n is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:35]
WARNING: [Synth 8-992] counter_rst_n is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:35]
WARNING: [Synth 8-992] counter_en is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:35]
WARNING: [Synth 8-992] mux_s is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:36]
WARNING: [Synth 8-992] counter_delay_clear is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:66]
WARNING: [Synth 8-992] count_delay is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:67]
WARNING: [Synth 8-6901] identifier 'counter_size' is used before its declaration [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in Datapath_Rx with formal parameter declaration list [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:71]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Datapath_Tx.sv:48]
WARNING: [Synth 8-992] recive_msg_content is already implicitly declared earlier [/home/rur1k/Vpro/DSD_module_project/src/FPGA_imp/modules/imp_DataTransfer.sv:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.738 ; gain = 158.688 ; free physical = 1263 ; free virtual = 7399
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'imp_UART_loop' [/home/rur1k/Vpro/DSD_module_project/src/FPGA_imp/modules/imp_DataTransfer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'UART' [/home/rur1k/Vpro/DSD_module_project/src/UART/modules/UART.sv:2]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Baud_rate_gen' [/home/rur1k/Vpro/DSD_module_project/src/Baud_rate/modules/Baud_rate_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/rur1k/Vpro/DSD_module_project/src/Baud_rate/modules/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/home/rur1k/Vpro/DSD_module_project/src/Baud_rate/modules/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Baud_rate_gen' (2#1) [/home/rur1k/Vpro/DSD_module_project/src/Baud_rate/modules/Baud_rate_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Dataflow_Rx' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Dataflow_Rx.sv:2]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Datapath_Rx' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:1]
	Parameter msg_size bound to: 8 - type: integer 
	Parameter counter_size_size bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/shift_reg.sv:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (3#1) [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/shift_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/DFF.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (4#1) [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/DFF.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Counter_n_bit' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter_n_bit' (5#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Counter_n_bit__parameterized0' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter_n_bit__parameterized0' (5#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath_Rx' (6#1) [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Datapath_Rx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM_Rx' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:1]
	Parameter init bound to: 3'b000 
	Parameter start bound to: 3'b001 
	Parameter recieve_msg bound to: 3'b010 
	Parameter parity_state bound to: 3'b011 
	Parameter delay_next bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:104]
WARNING: [Synth 8-567] referenced signal 'parity' should be on the sensitivity list [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Rx' (7#1) [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Dataflow_Rx' (8#1) [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/Dataflow_Rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Dataflow_Tx' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Datapath_Tx' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Datapath_Tx.sv:2]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Reg_n_bit' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Reg_n_bit.sv:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg_n_bit' (9#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Reg_n_bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Counter_n_bit__parameterized1' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter_n_bit__parameterized1' (9#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Counter_n_bit.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (8) of module 'Counter_n_bit__parameterized1' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Datapath_Tx.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MUX_n_bit' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/MUX_n_bit.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_n_bit' (10#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/MUX_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath_Tx' (11#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Datapath_Tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FSM_Tx' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:1]
	Parameter init bound to: 3'b000 
	Parameter start bound to: 3'b001 
	Parameter send_0 bound to: 3'b010 
	Parameter send_msg bound to: 3'b011 
	Parameter send_parity bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:84]
WARNING: [Synth 8-567] referenced signal 'parity_check' should be on the sensitivity list [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Tx' (12#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Dataflow_Tx' (13#1) [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/Dataflow_Tx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'UART' (14#1) [/home/rur1k/Vpro/DSD_module_project/src/UART/modules/UART.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (15#1) [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (16#1) [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (17#1) [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (18#1) [/home/rur1k/Vpro/DSD_module_project/src/sev_seg_dec/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'imp_UART_loop' (19#1) [/home/rur1k/Vpro/DSD_module_project/src/FPGA_imp/modules/imp_DataTransfer.sv:5]
WARNING: [Synth 8-3917] design imp_UART_loop has port DP driven by constant 1
WARNING: [Synth 8-3331] design Datapath_Rx has unconnected port rst_n
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.645 ; gain = 189.594 ; free physical = 1221 ; free virtual = 7356
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.457 ; gain = 207.406 ; free physical = 1213 ; free virtual = 7358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.457 ; gain = 207.406 ; free physical = 1213 ; free virtual = 7358
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rur1k/Vpro/DSD_module_project/src/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/imp_UART_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/imp_UART_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.082 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7314
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.082 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7314
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1198 ; free virtual = 7344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1205 ; free virtual = 7351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1209 ; free virtual = 7355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'FSM_Rx'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'FSM_Tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'n_state_reg' in module 'FSM_Rx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    init |                              000 |                              000
                   start |                              001 |                              001
             recieve_msg |                              010 |                              010
            parity_state |                              011 |                              011
              delay_next |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'p_state_reg' in module 'FSM_Rx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    init |                              000 |                              000
                   start |                              001 |                              001
             recieve_msg |                              010 |                              010
            parity_state |                              011 |                              011
              delay_next |                              100 |                              100
---------------------------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:106]
WARNING: [Synth 8-327] inferring latch for variable 'count_delay_en_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'count_size_en_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'parity_FF_en_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'parity_FF_rst_n_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'en_with_nTx_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'choose_equality_reg' [/home/rur1k/Vpro/DSD_module_project/src/Rx_module/modules/FSM_Rx.sv:41]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_en_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                   start |                              001 |                              001
                  send_0 |                              010 |                              010
                send_msg |                              011 |                              011
             send_parity |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'FSM_Tx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_rst_n_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'counter_en_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'mux_s_reg' [/home/rur1k/Vpro/DSD_module_project/src/Tx_module/modules/FSM_Tx.sv:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1237 ; free virtual = 7387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Baud_rate_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_n_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Counter_n_bit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Datapath_Rx 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FSM_Rx 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 13    
Module Reg_n_bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Counter_n_bit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Datapath_Tx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
Module FSM_Tx 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design imp_UART_loop has port DP driven by constant 1
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_UART_loop has unconnected port SW[8]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UART_mod/Tx_module/fsm/buffer_rst_n_reg )
WARNING: [Synth 8-3332] Sequential element (UART_mod/Tx_module/fsm/buffer_rst_n_reg) is unused and will be removed from module imp_UART_loop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1218 ; free virtual = 7374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1129 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1108 ; free virtual = 7251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1108 ; free virtual = 7251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |     8|
|4     |LUT2   |    42|
|5     |LUT3   |    42|
|6     |LUT4   |    13|
|7     |LUT5   |     6|
|8     |LUT6   |    24|
|9     |FDCE   |    59|
|10    |FDRE   |    20|
|11    |LD     |    16|
|12    |IBUF   |    16|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |   285|
|2     |  UART_mod            |UART                          |   199|
|3     |    Rx_mod            |Dataflow_Rx                   |    57|
|4     |      datapath        |Datapath_Rx                   |    31|
|5     |        D__0          |DFF                           |     1|
|6     |        delay_counter |Counter_n_bit                 |    12|
|7     |        shift         |shift_reg                     |    10|
|8     |        size_counter  |Counter_n_bit__parameterized0 |     8|
|9     |      fsm             |FSM_Rx                        |    25|
|10    |    Tx_module         |Dataflow_Tx                   |    44|
|11    |      Datapath        |Datapath_Tx                   |    25|
|12    |        counter_tx    |Counter_n_bit__parameterized1 |     8|
|13    |        reg_tx        |Reg_n_bit                     |    17|
|14    |      fsm             |FSM_Tx                        |    19|
|15    |    clks              |Baud_rate_gen                 |    98|
|16    |      rx_clk          |clk_div                       |    63|
|17    |      tx_clk          |clk_div_0                     |    35|
|18    |  ssc                 |sev_seg_controller            |    49|
|19    |    counter           |counter_n_bit                 |    49|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1122 ; free virtual = 7251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2014.082 ; gain = 207.406 ; free physical = 1162 ; free virtual = 7291
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2014.082 ; gain = 392.031 ; free physical = 1162 ; free virtual = 7291
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.082 ; gain = 0.000 ; free physical = 1089 ; free virtual = 7216
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 56 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2014.082 ; gain = 629.945 ; free physical = 1155 ; free virtual = 7282
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.082 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7282
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rur1k/Vpro/DSD_module_project/DSD_module_project.runs/synth_1/imp_UART_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imp_UART_loop_utilization_synth.rpt -pb imp_UART_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 16:29:12 2024...
