{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440416075642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440416075642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:34:33 2015 " "Processing started: Mon Aug 24 21:34:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440416075642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440416075642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440416075642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440416076016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/clk_pll/clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/clk_pll/clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416076079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416076079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416076083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416076083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416077253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416077253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_st " "Found entity 1: FIR_FILTER_st" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_FILTER_ast-struct " "Found design unit 1: FIR_FILTER_ast-struct" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078019 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_ast " "Found entity 1: FIR_FILTER_ast" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER " "Found entity 1: FIR_FILTER" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_ADC " "Found entity 1: SPI_MASTER_ADC" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ENCODER " "Found entity 1: HEX_ENCODER" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/Hex Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078038 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 main.v(141) " "Verilog HDL Expression warning at main.v(141): truncated literal to match 12 bits" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1440416078043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_filter_st.v(4496) " "Verilog HDL Implicit Net warning at fir_filter_st.v(4496): created implicit net for \"coef_ld\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4496 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416078045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440416078100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(51) " "Verilog HDL assignment warning at main.v(51): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078101 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(56) " "Verilog HDL assignment warning at main.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078101 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078102 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(92) " "Verilog HDL assignment warning at main.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078102 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(103) " "Verilog HDL assignment warning at main.v(103): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078102 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADC_FIN\[4..1\] 0 main.v(73) " "Net \"ADC_FIN\[4..1\]\" at main.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1440416078104 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15..0\] main.v(10) " "Output port \"oLEDR\[15..0\]\" at main.v(10) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440416078104 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] main.v(11) " "Output port \"oLEDG\[8\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440416078104 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6..5\] main.v(11) " "Output port \"oLEDG\[6..5\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440416078104 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKPLL CLKPLL:CLKPLL_inst " "Elaborating entity \"CLKPLL\" for hierarchy \"CLKPLL:CLKPLL_inst\"" {  } { { "Source/main.v" "CLKPLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416078159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 41176471 " "Parameter \"clk1_multiply_by\" = \"41176471\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLKPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLKPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078160 ""}  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440416078160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_ADC SPI_MASTER_ADC:ADC0_instant " "Elaborating entity \"SPI_MASTER_ADC\" for hierarchy \"SPI_MASTER_ADC:ADC0_instant\"" {  } { { "Source/main.v" "ADC0_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_ADC.v(29) " "Verilog HDL assignment warning at SPI_Master_ADC.v(29): truncated value with size 32 to match size of target (2)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078166 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(63) " "Verilog HDL assignment warning at SPI_Master_ADC.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078166 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(91) " "Verilog HDL assignment warning at SPI_Master_ADC.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440416078166 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:FIFO_IP_inst " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:FIFO_IP_inst\"" {  } { { "Source/main.v" "FIFO_IP_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078220 ""}  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440416078220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qf31 " "Found entity 1: scfifo_qf31" {  } { { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qf31 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated " "Elaborating entity \"scfifo_qf31\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d731 " "Found entity 1: a_dpfifo_d731" {  } { { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d731 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo " "Elaborating entity \"a_dpfifo_d731\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\"" {  } { { "db/scfifo_qf31.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_d731.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_al7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_s011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_s011 " "Found entity 1: dpram_s011" {  } { { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_s011 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram " "Elaborating entity \"dpram_s011\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\"" {  } { { "db/a_dpfifo_d731.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22k1 " "Found entity 1: altsyncram_22k1" {  } { { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22k1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2 " "Elaborating entity \"altsyncram_22k1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\"" {  } { { "db/dpram_s011.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sc1 " "Found entity 1: altsyncram_3sc1" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sc1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3 " "Elaborating entity \"altsyncram_3sc1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\"" {  } { { "db/altsyncram_22k1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r37 " "Found entity 1: decode_r37" {  } { { "db/decode_r37.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/decode_r37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r37 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5 " "Elaborating entity \"decode_r37\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5\"" {  } { { "db/altsyncram_3sc1.tdf" "decode5" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qv7 " "Found entity 1: mux_qv7" {  } { { "db/mux_qv7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_qv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qv7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7 " "Elaborating entity \"mux_qv7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7\"" {  } { { "db/altsyncram_3sc1.tdf" "mux7" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_ukb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416078791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416078791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d731.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_ast FIR_FILTER_ast:FIR_FILTER_ast_inst " "Elaborating entity \"FIR_FILTER_ast\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\"" {  } { { "Source/main.v" "FIR_FILTER_ast_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416078802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416079591 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_130" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416079591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416079591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_130 FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_130\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "sink" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416079959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416081375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416081375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated " "Elaborating entity \"mux_doc\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416081454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416081454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6f " "Found entity 1: cntr_g6f" {  } { { "db/cntr_g6f.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_g6f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416081631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416081631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6f FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated " "Elaborating entity \"cntr_g6f\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mag " "Found entity 1: cmpr_mag" {  } { { "db/cmpr_mag.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_mag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416081808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416081808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mag FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated " "Elaborating entity \"cmpr_mag\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416081819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416082625 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_130" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416082625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416082625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_130 FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_130\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "source" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416082990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416084115 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_130" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416084115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416084115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_130 FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_130\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "intf_ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416084505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_st FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore " "Elaborating entity \"FIR_FILTER_st\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "fircore" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416084947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/lc_store_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/lc_store_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_store_cen " "Found entity 1: lc_store_cen" {  } { { "lc_store_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/lc_store_cen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416086228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416086228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin " "Elaborating entity \"lc_store_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Udin" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416086618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416088038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416088038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "tdl_ff_0_ch_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416088396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/msft_lt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/msft_lt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 msft_lt_32 " "Found entity 1: msft_lt_32" {  } { { "msft_lt_32.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/msft_lt_32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416089869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416089869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_1_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_2_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_3_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_4_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_5_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_6_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_7_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_8_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_9_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_10_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_11_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_12_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_13_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_14_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_15_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_16_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_17_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_18_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_19_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_20_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_20_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_20_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_21_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_22_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_23_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_24_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_25_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_26_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_27_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_28_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_28_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_28_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_29_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_30_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_31_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416090994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_32_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_33_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_34_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_35_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_36_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_37_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_38_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_39_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_40_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_41_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_42_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_43_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_44_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_45_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_46_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_47_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_48_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_49_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_50_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_51_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_52_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_52_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_52_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_53_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_54_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_55_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_56_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_57_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_58_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_58_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_58_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_59_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_60_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_62_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_63_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_64_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_65_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_66_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_67_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_68_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_69_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_71_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_72_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_73_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_74_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_75_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_76_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_77_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_78_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_79_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_80_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_82_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_83_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_84_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_85_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_87_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_88_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_89_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_90_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_91_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_92_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_93_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_94_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_95_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_96_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_97_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_98_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_100_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_101_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_103_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416091991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_104_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_105_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_107_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_107_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_107_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_108_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_109_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_111_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_112_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_113_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_114_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_115_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_117_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_118_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_118_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_118_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_119_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_120_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_121_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_122_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_123_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_124_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_125_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_127_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_129_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_130_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_131_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_132_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_133_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_134_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_135_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_136_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_137_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_139_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_140_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_141_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_142_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_143_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_144_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_145_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_147_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_148_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_148_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_148_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_149_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_150_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_151_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_152_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_154_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_155_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_156_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_157_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_158_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_160_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_161_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416092691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlu_inf_2reg " "Found entity 1: mlu_inf_2reg" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416093541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416093541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlu_inf_2reg FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n " "Elaborating entity \"mlu_inf_2reg\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umlu_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416093908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416095050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416095050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mac_tl:Umtl_0_n " "Elaborating entity \"mac_tl\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mac_tl:Umtl_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umtl_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416095497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_c_cen " "Found entity 1: sadd_c_cen" {  } { { "sadd_c_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_c_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416097614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416097614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_c_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n " "Elaborating entity \"sadd_c_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_0_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416098088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416099261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416099261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_cen:Uaddl_1_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_cen:Uaddl_1_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_1_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416099620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_reg_top_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_reg_top_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_reg_top_cen " "Found entity 1: sadd_reg_top_cen" {  } { { "sadd_reg_top_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_reg_top_cen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416100811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416100811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_2_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_3_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_4_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_4_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_4_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_5_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_5_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_5_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_6_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_6_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_6_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_7_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_7_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_7_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Ures_reg " "Elaborating entity \"lc_store_cen\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Ures_reg\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ures_reg" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416101923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/scv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/scv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 scv_ctrl " "Found entity 1: scv_ctrl" {  } { { "scv_ctrl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/scv_ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440416102674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440416102674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scv_ctrl FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|scv_ctrl:ctrl " "Elaborating entity \"scv_ctrl\" for hierarchy \"FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|scv_ctrl:ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 4497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416103046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_ENCODER HEX_ENCODER:hex3 " "Elaborating entity \"HEX_ENCODER\" for hierarchy \"HEX_ENCODER:hex3\"" {  } { { "Source/main.v" "hex3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440416103417 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_ADDED_CHILD" "Top " "Partition \"Top\" requires synthesis because it contains new sub-partitions" {  } {  } 0 12220 "Partition \"%1!s!\" requires synthesis because it contains new sub-partitions" 0 0 "Quartus II" 0 -1 1440416106522 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1440416106522 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1440416106522 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1440416106522 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1440416112877 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1440416112877 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440416113140 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440416113140 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1440416113140 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1440416113140 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1440416113141 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1440416113141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "171 " "171 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1440416113153 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 3 " "Using 4 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1440416113232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1440416115025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1440416115025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:35:13 2015 " "Processing started: Mon Aug 24 21:35:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1440416115025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1440416115025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=0 --partition=Top SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1440416115025 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 519 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 983 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1447 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 548 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1012 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1476 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 577 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1041 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1505 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 606 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1070 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1534 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 635 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1099 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1563 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 664 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1128 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1592 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 693 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1157 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1621 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 722 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1186 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1650 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 751 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1215 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1679 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 780 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1244 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1708 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 809 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1273 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1737 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 838 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1302 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1766 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 867 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1331 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1795 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 896 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1360 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1824 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 925 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1389 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1853 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 954 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1418 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1882 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 0 1440416115971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 0 1440416115971 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1440416116317 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1440416116322 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1440416116323 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1440416116372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1440416116373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1440416116437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1440416116446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1440416116446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:16 2015 " "Processing ended: Mon Aug 24 21:35:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1440416116504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1440416115031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1440416115031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:35:13 2015 " "Processing started: Mon Aug 24 21:35:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1440416115031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1440416115031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=pzdyqx:nabboc SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=1 --partition=pzdyqx:nabboc SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1440416115031 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "pzdyqx:nabboc " "Starting Logic Optimization and Technology Mapping for Partition pzdyqx:nabboc" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1440416116003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1440416116154 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1440416116154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1440416116154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1440416116154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1440416116225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:16 2015 " "Processing ended: Mon Aug 24 21:35:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1440416116225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1440416116225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1440416116225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1440416116225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1440416115018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1440416115018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:35:13 2015 " "Processing started: Mon Aug 24 21:35:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1440416115018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1440416115018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1440416115018 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1440416116045 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1440416116055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1440416116055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1440416116109 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1440416116109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1440416116295 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1440416116295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1440416116295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1440416116295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1440416116347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:16 2015 " "Processing ended: Mon Aug 24 21:35:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1440416116347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1440416116347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1440416116347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1440416116347 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1440416117091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440416132854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:32 2015 " "Processing ended: Mon Aug 24 21:35:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440416132854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440416132854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440416132854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440416132854 ""}
