; Copyright 1991-2009 Mentor Graphics Corporation
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std

; Altera Primitive libraries
;
; VHDL Section
;
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
altera = $MODEL_TECH/../altera/vhdl/altera
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
lpm = $MODEL_TECH/../altera/vhdl/220model
220model = $MODEL_TECH/../altera/vhdl/220model
maxii = $MODEL_TECH/../altera/vhdl/maxii
maxv = $MODEL_TECH/../altera/vhdl/maxv
fiftyfivenm = $MODEL_TECH/../altera/vhdl/fiftyfivenm
sgate = $MODEL_TECH/../altera/vhdl/sgate
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
arriav = $MODEL_TECH/../altera/vhdl/arriav
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
twentynm = $MODEL_TECH/../altera/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../altera/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../altera/vhdl/twentynm_hip
cyclone10lp = $MODEL_TECH/../altera/vhdl/cyclone10lp
;
; Verilog Section
;
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
altera_ver = $MODEL_TECH/../altera/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../altera/verilog/220model
220model_ver = $MODEL_TECH/../altera/verilog/220model
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
fiftyfivenm_ver = $MODEL_TECH/../altera/verilog/fiftyfivenm
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
twentynm_ver = $MODEL_TECH/../altera/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../altera/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../altera/verilog/twentynm_hip
cyclone10lp_ver = $MODEL_TECH/../altera/verilog/cyclone10lp

secureip = $MODEL_TECH/../xilinx/secureip
unisim = $MODEL_TECH/../xilinx/unisim
unimacro = $MODEL_TECH/../xilinx/unimacro
unifast = $MODEL_TECH/../xilinx/unifast
unisims_ver = $MODEL_TECH/../xilinx/unisims_ver
unimacro_ver = $MODEL_TECH/../xilinx/unimacro_ver
unifast_ver = $MODEL_TECH/../xilinx/unifast_ver
simprims_ver = $MODEL_TECH/../xilinx/simprims_ver
xpm = $MODEL_TECH/../xilinx/xpm
xilinx_vip = $MODEL_TECH/../xilinx/xilinx_vip
ten_gig_eth_mac_v15_1_4 = $MODEL_TECH/../xilinx/ten_gig_eth_mac_v15_1_4
pci32_v5_0_9 = $MODEL_TECH/../xilinx/pci32_v5_0_9
blk_mem_gen_v8_3_6 = $MODEL_TECH/../xilinx/blk_mem_gen_v8_3_6
v_vscaler_v1_0_9 = $MODEL_TECH/../xilinx/v_vscaler_v1_0_9
oddr_v1_0_0 = $MODEL_TECH/../xilinx/oddr_v1_0_0
generic_baseblocks_v2_1_0 = $MODEL_TECH/../xilinx/generic_baseblocks_v2_1_0
vid_edid_v1_0_0 = $MODEL_TECH/../xilinx/vid_edid_v1_0_0
dist_mem_gen_v8_0_12 = $MODEL_TECH/../xilinx/dist_mem_gen_v8_0_12
xlslice_v1_0_1 = $MODEL_TECH/../xilinx/xlslice_v1_0_1
jesd204_v7_2_1 = $MODEL_TECH/../xilinx/jesd204_v7_2_1
v_deinterlacer_v5_0_9 = $MODEL_TECH/../xilinx/v_deinterlacer_v5_0_9
pl4_v13_0_11 = $MODEL_TECH/../xilinx/pl4_v13_0_11
cmac_usplus_v2_3_2 = $MODEL_TECH/../xilinx/cmac_usplus_v2_3_2
tmr_inject_v1_0_1 = $MODEL_TECH/../xilinx/tmr_inject_v1_0_1
mipi_csi2_rx_ctrl_v1_0_7 = $MODEL_TECH/../xilinx/mipi_csi2_rx_ctrl_v1_0_7
bsip_v1_1_0 = $MODEL_TECH/../xilinx/bsip_v1_1_0
ten_gig_eth_pcs_pma_v6_0_11 = $MODEL_TECH/../xilinx/ten_gig_eth_pcs_pma_v6_0_11
v_csc_v1_0_9 = $MODEL_TECH/../xilinx/v_csc_v1_0_9
gtwizard_ultrascale_v1_5_4 = $MODEL_TECH/../xilinx/gtwizard_ultrascale_v1_5_4
hdcp22_rng_v1_0_1 = $MODEL_TECH/../xilinx/hdcp22_rng_v1_0_1
lut_buffer_v1_0_0 = $MODEL_TECH/../xilinx/lut_buffer_v1_0_0
v_frmbuf_rd_v2_0_1 = $MODEL_TECH/../xilinx/v_frmbuf_rd_v2_0_1
xhmc_v1_0_5 = $MODEL_TECH/../xilinx/xhmc_v1_0_5
axis_protocol_checker_v1_2_1 = $MODEL_TECH/../xilinx/axis_protocol_checker_v1_2_1
v_smpte_uhdsdi_v1_0_5 = $MODEL_TECH/../xilinx/v_smpte_uhdsdi_v1_0_5
blk_mem_gen_v8_4_1 = $MODEL_TECH/../xilinx/blk_mem_gen_v8_4_1
v_vid_in_axi4s_v4_0_7 = $MODEL_TECH/../xilinx/v_vid_in_axi4s_v4_0_7
vfb_v1_0_9 = $MODEL_TECH/../xilinx/vfb_v1_0_9
lib_cdc_v1_0_2 = $MODEL_TECH/../xilinx/lib_cdc_v1_0_2
lib_pkg_v1_0_2 = $MODEL_TECH/../xilinx/lib_pkg_v1_0_2
axis_infrastructure_v1_1_0 = $MODEL_TECH/../xilinx/axis_infrastructure_v1_1_0
sem_v4_1_10 = $MODEL_TECH/../xilinx/sem_v4_1_10
system_cache_v4_0_3 = $MODEL_TECH/../xilinx/system_cache_v4_0_3
v_hdmi_rx_v3_0_0 = $MODEL_TECH/../xilinx/v_hdmi_rx_v3_0_0
axi_ahblite_bridge_v3_0_13 = $MODEL_TECH/../xilinx/axi_ahblite_bridge_v3_0_13
bs_switch_v1_0_0 = $MODEL_TECH/../xilinx/bs_switch_v1_0_0
ethernet_1_10_25g_v1_0_1 = $MODEL_TECH/../xilinx/ethernet_1_10_25g_v1_0_1
axi_jtag_v1_0_0 = $MODEL_TECH/../xilinx/axi_jtag_v1_0_0
axi_chip2chip_v5_0_1 = $MODEL_TECH/../xilinx/axi_chip2chip_v5_0_1
v_deinterlacer_v4_0_12 = $MODEL_TECH/../xilinx/v_deinterlacer_v4_0_12
ahblite_axi_bridge_v3_0_13 = $MODEL_TECH/../xilinx/ahblite_axi_bridge_v3_0_13
tsn_endpoint_ethernet_mac_v1_0_1 = $MODEL_TECH/../xilinx/tsn_endpoint_ethernet_mac_v1_0_1
ltlib_v1_0_0 = $MODEL_TECH/../xilinx/ltlib_v1_0_0
xlconcat_v2_1_1 = $MODEL_TECH/../xilinx/xlconcat_v2_1_1
v_gamma_lut_v1_0_1 = $MODEL_TECH/../xilinx/v_gamma_lut_v1_0_1
v_hdmi_rx_v2_0_0 = $MODEL_TECH/../xilinx/v_hdmi_rx_v2_0_0
v_vcresampler_v1_0_9 = $MODEL_TECH/../xilinx/v_vcresampler_v1_0_9
xil_common_vip_v1_0_0 = $MODEL_TECH/../xilinx/xil_common_vip_v1_0_0
hbm_v1_0_0 = $MODEL_TECH/../xilinx/hbm_v1_0_0
lmb_bram_if_cntlr_v4_0_14 = $MODEL_TECH/../xilinx/lmb_bram_if_cntlr_v4_0_14
av_pat_gen_v1_0_0 = $MODEL_TECH/../xilinx/av_pat_gen_v1_0_0
compact_gt_v1_0_1 = $MODEL_TECH/../xilinx/compact_gt_v1_0_1
tmr_manager_v1_0_2 = $MODEL_TECH/../xilinx/tmr_manager_v1_0_2
util_reduced_logic_v2_0_3 = $MODEL_TECH/../xilinx/util_reduced_logic_v2_0_3
gmii_to_rgmii_v4_0_5 = $MODEL_TECH/../xilinx/gmii_to_rgmii_v4_0_5
high_speed_selectio_wiz_v3_2_3 = $MODEL_TECH/../xilinx/high_speed_selectio_wiz_v3_2_3
util_idelay_ctrl_v1_0_1 = $MODEL_TECH/../xilinx/util_idelay_ctrl_v1_0_1
xbip_dsp48_wrapper_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_wrapper_v3_0_4
v_hdmi_tx_v2_0_0 = $MODEL_TECH/../xilinx/v_hdmi_tx_v2_0_0
mipi_csi2_tx_ctrl_v1_0_3 = $MODEL_TECH/../xilinx/mipi_csi2_tx_ctrl_v1_0_3
xsdbm_v2_0_0 = $MODEL_TECH/../xilinx/xsdbm_v2_0_0
lmb_v10_v3_0_9 = $MODEL_TECH/../xilinx/lmb_v10_v3_0_9
uhdsdi_gt_v1_0_0 = $MODEL_TECH/../xilinx/uhdsdi_gt_v1_0_0
axi_infrastructure_v1_1_0 = $MODEL_TECH/../xilinx/axi_infrastructure_v1_1_0
pc_cfr_v6_1_2 = $MODEL_TECH/../xilinx/pc_cfr_v6_1_2
jtag_axi = $MODEL_TECH/../xilinx/jtag_axi
axi_pcie3_v3_0_5 = $MODEL_TECH/../xilinx/axi_pcie3_v3_0_5
usxgmii_v1_0_1 = $MODEL_TECH/../xilinx/usxgmii_v1_0_1
fifo_generator_v13_0_6 = $MODEL_TECH/../xilinx/fifo_generator_v13_0_6
fifo_generator_v13_2_1 = $MODEL_TECH/../xilinx/fifo_generator_v13_2_1
v_tpg_v7_0_9 = $MODEL_TECH/../xilinx/v_tpg_v7_0_9
mipi_dsi_tx_ctrl_v1_0_5 = $MODEL_TECH/../xilinx/mipi_dsi_tx_ctrl_v1_0_5
xdma_v4_0_1 = $MODEL_TECH/../xilinx/xdma_v4_0_1
in_system_ibert_v1_0_5 = $MODEL_TECH/../xilinx/in_system_ibert_v1_0_5
fit_timer_v2_0_8 = $MODEL_TECH/../xilinx/fit_timer_v2_0_8
gig_ethernet_pcs_pma_v16_1_2 = $MODEL_TECH/../xilinx/gig_ethernet_pcs_pma_v16_1_2
cmac_v2_3_1 = $MODEL_TECH/../xilinx/cmac_v2_3_1
v_hcresampler_v1_0_9 = $MODEL_TECH/../xilinx/v_hcresampler_v1_0_9
gtwizard_ultrascale_v1_7_2 = $MODEL_TECH/../xilinx/gtwizard_ultrascale_v1_7_2
jesd204c_v2_0_1 = $MODEL_TECH/../xilinx/jesd204c_v2_0_1
mipi_dphy_v4_0_1 = $MODEL_TECH/../xilinx/mipi_dphy_v4_0_1
v_smpte_uhdsdi_tx_v1_0_0 = $MODEL_TECH/../xilinx/v_smpte_uhdsdi_tx_v1_0_0
l_ethernet_v2_3_1 = $MODEL_TECH/../xilinx/l_ethernet_v2_3_1
axi_amm_bridge_v1_0_5 = $MODEL_TECH/../xilinx/axi_amm_bridge_v1_0_5
v_sdi_rx_vid_bridge_v2_0_0 = $MODEL_TECH/../xilinx/v_sdi_rx_vid_bridge_v2_0_0
ecc_v2_0_12 = $MODEL_TECH/../xilinx/ecc_v2_0_12
interlaken_v2_3_1 = $MODEL_TECH/../xilinx/interlaken_v2_3_1
pcie_jtag_v1_0_0 = $MODEL_TECH/../xilinx/pcie_jtag_v1_0_0
microblaze_v9_5_4 = $MODEL_TECH/../xilinx/microblaze_v9_5_4
xsdbm_v3_0_0 = $MODEL_TECH/../xilinx/xsdbm_v3_0_0
mii_to_rmii_v2_0_17 = $MODEL_TECH/../xilinx/mii_to_rmii_v2_0_17
hdcp_keymngmt_blk_v1_0_0 = $MODEL_TECH/../xilinx/hdcp_keymngmt_blk_v1_0_0
vid_phy_controller_v2_1_1 = $MODEL_TECH/../xilinx/vid_phy_controller_v2_1_1
pc_cfr_v6_0_6 = $MODEL_TECH/../xilinx/pc_cfr_v6_0_6
video_frame_crc_v1_0_0 = $MODEL_TECH/../xilinx/video_frame_crc_v1_0_0
iomodule_v3_1_3 = $MODEL_TECH/../xilinx/iomodule_v3_1_3
v_hscaler_v1_0_9 = $MODEL_TECH/../xilinx/v_hscaler_v1_0_9
ibert_lib_v1_0_4 = $MODEL_TECH/../xilinx/ibert_lib_v1_0_4
v_smpte_uhdsdi_rx_v1_0_0 = $MODEL_TECH/../xilinx/v_smpte_uhdsdi_rx_v1_0_0
sem_ultra_v3_1_6 = $MODEL_TECH/../xilinx/sem_ultra_v3_1_6
xbip_utils_v3_0_8 = $MODEL_TECH/../xilinx/xbip_utils_v3_0_8
tcc_decoder_3gpplte_v3_0_6 = $MODEL_TECH/../xilinx/tcc_decoder_3gpplte_v3_0_6
smartconnect_v1_0 = $MODEL_TECH/../xilinx/smartconnect_v1_0
microblaze_v10_0_5 = $MODEL_TECH/../xilinx/microblaze_v10_0_5
pci64_v5_0_9 = $MODEL_TECH/../xilinx/pci64_v5_0_9
v_mix_v2_0_1 = $MODEL_TECH/../xilinx/v_mix_v2_0_1
xaui_v12_3_2 = $MODEL_TECH/../xilinx/xaui_v12_3_2
util_vector_logic_v2_0_1 = $MODEL_TECH/../xilinx/util_vector_logic_v2_0_1
hdcp_v1_0_3 = $MODEL_TECH/../xilinx/hdcp_v1_0_3
axis_protocol_checker_v1_1_15 = $MODEL_TECH/../xilinx/axis_protocol_checker_v1_1_15
lut_buffer_v2_0_0 = $MODEL_TECH/../xilinx/lut_buffer_v2_0_0
xlconstant_v1_1_3 = $MODEL_TECH/../xilinx/xlconstant_v1_1_3
emc_common_v3_0_5 = $MODEL_TECH/../xilinx/emc_common_v3_0_5
hdcp22_cipher_v1_0_2 = $MODEL_TECH/../xilinx/hdcp22_cipher_v1_0_2
xxv_ethernet_v2_3_1 = $MODEL_TECH/../xilinx/xxv_ethernet_v2_3_1
bs_mux_v1_0_0 = $MODEL_TECH/../xilinx/bs_mux_v1_0_0
v_frmbuf_wr_v2_0_1 = $MODEL_TECH/../xilinx/v_frmbuf_wr_v2_0_1
tmr_voter_v1_0_1 = $MODEL_TECH/../xilinx/tmr_voter_v1_0_1
timer_sync_1588_v1_2_4 = $MODEL_TECH/../xilinx/timer_sync_1588_v1_2_4
rst_vip_v1_0_0 = $MODEL_TECH/../xilinx/rst_vip_v1_0_0
v_smpte_sdi_v3_0_8 = $MODEL_TECH/../xilinx/v_smpte_sdi_v3_0_8
axi_perf_mon_v5_0_17 = $MODEL_TECH/../xilinx/axi_perf_mon_v5_0_17
v_demosaic_v1_0_1 = $MODEL_TECH/../xilinx/v_demosaic_v1_0_1
v_hdmi_tx_v3_0_0 = $MODEL_TECH/../xilinx/v_hdmi_tx_v3_0_0
gigantic_mux = $MODEL_TECH/../xilinx/gigantic_mux
clk_vip_v1_0_0 = $MODEL_TECH/../xilinx/clk_vip_v1_0_0
axi_lite_ipif_v3_0_4 = $MODEL_TECH/../xilinx/axi_lite_ipif_v3_0_4
fifo_generator_v13_1_4 = $MODEL_TECH/../xilinx/fifo_generator_v13_1_4
gtwizard_ultrascale_v1_6_8 = $MODEL_TECH/../xilinx/gtwizard_ultrascale_v1_6_8
cmac_usplus_v2_4_1 = $MODEL_TECH/../xilinx/cmac_usplus_v2_4_1
v_letterbox_v1_0_9 = $MODEL_TECH/../xilinx/v_letterbox_v1_0_9
mutex_v2_1_8 = $MODEL_TECH/../xilinx/mutex_v2_1_8
c_reg_fd_v12_0_4 = $MODEL_TECH/../xilinx/c_reg_fd_v12_0_4
c_mux_bit_v12_0_4 = $MODEL_TECH/../xilinx/c_mux_bit_v12_0_4
c_mux_bus_v12_0_4 = $MODEL_TECH/../xilinx/c_mux_bus_v12_0_4
c_shift_ram_v12_0_11 = $MODEL_TECH/../xilinx/c_shift_ram_v12_0_11
xbip_pipe_v3_0_4 = $MODEL_TECH/../xilinx/xbip_pipe_v3_0_4
xbip_dsp48_addsub_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_addsub_v3_0_4
c_gate_bit_v12_0_4 = $MODEL_TECH/../xilinx/c_gate_bit_v12_0_4
xbip_counter_v3_0_4 = $MODEL_TECH/../xilinx/xbip_counter_v3_0_4
xbip_addsub_v3_0_4 = $MODEL_TECH/../xilinx/xbip_addsub_v3_0_4
c_addsub_v12_0_11 = $MODEL_TECH/../xilinx/c_addsub_v12_0_11
c_counter_binary_v12_0_11 = $MODEL_TECH/../xilinx/c_counter_binary_v12_0_11
c_compare_v12_0_4 = $MODEL_TECH/../xilinx/c_compare_v12_0_4
g709_rs_encoder_v2_2_4 = $MODEL_TECH/../xilinx/g709_rs_encoder_v2_2_4
axi_utils_v2_0_4 = $MODEL_TECH/../xilinx/axi_utils_v2_0_4
rs_toolbox_v9_0_4 = $MODEL_TECH/../xilinx/rs_toolbox_v9_0_4
g709_rs_decoder_v2_2_5 = $MODEL_TECH/../xilinx/g709_rs_decoder_v2_2_5
lib_srl_fifo_v1_0_2 = $MODEL_TECH/../xilinx/lib_srl_fifo_v1_0_2
lib_fifo_v1_0_10 = $MODEL_TECH/../xilinx/lib_fifo_v1_0_10
axi_datamover_v5_1_17 = $MODEL_TECH/../xilinx/axi_datamover_v5_1_17
axi_fifo_mm_s_v4_1_12 = $MODEL_TECH/../xilinx/axi_fifo_mm_s_v4_1_12
xbip_dsp48_mult_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_mult_v3_0_4
axi_clock_converter_v2_1_14 = $MODEL_TECH/../xilinx/axi_clock_converter_v2_1_14
axi_register_slice_v2_1_15 = $MODEL_TECH/../xilinx/axi_register_slice_v2_1_15
axi_data_fifo_v2_1_14 = $MODEL_TECH/../xilinx/axi_data_fifo_v2_1_14
axi_protocol_converter_v2_1_15 = $MODEL_TECH/../xilinx/axi_protocol_converter_v2_1_15
axi_dwidth_converter_v2_1_15 = $MODEL_TECH/../xilinx/axi_dwidth_converter_v2_1_15
v_vid_sdi_tx_bridge_v2_0_0 = $MODEL_TECH/../xilinx/v_vid_sdi_tx_bridge_v2_0_0
interrupt_control_v3_1_4 = $MODEL_TECH/../xilinx/interrupt_control_v3_1_4
axi_hwicap_v3_0_19 = $MODEL_TECH/../xilinx/axi_hwicap_v3_0_19
mdm_v3_2_12 = $MODEL_TECH/../xilinx/mdm_v3_2_12
xbip_bram18k_v3_0_4 = $MODEL_TECH/../xilinx/xbip_bram18k_v3_0_4
mult_gen_v12_0_13 = $MODEL_TECH/../xilinx/mult_gen_v12_0_13
floating_point_v7_0_14 = $MODEL_TECH/../xilinx/floating_point_v7_0_14
axi_timer_v2_0_17 = $MODEL_TECH/../xilinx/axi_timer_v2_0_17
axi_vfifo_ctrl_v2_0_17 = $MODEL_TECH/../xilinx/axi_vfifo_ctrl_v2_0_17
xbip_dsp48_multadd_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_multadd_v3_0_4
xbip_dsp48_multacc_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_multacc_v3_0_4
cmpy_v6_0_14 = $MODEL_TECH/../xilinx/cmpy_v6_0_14
lte_pucch_receiver_v2_0_13 = $MODEL_TECH/../xilinx/lte_pucch_receiver_v2_0_13
rs_encoder_v9_0_12 = $MODEL_TECH/../xilinx/rs_encoder_v9_0_12
axi_protocol_checker_v2_0_1 = $MODEL_TECH/../xilinx/axi_protocol_checker_v2_0_1
axi_vip_v1_1_1 = $MODEL_TECH/../xilinx/axi_vip_v1_1_1
processing_system7_vip_v1_0_3 = $MODEL_TECH/../xilinx/processing_system7_vip_v1_0_3
axis_broadcaster_v1_1_15 = $MODEL_TECH/../xilinx/axis_broadcaster_v1_1_15
lib_bmg_v1_0_10 = $MODEL_TECH/../xilinx/lib_bmg_v1_0_10
axi_pcie_v2_8_7 = $MODEL_TECH/../xilinx/axi_pcie_v2_8_7
srio_gen2_v4_1_2 = $MODEL_TECH/../xilinx/srio_gen2_v4_1_2
flexo_100g_rs_fec_v1_0_5 = $MODEL_TECH/../xilinx/flexo_100g_rs_fec_v1_0_5
lte_3gpp_mimo_encoder_v4_0_12 = $MODEL_TECH/../xilinx/lte_3gpp_mimo_encoder_v4_0_12
cic_compiler_v4_0_12 = $MODEL_TECH/../xilinx/cic_compiler_v4_0_12
tri_mode_ethernet_mac_v9_0_10 = $MODEL_TECH/../xilinx/tri_mode_ethernet_mac_v9_0_10
xbip_dsp48_macro_v3_0_15 = $MODEL_TECH/../xilinx/xbip_dsp48_macro_v3_0_15
axis_register_slice_v1_1_15 = $MODEL_TECH/../xilinx/axis_register_slice_v1_1_15
axis_dwidth_converter_v1_1_14 = $MODEL_TECH/../xilinx/axis_dwidth_converter_v1_1_14
mailbox_v2_1_8 = $MODEL_TECH/../xilinx/mailbox_v2_1_8
g975_efec_i7_v2_0_16 = $MODEL_TECH/../xilinx/g975_efec_i7_v2_0_16
xbip_dsp48_acc_v3_0_4 = $MODEL_TECH/../xilinx/xbip_dsp48_acc_v3_0_4
xbip_accum_v3_0_4 = $MODEL_TECH/../xilinx/xbip_accum_v3_0_4
cpri_v8_8_1 = $MODEL_TECH/../xilinx/cpri_v8_8_1
quadsgmii_v3_4_2 = $MODEL_TECH/../xilinx/quadsgmii_v3_4_2
axi_master_burst_v2_0_7 = $MODEL_TECH/../xilinx/axi_master_burst_v2_0_7
axi_tft_v2_0_19 = $MODEL_TECH/../xilinx/axi_tft_v2_0_19
switch_core_top_v1_0_4 = $MODEL_TECH/../xilinx/switch_core_top_v1_0_4
v_tc_v6_1_12 = $MODEL_TECH/../xilinx/v_tc_v6_1_12
v_osd_v6_0_15 = $MODEL_TECH/../xilinx/v_osd_v6_0_15
axi_traffic_gen_v2_0_16 = $MODEL_TECH/../xilinx/axi_traffic_gen_v2_0_16
axi_timebase_wdt_v3_0_7 = $MODEL_TECH/../xilinx/axi_timebase_wdt_v3_0_7
axi_protocol_checker_v1_1_16 = $MODEL_TECH/../xilinx/axi_protocol_checker_v1_1_16
axi_vip_v1_0_4 = $MODEL_TECH/../xilinx/axi_vip_v1_0_4
displayport_v7_0_7 = $MODEL_TECH/../xilinx/displayport_v7_0_7
g709_fec_v2_3_1 = $MODEL_TECH/../xilinx/g709_fec_v2_3_1
axi_sg_v4_1_8 = $MODEL_TECH/../xilinx/axi_sg_v4_1_8
xfft_v7_2_6 = $MODEL_TECH/../xilinx/xfft_v7_2_6
ieee802d3_50g_rs_fec_v1_0_7 = $MODEL_TECH/../xilinx/ieee802d3_50g_rs_fec_v1_0_7
v_gamma_v7_0_14 = $MODEL_TECH/../xilinx/v_gamma_v7_0_14
axi_usb2_device_v5_0_16 = $MODEL_TECH/../xilinx/axi_usb2_device_v5_0_16
axi_uart16550_v2_0_17 = $MODEL_TECH/../xilinx/axi_uart16550_v2_0_17
fc32_rs_fec_v1_0_5 = $MODEL_TECH/../xilinx/fc32_rs_fec_v1_0_5
dft_v4_0_14 = $MODEL_TECH/../xilinx/dft_v4_0_14
div_gen_v5_1_12 = $MODEL_TECH/../xilinx/div_gen_v5_1_12
lte_fft_v2_0_15 = $MODEL_TECH/../xilinx/lte_fft_v2_0_15
lte_3gpp_mimo_decoder_v3_0_13 = $MODEL_TECH/../xilinx/lte_3gpp_mimo_decoder_v3_0_13
v_dual_splitter_v1_0_8 = $MODEL_TECH/../xilinx/v_dual_splitter_v1_0_8
fec_5g_common_v1_0_0 = $MODEL_TECH/../xilinx/fec_5g_common_v1_0_0
ldpc_v1_0_1 = $MODEL_TECH/../xilinx/ldpc_v1_0_1
axi_crossbar_v2_1_16 = $MODEL_TECH/../xilinx/axi_crossbar_v2_1_16
axi_bram_ctrl_v4_0_13 = $MODEL_TECH/../xilinx/axi_bram_ctrl_v4_0_13
axis_data_fifo_v1_1_16 = $MODEL_TECH/../xilinx/axis_data_fifo_v1_1_16
can_v5_0_18 = $MODEL_TECH/../xilinx/can_v5_0_18
dds_compiler_v6_0_15 = $MODEL_TECH/../xilinx/dds_compiler_v6_0_15
fir_compiler_v7_2_10 = $MODEL_TECH/../xilinx/fir_compiler_v7_2_10
xbip_multadd_v3_0_11 = $MODEL_TECH/../xilinx/xbip_multadd_v3_0_11
lte_rach_detector_v3_1_1 = $MODEL_TECH/../xilinx/lte_rach_detector_v3_1_1
pr_decoupler_v1_0_5 = $MODEL_TECH/../xilinx/pr_decoupler_v1_0_5
axi_iic_v2_0_18 = $MODEL_TECH/../xilinx/axi_iic_v2_0_18
axi_ethernet_buffer_v2_0_17 = $MODEL_TECH/../xilinx/axi_ethernet_buffer_v2_0_17
v_enhance_v8_0_14 = $MODEL_TECH/../xilinx/v_enhance_v8_0_14
g975_efec_i4_v1_0_14 = $MODEL_TECH/../xilinx/g975_efec_i4_v1_0_14
axi_firewall_v1_0_3 = $MODEL_TECH/../xilinx/axi_firewall_v1_0_3
cordic_v6_0_13 = $MODEL_TECH/../xilinx/cordic_v6_0_13
v_rgb2ycrcb_v7_1_12 = $MODEL_TECH/../xilinx/v_rgb2ycrcb_v7_1_12
xsdbs_v1_0_2 = $MODEL_TECH/../xilinx/xsdbs_v1_0_2
sid_v8_0_11 = $MODEL_TECH/../xilinx/sid_v8_0_11
c_accum_v12_0_11 = $MODEL_TECH/../xilinx/c_accum_v12_0_11
axis_combiner_v1_1_14 = $MODEL_TECH/../xilinx/axis_combiner_v1_1_14
axi_uartlite_v2_0_19 = $MODEL_TECH/../xilinx/axi_uartlite_v2_0_19
amm_axi_bridge_v1_0_1 = $MODEL_TECH/../xilinx/amm_axi_bridge_v1_0_1
axi_vdma_v6_3_3 = $MODEL_TECH/../xilinx/axi_vdma_v6_3_3
convolution_v9_0_12 = $MODEL_TECH/../xilinx/convolution_v9_0_12
axi_intc_v4_1_10 = $MODEL_TECH/../xilinx/axi_intc_v4_1_10
spdif_v2_0_18 = $MODEL_TECH/../xilinx/spdif_v2_0_18
rxaui_v4_4_2 = $MODEL_TECH/../xilinx/rxaui_v4_4_2
tcc_encoder_3gpp_v5_0_12 = $MODEL_TECH/../xilinx/tcc_encoder_3gpp_v5_0_12
zynq_ultra_ps_e_vip_v1_0_1 = $MODEL_TECH/../xilinx/zynq_ultra_ps_e_vip_v1_0_1
viterbi_v9_1_8 = $MODEL_TECH/../xilinx/viterbi_v9_1_8
iomodule_v3_0 = $MODEL_TECH/../xilinx/iomodule_v3_0
lmb_bram_if_cntlr_v4_0 = $MODEL_TECH/../xilinx/lmb_bram_if_cntlr_v4_0
lmb_v10_v3_0 = $MODEL_TECH/../xilinx/lmb_v10_v3_0
axi_lite_ipif_v3_0 = $MODEL_TECH/../xilinx/axi_lite_ipif_v3_0
mdm_v3_2 = $MODEL_TECH/../xilinx/mdm_v3_2
microblaze_mcs_v2_3_6 = $MODEL_TECH/../xilinx/microblaze_mcs_v2_3_6
axis_clock_converter_v1_1_16 = $MODEL_TECH/../xilinx/axis_clock_converter_v1_1_16
axis_subset_converter_v1_1_15 = $MODEL_TECH/../xilinx/axis_subset_converter_v1_1_15
axi_gpio_v2_0_17 = $MODEL_TECH/../xilinx/axi_gpio_v2_0_17
axis_switch_v1_1_15 = $MODEL_TECH/../xilinx/axis_switch_v1_1_15
axi_traffic_gen_v3_0_1 = $MODEL_TECH/../xilinx/axi_traffic_gen_v3_0_1
axi_mm2s_mapper_v1_1_14 = $MODEL_TECH/../xilinx/axi_mm2s_mapper_v1_1_14
tcc_encoder_3gpplte_v4_0_13 = $MODEL_TECH/../xilinx/tcc_encoder_3gpplte_v4_0_13
lte_dl_channel_encoder_v3_0_13 = $MODEL_TECH/../xilinx/lte_dl_channel_encoder_v3_0_13
axis_interconnect_v1_1_14 = $MODEL_TECH/../xilinx/axis_interconnect_v1_1_14
v_axi4s_vid_out_v4_0_8 = $MODEL_TECH/../xilinx/v_axi4s_vid_out_v4_0_8
v_cresample_v4_0_13 = $MODEL_TECH/../xilinx/v_cresample_v4_0_13
prc_v1_2_1 = $MODEL_TECH/../xilinx/prc_v1_2_1
axi_mmu_v2_1_13 = $MODEL_TECH/../xilinx/axi_mmu_v2_1_13
lte_ul_channel_decoder_v4_0_13 = $MODEL_TECH/../xilinx/lte_ul_channel_decoder_v4_0_13
tsn_temac_v1_0_2 = $MODEL_TECH/../xilinx/tsn_temac_v1_0_2
v_ccm_v6_0_14 = $MODEL_TECH/../xilinx/v_ccm_v6_0_14
fir_compiler_v5_2_4 = $MODEL_TECH/../xilinx/fir_compiler_v5_2_4
lte_3gpp_channel_estimator_v2_0_14 = $MODEL_TECH/../xilinx/lte_3gpp_channel_estimator_v2_0_14
tcc_decoder_3gppmm_v2_0_15 = $MODEL_TECH/../xilinx/tcc_decoder_3gppmm_v2_0_15
floating_point_v7_1_5 = $MODEL_TECH/../xilinx/floating_point_v7_1_5
axi_emc_v3_0_15 = $MODEL_TECH/../xilinx/axi_emc_v3_0_15
tmr_comparator_v1_0_1 = $MODEL_TECH/../xilinx/tmr_comparator_v1_0_1
axi_dma_v7_1_16 = $MODEL_TECH/../xilinx/axi_dma_v7_1_16
canfd_v1_0_8 = $MODEL_TECH/../xilinx/canfd_v1_0_8
proc_sys_reset_v5_0_12 = $MODEL_TECH/../xilinx/proc_sys_reset_v5_0_12
rs_decoder_v9_0_13 = $MODEL_TECH/../xilinx/rs_decoder_v9_0_13
axi4svideo_bridge_v1_0_8 = $MODEL_TECH/../xilinx/axi4svideo_bridge_v1_0_8
axi_apb_bridge_v3_0_13 = $MODEL_TECH/../xilinx/axi_apb_bridge_v3_0_13
axi_msg_v1_0_1 = $MODEL_TECH/../xilinx/axi_msg_v1_0_1
axis_accelerator_adapter_v2_1_12 = $MODEL_TECH/../xilinx/axis_accelerator_adapter_v2_1_12
axi4stream_vip_v1_0_3 = $MODEL_TECH/../xilinx/axi4stream_vip_v1_0_3
tmr_sem_v1_0_3 = $MODEL_TECH/../xilinx/tmr_sem_v1_0_3
axi_quad_spi_v3_2_14 = $MODEL_TECH/../xilinx/axi_quad_spi_v3_2_14
v_cfa_v7_0_13 = $MODEL_TECH/../xilinx/v_cfa_v7_0_13
axi_epc_v2_0_18 = $MODEL_TECH/../xilinx/axi_epc_v2_0_18
ieee802d3_rs_fec_v1_0_11 = $MODEL_TECH/../xilinx/ieee802d3_rs_fec_v1_0_11
ieee802d3_400g_rs_fec_v1_0_1 = $MODEL_TECH/../xilinx/ieee802d3_400g_rs_fec_v1_0_1
axi_interconnect_v1_7_13 = $MODEL_TECH/../xilinx/axi_interconnect_v1_7_13
duc_ddc_compiler_v3_0_13 = $MODEL_TECH/../xilinx/duc_ddc_compiler_v3_0_13
v_ycrcb2rgb_v7_1_12 = $MODEL_TECH/../xilinx/v_ycrcb2rgb_v7_1_12
axi4stream_vip_v1_1_1 = $MODEL_TECH/../xilinx/axi4stream_vip_v1_1_1
xfft_v9_0_14 = $MODEL_TECH/../xilinx/xfft_v9_0_14
videoaxi4s_bridge_v1_0_5 = $MODEL_TECH/../xilinx/videoaxi4s_bridge_v1_0_5
axi_ethernetlite_v3_0_13 = $MODEL_TECH/../xilinx/axi_ethernetlite_v3_0_13
ieee802d3_25g_rs_fec_v1_0_7 = $MODEL_TECH/../xilinx/ieee802d3_25g_rs_fec_v1_0_7
axi_mcdma_v1_0_1 = $MODEL_TECH/../xilinx/axi_mcdma_v1_0_1
ieee802d3_200g_rs_fec_v1_0_1 = $MODEL_TECH/../xilinx/ieee802d3_200g_rs_fec_v1_0_1
axi_cdma_v4_1_15 = $MODEL_TECH/../xilinx/axi_cdma_v4_1_15
xil_defaultlib = modelsim_lib/msim/xil_defaultlib
[vcom]
; VHDL93 variable selects language version as the default.
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
; Default or value of 3 or 2008 for VHDL-2008.
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turn on incremental compilation of modules. Default is off.
; Incremental = 1

; Turns on lint-style checking.
; Show_Lint = 1

[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = fs

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directive to license manager:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license isn't available
; viewsim	Try for viewer license but accept simulator license(s) instead
;		of queuing for viewer license
; License = plus

; Stop the simulator after a VHDL/Verilog assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Assertion Message Format
; %S - Severity Level
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %% - print '%' character
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing VHDL/Verilog assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of the (VHDL) FOR generate statement label
; for each iteration.  Do not quote it.
; The format string here must contain the conversion codes %s and %d,
; in that order, and no other conversion codes.  The %s represents
; the generate_label; the %d represents the generate parameter value
; at a particular generate iteration (this is the position number if
; the generate parameter is of an enumeration type).  Embedded whitespace
; is allowed (but discouraged); leading and trailing whitespace is ignored.
; Application of the format must result in a unique scope name over all
; such names in the design so that name lookup can function properly.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (save only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Automatic SDF compilation
; Disables automatic compilation of SDF files in flows that support it.
; Default is on, uncomment to turn off.
; NoAutoSDFCompile = 1

[lmc]

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   fatal = 3016,3033
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.

; Control transcripting of elaboration/runtime messages.
; The default is to have messages appear in the transcript and
; recorded in the wlf file (messages that are recorded in the
; wlf file can be viewed in the MsgViewer).  The other settings
; are to send messages only to the transcript or only to the
; wlf file.  The valid values are
;    both  {default}
;    tran  {transcript only}
;    wlf   {wlf file only}
; msgmode = both
