<profile>

<section name = "Vitis HLS Report for 'ode_fpga'" level="0">
<item name = "Date">Mon May 22 17:32:37 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 31.057 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1317, 1317, 65.850 us, 65.850 us, 1317, 1317, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_vel_der_fu_208">vel_der, 423, 423, 21.150 us, 21.150 us, 423, 423, no</column>
<column name="grp_ode_fpga_Pipeline_1_fu_220">ode_fpga_Pipeline_1, 5, 5, 0.250 us, 0.250 us, 5, 5, no</column>
<column name="grp_ode_fpga_Pipeline_2_fu_230">ode_fpga_Pipeline_2, 5, 5, 0.250 us, 0.250 us, 5, 5, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 2">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 3">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 4">6, 6, 2, -, -, 3, no</column>
<column name="- update_vel_pos">1275, 1275, 425, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 264, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 36, 2347, 6824, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 1505, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 16, 3, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_80_1_1_U60">mux_32_80_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_80_1_1_U61">mux_32_80_1_1, 0, 0, 0, 14, 0</column>
<column name="grp_ode_fpga_Pipeline_1_fu_220">ode_fpga_Pipeline_1, 0, 0, 4, 73, 0</column>
<column name="grp_ode_fpga_Pipeline_2_fu_230">ode_fpga_Pipeline_2, 0, 0, 4, 84, 0</column>
<column name="grp_vel_der_fu_208">vel_der, 0, 36, 2339, 6639, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_fu_499_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ptr_sum_fu_347_p2">+, 0, 0, 11, 3, 2</column>
<column name="empty_77_fu_288_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_78_fu_294_p2">+, 0, 0, 17, 14, 14</column>
<column name="empty_79_fu_341_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_80_fu_357_p2">+, 0, 0, 17, 14, 14</column>
<column name="empty_81_fu_405_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_82_fu_448_p2">+, 0, 0, 10, 2, 1</column>
<column name="r_out_V_0_fu_610_p2">+, 0, 0, 87, 80, 80</column>
<column name="sum2_fu_454_p2">+, 0, 0, 11, 3, 2</column>
<column name="empty_76_fu_264_p2">-, 0, 0, 17, 14, 14</column>
<column name="empty_85_fu_563_p2">-, 0, 0, 14, 6, 6</column>
<column name="exitcond104_fu_442_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond115_fu_399_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond126_fu_335_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond137_fu_282_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln101_fu_493_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="c_address0">14, 3, 3, 9</column>
<column name="i_fu_120">9, 2, 2, 4</column>
<column name="in_r_address0">14, 3, 14, 42</column>
<column name="loop_index20_t_fu_104">9, 2, 2, 4</column>
<column name="loop_index23_t_fu_88">9, 2, 2, 4</column>
<column name="loop_index26_t_fu_72">9, 2, 2, 4</column>
<column name="loop_index29_t_fu_56">9, 2, 2, 4</column>
<column name="out_r_address0">14, 3, 6, 18</column>
<column name="out_r_ce0">14, 3, 1, 3</column>
<column name="out_r_d0">14, 3, 80, 240</column>
<column name="out_r_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln101_reg_897">2, 0, 2, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="cr_V_2_1_fu_96">80, 0, 80, 0</column>
<column name="cr_V_2_2_fu_100">80, 0, 80, 0</column>
<column name="cr_V_2_fu_92">80, 0, 80, 0</column>
<column name="cv_V_2_1_fu_112">80, 0, 80, 0</column>
<column name="cv_V_2_2_fu_116">80, 0, 80, 0</column>
<column name="cv_V_2_fu_108">80, 0, 80, 0</column>
<column name="empty_76_reg_698">13, 0, 14, 1</column>
<column name="empty_77_reg_711">2, 0, 2, 0</column>
<column name="empty_79_reg_753">2, 0, 2, 0</column>
<column name="empty_81_reg_795">2, 0, 2, 0</column>
<column name="empty_82_reg_837">2, 0, 2, 0</column>
<column name="empty_85_reg_935">5, 0, 6, 1</column>
<column name="grp_ode_fpga_Pipeline_1_fu_220_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ode_fpga_Pipeline_2_fu_230_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_vel_der_fu_208_ap_start_reg">1, 0, 1, 0</column>
<column name="i_9_reg_890">2, 0, 2, 0</column>
<column name="i_fu_120">2, 0, 2, 0</column>
<column name="loop_index20_t_fu_104">2, 0, 2, 0</column>
<column name="loop_index20_t_load_reg_830">2, 0, 2, 0</column>
<column name="loop_index23_t_fu_88">2, 0, 2, 0</column>
<column name="loop_index23_t_load_reg_788">2, 0, 2, 0</column>
<column name="loop_index26_t_fu_72">2, 0, 2, 0</column>
<column name="loop_index26_t_load_reg_746">2, 0, 2, 0</column>
<column name="loop_index29_t_fu_56">2, 0, 2, 0</column>
<column name="loop_index29_t_load_reg_704">2, 0, 2, 0</column>
<column name="r_in_V_2_1_fu_64">80, 0, 80, 0</column>
<column name="r_in_V_2_2_fu_68">80, 0, 80, 0</column>
<column name="r_in_V_2_fu_60">80, 0, 80, 0</column>
<column name="r_out_V_2_1_fu_128">80, 0, 80, 0</column>
<column name="r_out_V_2_2_fu_132">80, 0, 80, 0</column>
<column name="r_out_V_2_fu_124">80, 0, 80, 0</column>
<column name="v_in_V_2_1_fu_80">80, 0, 80, 0</column>
<column name="v_in_V_2_2_fu_84">80, 0, 80, 0</column>
<column name="v_in_V_2_fu_76">80, 0, 80, 0</column>
<column name="v_out_V_2_1_fu_140">80, 0, 80, 0</column>
<column name="v_out_V_2_2_fu_144">80, 0, 80, 0</column>
<column name="v_out_V_2_fu_136">80, 0, 80, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ode_fpga, return value</column>
<column name="out_r_address0">out, 6, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 80, ap_memory, out_r, array</column>
<column name="out_offset">in, 64, ap_none, out_offset, scalar</column>
<column name="in_r_address0">out, 14, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 80, ap_memory, in_r, array</column>
<column name="in_offset">in, 64, ap_none, in_offset, scalar</column>
<column name="c_address0">out, 3, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 80, ap_memory, c, array</column>
<column name="mu">in, 80, ap_none, mu, scalar</column>
</table>
</item>
</section>
</profile>
