// ------------------------- Up Down Counter FSM ----------------------------- //
module UpDown_Counter_FSM ( clk , reset , up , down , Pcount , Full_Flag , Empty_Flag , Alarm_Flag ) ;
// -------------------------- Inputs Declarations ---------------------------- //
input clk , reset , up , down ;
// ------------------------- Outputs Declarations ---------------------------- //
output [3:0] Pcount ;
output Full_Flag , Empty_Flag , Alarm_Flag ;
// ---------------------- Parameters Declarations ---------------------------- // 
parameter 
      S0 = 3'b000 , // initial state ( empty state )
		S1 = 3'b001 , 
		S2 = 3'b010 , 
		S3 = 3'b011 , 
      S4 = 3'b100 , 
      S5 = 3'b101 , 
      S6 = 3'b110 , 
      S7 = 3'b111 ; // last state ( full state )		 
// ---------------------------- Reg Declarations ----------------------------- //
reg [3:0] Pcount;
reg [2:0] State;
reg Full_Flag , Empty_Flag , Alarm_Flag ;
always @( posedge clk or posedge reset )
	begin
		 if( reset ) // reset the state to initial state and output to zeros
			 begin
				State <= S0 ;
				Pcount <= 4'b0000 ;
				Full_Flag  <= 1'b0 ;
				Empty_Flag <= 1'b1 ;
				Alarm_Flag <= 1'b0 ;
			 end
		 else
		   begin
			   case(State) // state transitions  
				  
				  S0: // state 0
				      if( up )
				       begin
				        State <= S1 ;
				        Pcount <= 4'b0001 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S0 ;
				        Pcount <= 4'b0000 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b1 ;
				        Alarm_Flag <= 1'b1 ;  
				       end
				  
				  S1: // state 1
				      if( up )
				       begin
				        State <= S2 ;
				        Pcount <= 4'b0010 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S0 ;
				        Pcount <= 4'b0000 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b1 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				  
				  S2:  // state 2
				      if( up )
				       begin
				        State <= S3 ;
				        Pcount <= 4'b0011 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S1 ;
				        Pcount <= 4'b0001 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      
				  S3: // state 3
				      if( up )
				       begin
				        State <= S4 ;
				        Pcount <= 4'b0100 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S2 ;
				        Pcount <= 4'b0010 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
			         end
			    S4:  // state 4
			       if( up )
				      begin
				        State <= S5 ;
				        Pcount <= 4'b0101 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				      end
				      else if( down )
				       begin
				        State <= S3 ;
				        Pcount <= 4'b0011 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;
				       end   
		    
		      S5:  // state 5  
			        if( up )
				       begin
				        State <= S6 ;
				        Pcount <= 4'b0110 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S4 ;
				        Pcount <= 4'b0100 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ; 
				       end 
		    
		      S6:   // state 6
			        if( up )
				       begin
				        State <= S7 ;
				        Pcount <= 4'b0111 ;
				        Full_Flag  <= 1'b1 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
				      else if( down )
				       begin
				        State <= S5 ;
				        Pcount <= 4'b0101 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end
		    
		      S7:    // state 7
			        if( up )
				       begin
				        State <= S7 ;
				        Pcount <= 4'b0111 ;
				        Full_Flag  <= 1'b1 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b1 ;  
				       end
				      else if( down )
				       begin
				        State <= S6 ;
				        Pcount <= 4'b0110 ;
				        Full_Flag  <= 1'b0 ;
				        Empty_Flag <= 1'b0 ;
				        Alarm_Flag <= 1'b0 ;  
				       end 
			endcase
		 end 
	end
// --------------------------------------------------------------------------- //
endmodule
// ----------------------------- End of File --------------------------------- //
// --------------------------------------------------------------------------- //
module UpDown_Counter_FSM_DUT();
  
reg CLK , reset , Up , Down ;
wire  [2:0]Pcount ;
wire  Full_Flag , Empty_Flag , Alarm_Flag ;   
 initial 
   begin
     reset<=1;
     #5 reset<=0;
     CLK<=0;
     Up<=0; Down<=0; #800; 
     Up<=1; Down<=0; #800; 
     Up<=0; Down<=1; #800; 
     Up<=1; Down<=1; #800; 
   end
 always 
  begin
    CLK=~CLK;#50;
  end
UpDown_Counter_FSM c( CLK , reset , Up , Down , Pcount , Full_Flag , Empty_Flag , Alarm_Flag ) ;
//UpDown_Counter_FSM ( CLK , reset , Up , Down , Pcount , Full_Flag , Empty_Flag , Alarm_Flag ) ;
endmodule