//
// Written by Synplify Pro 
// Product Version "R-2020.09M-SP1-1"
// Program "Synplify Pro", Mapper "map202009act, Build 069R"
// Fri Jun 11 22:57:15 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\ccc_0\webserver_tcp_sb_ccc_0_fccc.v "
// file 6 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\fabosc_0\webserver_tcp_sb_fabosc_0_osc.v "
// file 8 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb_mss\webserver_tcp_sb_mss_syn.v "
// file 9 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb_mss\webserver_tcp_sb_mss.v "
// file 10 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v "
// file 11 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 12 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 13 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v "
// file 14 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v "
// file 15 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v "
// file 16 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v "
// file 17 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v "
// file 18 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v "
// file 19 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite.v "
// file 20 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vlog\core\ahblsramif.v "
// file 21 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\coreahblsram_0_0\rtl\vlog\core\lsram_2048to139264x8.v "
// file 22 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\coreahblsram_0_0\rtl\vlog\core\usram_128to9216x8.v "
// file 23 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\coreahblsram_0_0\rtl\vlog\core\sramctrlif.v "
// file 24 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\coreahblsram_0_0\rtl\vlog\core\coreahblsram.v "
// file 25 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\webserver_tcp_sb\webserver_tcp_sb.v "
// file 26 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\top\fccc_0\top_fccc_0_fccc.v "
// file 27 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\top\fccc_1\top_fccc_1_fccc.v "
// file 28 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\top\serdes_if_0\top_serdes_if_0_serdes_if_syn.v "
// file 29 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\top\serdes_if_0\top_serdes_if_0_serdes_if.v "
// file 30 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\component\work\top\top.v "
// file 31 "\c:\microsemi\libero_soc_v2021.1\synplifypro\lib\nlconst.dat "
// file 32 "\c:\tcl_update\sf2\dg0516\516_v8\dg0516_sf2_secure_webserver_tcp_demo\libero_project\designer\top\synthesis.fdc "
// file 33 "\c:/tcl_update/sf2/dg0516/516_v8/dg0516_sf2_secure_webserver_tcp_demo/libero_project/designer/top/synthesis.fdc "

`timescale 100 ps/100 ps
module top_FCCC_0_FCCC (
  SERDES_IF_0_EPCS_3_RX_CLK,
  FCCC_0_LOCK,
  FCCC_0_GL1,
  FCCC_0_GL0
)
;
input SERDES_IF_0_EPCS_3_RX_CLK ;
output FCCC_0_LOCK ;
output FCCC_0_GL1 ;
output FCCC_0_GL0 ;
wire SERDES_IF_0_EPCS_3_RX_CLK ;
wire FCCC_0_LOCK ;
wire FCCC_0_GL1 ;
wire FCCC_0_GL0 ;
wire [7:0] PRDATA_0;
wire GL0_net ;
wire GL1_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL2_0 ;
wire GL3 ;
// @26:21
  CLKINT GL0_INST (
	.Y(FCCC_0_GL0),
	.A(GL0_net)
);
// @26:18
  CLKINT GL1_INST (
	.Y(FCCC_0_GL1),
	.A(GL1_net)
);
// @26:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(FCCC_0_LOCK),
	.BUSY(BUSY_0),
	.CLK0(SERDES_IF_0_EPCS_3_RX_CLK),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D64020318C6307C1F18C61F00404040400103;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_FCCC_0_FCCC */

module top_FCCC_1_FCCC (
  SERDES_IF_0_EPCS_3_TX_CLK,
  FCCC_1_LOCK,
  FCCC_1_GL0
)
;
input SERDES_IF_0_EPCS_3_TX_CLK ;
output FCCC_1_LOCK ;
output FCCC_1_GL0 ;
wire SERDES_IF_0_EPCS_3_TX_CLK ;
wire FCCC_1_LOCK ;
wire FCCC_1_GL0 ;
wire [7:0] PRDATA_1;
wire GL0_net ;
wire Y0_1 ;
wire Y1_1 ;
wire Y2_1 ;
wire Y3_1 ;
wire BUSY_1 ;
wire VCC ;
wire GND ;
wire GL1_0 ;
wire GL2_1 ;
wire GL3_0 ;
// @27:18
  CLKINT GL0_INST (
	.Y(FCCC_1_GL0),
	.A(GL0_net)
);
// @27:20
  CCC CCC_INST (
	.Y0(Y0_1),
	.Y1(Y1_1),
	.Y2(Y2_1),
	.Y3(Y3_1),
	.PRDATA(PRDATA_1[7:0]),
	.LOCK(FCCC_1_LOCK),
	.BUSY(BUSY_1),
	.CLK0(SERDES_IF_0_EPCS_3_TX_CLK),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_0),
	.GL2(GL2_1),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044964000318C6318C1F18C61F00404040400303;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_FCCC_1_FCCC */

module top_SERDES_IF_0_SERDES_IF (
  Webserver_TCP_sb_0_MAC_TBI_TCGF,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR,
  SERDES_IF_0_EPCS_3_RX_DATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA,
  TXD0_N,
  TXD1_N,
  TXD2_N,
  TXD3_N,
  TXD0_P,
  TXD1_P,
  TXD2_P,
  TXD3_P,
  RXD0_N,
  RXD1_N,
  RXD2_N,
  RXD3_N,
  RXD0_P,
  RXD1_P,
  RXD2_P,
  RXD3_P,
  Webserver_TCP_sb_0_SDIF3_PHY_RESET_N,
  FIC_2_APB_M_PRESET_N,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK,
  SERDES_IF_0_EPCS_3_TX_CLK,
  SERDES_IF_0_EPCS_3_RX_CLK,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY,
  REFCLK1_P,
  REFCLK1_N
)
;
input [9:0] Webserver_TCP_sb_0_MAC_TBI_TCGF ;
input [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA ;
input [13:2] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR ;
output [9:0] SERDES_IF_0_EPCS_3_RX_DATA ;
output [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA ;
output TXD0_N ;
output TXD1_N ;
output TXD2_N ;
output TXD3_N ;
output TXD0_P ;
output TXD1_P ;
output TXD2_P ;
output TXD3_P ;
input RXD0_N ;
input RXD1_N ;
input RXD2_N ;
input RXD3_N ;
input RXD0_P ;
input RXD1_P ;
input RXD2_P ;
input RXD3_P ;
input Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
input FIC_2_APB_M_PRESET_N ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
input Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
output SERDES_IF_0_EPCS_3_TX_CLK ;
output SERDES_IF_0_EPCS_3_RX_CLK ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
input REFCLK1_P ;
input REFCLK1_N ;
wire TXD0_N ;
wire TXD1_N ;
wire TXD2_N ;
wire TXD3_N ;
wire TXD0_P ;
wire TXD1_P ;
wire TXD2_P ;
wire TXD3_P ;
wire RXD0_N ;
wire RXD1_N ;
wire RXD2_N ;
wire RXD3_N ;
wire RXD0_P ;
wire RXD1_P ;
wire RXD2_P ;
wire RXD3_P ;
wire Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
wire FIC_2_APB_M_PRESET_N ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire SERDES_IF_0_EPCS_3_TX_CLK ;
wire SERDES_IF_0_EPCS_3_RX_CLK ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
wire REFCLK1_P ;
wire REFCLK1_N ;
wire [0:0] ATXCLKSTABLE;
wire [0:0] EPCS_READY;
wire [0:0] EPCS_RXCLK;
wire [29:0] EPCS_RXDATA;
wire [0:0] EPCS_RXIDLE;
wire [0:0] EPCS_RXRSTN;
wire [0:0] EPCS_RXVAL;
wire [0:0] EPCS_TXCLK;
wire [0:0] EPCS_TXRSTN;
wire [31:0] M_ARADDR;
wire [1:0] M_ARBURST;
wire [3:0] M_ARID;
wire [3:0] M_ARLEN;
wire [1:0] M_ARSIZE;
wire [31:0] M_AWADDR_HADDR;
wire [1:0] M_AWBURST_HTRANS;
wire [3:0] M_AWID;
wire [3:0] M_AWLEN_HBURST;
wire [1:0] M_AWSIZE_HSIZE;
wire [63:0] M_WDATA_HWDATA;
wire [3:0] M_WID;
wire [7:0] M_WSTRB;
wire [3:0] S_BID;
wire [1:0] S_BRESP_HRESP;
wire [63:0] S_RDATA_HRDATA;
wire [3:0] S_RID;
wire [1:0] S_RRESP;
wire REFCLK1_OUT ;
wire EPCS_3_TX_CLK_STABLE ;
wire EPCS_3_READY ;
wire EPCS_RXCLK_0 ;
wire EPCS_RXCLK_1 ;
wire EPCS_3_RX_IDLE ;
wire EPCS_3_RX_RESET_N ;
wire EPCS_3_RX_VAL ;
wire EPCS_TXCLK_0 ;
wire EPCS_TXCLK_1 ;
wire EPCS_3_TX_RESET_N ;
wire FATC_RESET_N ;
wire H2FCALIB0 ;
wire H2FCALIB1 ;
wire M_ARVALID ;
wire M_AWVALID_HWRITE ;
wire M_BREADY ;
wire M_RREADY ;
wire M_WLAST ;
wire M_WVALID ;
wire PCIE_SYSTEM_INT ;
wire PLL_LOCK_INT ;
wire PLL_LOCKLOST_INT ;
wire S_ARREADY ;
wire S_AWREADY ;
wire S_BVALID ;
wire S_RLAST ;
wire S_RVALID ;
wire S_WREADY_HREADYOUT ;
wire SPLL_LOCK ;
wire WAKE_N ;
wire XAUI_OUT_CLK ;
wire VCC ;
wire GND ;
//@30:450
// @29:98
  INBUF_DIFF refclk1_inbuf_diff (
	.Y(REFCLK1_OUT),
	.PADN(REFCLK1_N),
	.PADP(REFCLK1_P)
);
// @29:103
  SERDESIF_120_3 SERDESIF_INST (
	.APB_PRDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[31:0]),
	.APB_PREADY(Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY),
	.APB_PSLVERR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR),
	.ATXCLKSTABLE({EPCS_3_TX_CLK_STABLE, ATXCLKSTABLE[0]}),
	.EPCS_READY({EPCS_3_READY, EPCS_READY[0]}),
	.EPCS_RXCLK({SERDES_IF_0_EPCS_3_RX_CLK, EPCS_RXCLK[0]}),
	.EPCS_RXCLK_0(EPCS_RXCLK_0),
	.EPCS_RXCLK_1(EPCS_RXCLK_1),
	.EPCS_RXDATA({SERDES_IF_0_EPCS_3_RX_DATA[9:0], EPCS_RXDATA[29:0]}),
	.EPCS_RXIDLE({EPCS_3_RX_IDLE, EPCS_RXIDLE[0]}),
	.EPCS_RXRSTN({EPCS_3_RX_RESET_N, EPCS_RXRSTN[0]}),
	.EPCS_RXVAL({EPCS_3_RX_VAL, EPCS_RXVAL[0]}),
	.EPCS_TXCLK({SERDES_IF_0_EPCS_3_TX_CLK, EPCS_TXCLK[0]}),
	.EPCS_TXCLK_0(EPCS_TXCLK_0),
	.EPCS_TXCLK_1(EPCS_TXCLK_1),
	.EPCS_TXRSTN({EPCS_3_TX_RESET_N, EPCS_TXRSTN[0]}),
	.FATC_RESET_N(FATC_RESET_N),
	.H2FCALIB0(H2FCALIB0),
	.H2FCALIB1(H2FCALIB1),
	.M_ARADDR(M_ARADDR[31:0]),
	.M_ARBURST(M_ARBURST[1:0]),
	.M_ARID(M_ARID[3:0]),
	.M_ARLEN(M_ARLEN[3:0]),
	.M_ARSIZE(M_ARSIZE[1:0]),
	.M_ARVALID(M_ARVALID),
	.M_AWADDR_HADDR(M_AWADDR_HADDR[31:0]),
	.M_AWBURST_HTRANS(M_AWBURST_HTRANS[1:0]),
	.M_AWID(M_AWID[3:0]),
	.M_AWLEN_HBURST(M_AWLEN_HBURST[3:0]),
	.M_AWSIZE_HSIZE(M_AWSIZE_HSIZE[1:0]),
	.M_AWVALID_HWRITE(M_AWVALID_HWRITE),
	.M_BREADY(M_BREADY),
	.M_RREADY(M_RREADY),
	.M_WDATA_HWDATA(M_WDATA_HWDATA[63:0]),
	.M_WID(M_WID[3:0]),
	.M_WLAST(M_WLAST),
	.M_WSTRB(M_WSTRB[7:0]),
	.M_WVALID(M_WVALID),
	.PCIE_SYSTEM_INT(PCIE_SYSTEM_INT),
	.PLL_LOCK_INT(PLL_LOCK_INT),
	.PLL_LOCKLOST_INT(PLL_LOCKLOST_INT),
	.S_ARREADY(S_ARREADY),
	.S_AWREADY(S_AWREADY),
	.S_BID(S_BID[3:0]),
	.S_BRESP_HRESP(S_BRESP_HRESP[1:0]),
	.S_BVALID(S_BVALID),
	.S_RDATA_HRDATA(S_RDATA_HRDATA[63:0]),
	.S_RID(S_RID[3:0]),
	.S_RLAST(S_RLAST),
	.S_RRESP(S_RRESP[1:0]),
	.S_RVALID(S_RVALID),
	.S_WREADY_HREADYOUT(S_WREADY_HREADYOUT),
	.SPLL_LOCK(SPLL_LOCK),
	.WAKE_N(WAKE_N),
	.XAUI_OUT_CLK(XAUI_OUT_CLK),
	.APB_CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.APB_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13:2]),
	.APB_PENABLE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE),
	.APB_PSEL(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.APB_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[31:0]),
	.APB_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.APB_RSTN(FIC_2_APB_M_PRESET_N),
	.CLK_BASE(VCC),
	.EPCS_PWRDN({GND, VCC}),
	.EPCS_RSTN({Webserver_TCP_sb_0_SDIF3_PHY_RESET_N, VCC}),
	.EPCS_RXERR({GND, VCC}),
	.EPCS_TXDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Webserver_TCP_sb_0_MAC_TBI_TCGF[9:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.EPCS_TXOOB({GND, VCC}),
	.EPCS_TXVAL({VCC, VCC}),
	.F2HCALIB0(VCC),
	.F2HCALIB1(VCC),
	.FAB_PLL_LOCK(GND),
	.FAB_REF_CLK(VCC),
	.M_ARREADY(GND),
	.M_AWREADY(GND),
	.M_BID({VCC, VCC, VCC, VCC}),
	.M_BRESP_HRESP({GND, GND}),
	.M_BVALID(GND),
	.M_RDATA_HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.M_RID({GND, GND, GND, GND}),
	.M_RLAST(GND),
	.M_RRESP({GND, GND}),
	.M_RVALID(GND),
	.M_WREADY_HREADY(GND),
	.PCIE_INTERRUPT({GND, GND, GND, GND}),
	.PERST_N(GND),
	.S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.S_ARBURST({GND, GND}),
	.S_ARID({GND, GND, GND, GND}),
	.S_ARLEN({GND, GND, GND, GND}),
	.S_ARLOCK({GND, GND}),
	.S_ARSIZE({GND, GND}),
	.S_ARVALID(GND),
	.S_AWADDR_HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.S_AWBURST_HTRANS({GND, GND}),
	.S_AWID_HSEL({GND, GND, GND, GND}),
	.S_AWLEN_HBURST({GND, GND, GND, GND}),
	.S_AWLOCK({GND, GND}),
	.S_AWSIZE_HSIZE({GND, GND}),
	.S_AWVALID_HWRITE(GND),
	.S_BREADY_HREADY(GND),
	.S_RREADY(GND),
	.S_WDATA_HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.S_WID({GND, GND, GND, GND}),
	.S_WLAST(GND),
	.S_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S_WVALID(GND),
	.SERDESIF_CORE_RESET_N(VCC),
	.SERDESIF_PHY_RESET_N(GND),
	.WAKE_REQ(VCC),
	.XAUI_FB_CLK(VCC),
	.RXD3_P(RXD3_P),
	.RXD2_P(RXD2_P),
	.RXD1_P(RXD1_P),
	.RXD0_P(RXD0_P),
	.RXD3_N(RXD3_N),
	.RXD2_N(RXD2_N),
	.RXD1_N(RXD1_N),
	.RXD0_N(RXD0_N),
	.TXD3_P(TXD3_P),
	.TXD2_P(TXD2_P),
	.TXD1_P(TXD1_P),
	.TXD0_P(TXD0_P),
	.TXD3_N(TXD3_N),
	.TXD2_N(TXD2_N),
	.TXD1_N(TXD1_N),
	.TXD0_N(TXD0_N),
	.REFCLK0(VCC),
	.REFCLK1(REFCLK1_OUT)
);
defparam SERDESIF_INST.INIT=610'h0000000000000000000000000000000000000000000000000000000003780A0000000000000000000000000000000000000022787AFFF800000000007C3F9D64A0081FFFFFFFFFEFFFFFFFFFF;
defparam SERDESIF_INST.ACT_CONFIG="SERDESIF_3";
defparam SERDESIF_INST.ACT_SIM=2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_SERDES_IF_0_SERDES_IF */

module Webserver_TCP_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  GL0_INST_1z
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output GL0_INST_1z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3_net ;
// @5:21
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3_net),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044174000F09C6318C231839DEC0404101401301;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_CCC_0_FCCC */

module COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 (
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  un1_SDATASELInt_18_i,
  DEFSLAVEDATASEL_9,
  DEFSLAVEDATASEL_11,
  DEFSLAVEDATASEL_10,
  defSlaveSMNextState_1z,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input un1_SDATASELInt_18_i ;
input DEFSLAVEDATASEL_9 ;
input DEFSLAVEDATASEL_11 ;
input DEFSLAVEDATASEL_10 ;
output defSlaveSMNextState_1z ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire un1_SDATASELInt_18_i ;
wire DEFSLAVEDATASEL_9 ;
wire DEFSLAVEDATASEL_11 ;
wire DEFSLAVEDATASEL_10 ;
wire defSlaveSMNextState_1z ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire defSlaveSMCurrentState_Z ;
wire VCC ;
wire GND ;
wire HRESP_DEFAULT_Z ;
// @15:64
  SLE defSlaveSMCurrentState (
	.Q(defSlaveSMCurrentState_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(defSlaveSMNextState_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:43
  CFG4 defSlaveSMNextState (
	.A(DEFSLAVEDATASEL_10),
	.B(defSlaveSMCurrentState_Z),
	.C(DEFSLAVEDATASEL_11),
	.D(DEFSLAVEDATASEL_9),
	.Y(defSlaveSMNextState_1z)
);
defparam defSlaveSMNextState.INIT=16'h3332;
// @15:43
  CFG4 HRESP_DEFAULT (
	.A(DEFSLAVEDATASEL_10),
	.B(defSlaveSMCurrentState_Z),
	.C(DEFSLAVEDATASEL_11),
	.D(DEFSLAVEDATASEL_9),
	.Y(HRESP_DEFAULT_Z)
);
defparam HRESP_DEFAULT.INIT=16'hFFFE;
// @17:258
  CFG2 HRESP_DEFAULT_RNI58N4 (
	.A(un1_SDATASELInt_18_i),
	.B(HRESP_DEFAULT_Z),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0)
);
defparam HRESP_DEFAULT_RNI58N4.INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 */

module COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 (
  masterAddrInProg_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  M0GATEDHSIZE_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  CoreAHBLite_0_AHBmslave0_HRDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  regHSIZE_0,
  MDATASEL_0,
  regHADDR,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  N_29_1,
  CoreAHBLite_0_AHBmslave0_HREADY,
  HREADY_M_pre_20_iv_i,
  s0m0DataReady_i_m,
  defSlaveSMNextState,
  un1_SDATASELInt_18_i,
  N_6,
  m0s0AddrSel,
  GATEDHTRANS_i_m2_1z,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE_1z,
  GL0_INST,
  MSS_HPMS_READY_int_arst,
  masterRegAddrSel_1z
)
;
input masterAddrInProg_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output M0GATEDHSIZE_0 ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
input [31:0] CoreAHBLite_0_AHBmslave0_HRDATA ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input [1:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output regHSIZE_0 ;
output MDATASEL_0 ;
output [16:0] regHADDR ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input N_29_1 ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
output HREADY_M_pre_20_iv_i ;
input s0m0DataReady_i_m ;
output defSlaveSMNextState ;
output un1_SDATASELInt_18_i ;
output N_6 ;
output m0s0AddrSel ;
output GATEDHTRANS_i_m2_1z ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output regHWRITE_1z ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
output masterRegAddrSel_1z ;
wire masterAddrInProg_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire M0GATEDHSIZE_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire regHSIZE_0 ;
wire MDATASEL_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire N_29_1 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire HREADY_M_pre_20_iv_i ;
wire s0m0DataReady_i_m ;
wire defSlaveSMNextState ;
wire un1_SDATASELInt_18_i ;
wire N_6 ;
wire m0s0AddrSel ;
wire GATEDHTRANS_i_m2_1z ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE_1z ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire masterRegAddrSel_1z ;
wire [27:24] M0GATEDHADDR;
wire [6:0] SADDRSEL_1;
wire [14:0] SADDRSEL_fast_Z;
wire [10:10] SADDRSEL_1_Z;
wire [8:4] SADDRSEL_2_Z;
wire [0:0] SADDRSEL_sx_Z;
wire [27:24] regHADDR_Z;
wire [15:1] SDATASELInt_Z;
wire [0:0] regHSIZE_Z;
wire [15:12] SADDRSEL_Z;
wire [12:12] SADDRSEL_0_Z;
wire VCC ;
wire d_masterRegAddrSel_Z ;
wire GND ;
wire regHTRANS_Z ;
wire masterAddrClockEnable ;
wire N_24_i ;
wire un1_SDATASELInt_17_i ;
wire un1_SDATASELInt_17_10_Z ;
wire un1_SDATASELInt_17_9_Z ;
wire un1_SDATASELInt_17_8_Z ;
wire DEFSLAVEDATASEL_10_Z ;
wire DEFSLAVEDATASEL_9_Z ;
wire DEFSLAVEDATASEL_8_Z ;
wire un1_SDATASELInt_17_11_Z ;
wire DEFSLAVEDATASEL_11_Z ;
wire masterAddrClockEnable6_1_0_Z ;
wire masterAddrClockEnable6_0_Z ;
wire masterAddrClockEnable_m2_0_Z ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
// @17:218
  CFG3 \SADDRSEL_fast[7]  (
	.A(M0GATEDHADDR[26]),
	.B(M0GATEDHADDR[27]),
	.C(SADDRSEL_1[3]),
	.Y(SADDRSEL_fast_Z[7])
);
defparam \SADDRSEL_fast[7] .INIT=8'h20;
// @17:218
  CFG2 \SADDRSEL_fast[8]  (
	.A(SADDRSEL_1_Z[10]),
	.B(SADDRSEL_2_Z[8]),
	.Y(SADDRSEL_fast_Z[8])
);
defparam \SADDRSEL_fast[8] .INIT=4'h8;
// @17:218
  CFG3 \SADDRSEL_fast[9]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[8]),
	.C(M0GATEDHADDR[27]),
	.Y(SADDRSEL_fast_Z[9])
);
defparam \SADDRSEL_fast[9] .INIT=8'h80;
// @17:218
  CFG3 \SADDRSEL_fast[10]  (
	.A(M0GATEDHADDR[25]),
	.B(SADDRSEL_1_Z[10]),
	.C(M0GATEDHADDR[26]),
	.Y(SADDRSEL_fast_Z[10])
);
defparam \SADDRSEL_fast[10] .INIT=8'h08;
// @17:218
  CFG3 \SADDRSEL_fast[11]  (
	.A(M0GATEDHADDR[26]),
	.B(M0GATEDHADDR[27]),
	.C(SADDRSEL_1[3]),
	.Y(SADDRSEL_fast_Z[11])
);
defparam \SADDRSEL_fast[11] .INIT=8'h40;
// @17:218
  CFG3 \SADDRSEL_fast[13]  (
	.A(M0GATEDHADDR[25]),
	.B(SADDRSEL_1[5]),
	.C(M0GATEDHADDR[27]),
	.Y(SADDRSEL_fast_Z[13])
);
defparam \SADDRSEL_fast[13] .INIT=8'h40;
// @17:218
  CFG2 \SADDRSEL_fast[14]  (
	.A(SADDRSEL_1_Z[10]),
	.B(SADDRSEL_1[6]),
	.Y(SADDRSEL_fast_Z[14])
);
defparam \SADDRSEL_fast[14] .INIT=4'h8;
// @17:218
  CFG3 \SADDRSEL_fast[0]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(SADDRSEL_sx_Z[0]),
	.Y(SADDRSEL_fast_Z[0])
);
defparam \SADDRSEL_fast[0] .INIT=8'h01;
// @17:218
  CFG3 \SADDRSEL_fast[1]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(SADDRSEL_1[0]),
	.Y(SADDRSEL_fast_Z[1])
);
defparam \SADDRSEL_fast[1] .INIT=8'h20;
// @17:218
  CFG3 \SADDRSEL_fast[2]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(SADDRSEL_1[0]),
	.Y(SADDRSEL_fast_Z[2])
);
defparam \SADDRSEL_fast[2] .INIT=8'h40;
// @17:218
  CFG2 \SADDRSEL_fast[3]  (
	.A(SADDRSEL_1[3]),
	.B(SADDRSEL_1[0]),
	.Y(SADDRSEL_fast_Z[3])
);
defparam \SADDRSEL_fast[3] .INIT=4'h8;
// @17:218
  CFG3 \SADDRSEL_fast[4]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[4]),
	.C(M0GATEDHADDR[26]),
	.Y(SADDRSEL_fast_Z[4])
);
defparam \SADDRSEL_fast[4] .INIT=8'h40;
// @17:218
  CFG2 \SADDRSEL_fast[5]  (
	.A(SADDRSEL_2_Z[4]),
	.B(SADDRSEL_1[5]),
	.Y(SADDRSEL_fast_Z[5])
);
defparam \SADDRSEL_fast[5] .INIT=4'h8;
// @17:218
  CFG3 \SADDRSEL_fast[6]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_1[6]),
	.C(M0GATEDHADDR[27]),
	.Y(SADDRSEL_fast_Z[6])
);
defparam \SADDRSEL_fast[6] .INIT=8'h04;
// @17:625
  SLE masterRegAddrSel (
	.Q(masterRegAddrSel_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(d_masterRegAddrSel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE regHTRANS (
	.Q(regHTRANS_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE regHWRITE (
	.Q(regHWRITE_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[10]  (
	.Q(regHADDR[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[9]  (
	.Q(regHADDR[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[8]  (
	.Q(regHADDR[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[7]  (
	.Q(regHADDR[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[6]  (
	.Q(regHADDR[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[5]  (
	.Q(regHADDR[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[4]  (
	.Q(regHADDR[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[3]  (
	.Q(regHADDR[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[2]  (
	.Q(regHADDR[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[1]  (
	.Q(regHADDR[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[0]  (
	.Q(regHADDR[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR[25]  (
	.Q(regHADDR_Z[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR[24]  (
	.Q(regHADDR_Z[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[16]  (
	.Q(regHADDR[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[15]  (
	.Q(regHADDR[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[14]  (
	.Q(regHADDR[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[13]  (
	.Q(regHADDR[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[12]  (
	.Q(regHADDR[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR_Z[11]  (
	.Q(regHADDR[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:229
  SLE \SDATASELInt[6]  (
	.Q(SDATASELInt_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[6]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[5]  (
	.Q(SDATASELInt_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[5]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[4]  (
	.Q(SDATASELInt_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[4]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[3]  (
	.Q(SDATASELInt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[3]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[2]  (
	.Q(SDATASELInt_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[2]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[1]  (
	.Q(SDATASELInt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[1]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[0]  (
	.Q(MDATASEL_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[0]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:163
  SLE \regHSIZE[1]  (
	.Q(regHSIZE_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHSIZE[0]  (
	.Q(regHSIZE_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR[27]  (
	.Q(regHADDR_Z[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:163
  SLE \regHADDR[26]  (
	.Q(regHADDR_Z[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:229
  SLE \SDATASELInt[15]  (
	.Q(SDATASELInt_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_Z[15]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:229
  SLE \SDATASELInt[14]  (
	.Q(SDATASELInt_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[14]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[13]  (
	.Q(SDATASELInt_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[13]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[12]  (
	.Q(SDATASELInt_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_Z[12]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:229
  SLE \SDATASELInt[11]  (
	.Q(SDATASELInt_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[11]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[10]  (
	.Q(SDATASELInt_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[10]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[9]  (
	.Q(SDATASELInt_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[9]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[8]  (
	.Q(SDATASELInt_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[8]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:229
  SLE \SDATASELInt[7]  (
	.Q(SDATASELInt_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(SADDRSEL_fast_Z[7]),
	.EN(N_24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_i_m2_1z)
);
// @17:218
  CFG4 \SADDRSEL[0]  (
	.A(M0GATEDHADDR[25]),
	.B(SADDRSEL_sx_Z[0]),
	.C(M0GATEDHADDR[24]),
	.D(GATEDHTRANS_i_m2_1z),
	.Y(m0s0AddrSel)
);
defparam \SADDRSEL[0] .INIT=16'h0100;
// @17:218
  CFG2 \SADDRSEL_sx[0]  (
	.A(M0GATEDHADDR[27]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_sx_Z[0])
);
defparam \SADDRSEL_sx[0] .INIT=4'hE;
  CFG3 \regHSIZE_RNI43TF[1]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.C(regHSIZE_0),
	.Y(N_6)
);
defparam \regHSIZE_RNI43TF[1] .INIT=8'hE4;
// @17:218
  CFG2 \SADDRSEL_1[10]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[27]),
	.Y(SADDRSEL_1_Z[10])
);
defparam \SADDRSEL_1[10] .INIT=4'h4;
// @17:218
  CFG2 \SADDRSEL_1[11]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[24]),
	.Y(SADDRSEL_1[3])
);
defparam \SADDRSEL_1[11] .INIT=4'h8;
// @17:218
  CFG2 \SADDRSEL_2[8]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_2_Z[8])
);
defparam \SADDRSEL_2[8] .INIT=4'h1;
// @17:218
  CFG2 \SADDRSEL_2[4]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[27]),
	.Y(SADDRSEL_2_Z[4])
);
defparam \SADDRSEL_2[4] .INIT=4'h1;
// @17:218
  CFG2 \SADDRSEL_2[1]  (
	.A(M0GATEDHADDR[27]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1[0])
);
defparam \SADDRSEL_2[1] .INIT=4'h1;
// @17:218
  CFG2 \SADDRSEL_1[14]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1[6])
);
defparam \SADDRSEL_1[14] .INIT=4'h8;
// @17:218
  CFG2 \SADDRSEL_1[13]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1[5])
);
defparam \SADDRSEL_1[13] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[31]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[31]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31])
);
defparam \HRDATA_3[31] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[30]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[30]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[30])
);
defparam \HRDATA_3[30] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[29]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[29]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[29])
);
defparam \HRDATA_3[29] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[28]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[28]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[28])
);
defparam \HRDATA_3[28] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[27]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[27]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[27])
);
defparam \HRDATA_3[27] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[26]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[26]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[26])
);
defparam \HRDATA_3[26] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[25]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[25]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[25])
);
defparam \HRDATA_3[25] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[24]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[24]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[24])
);
defparam \HRDATA_3[24] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[23]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[23]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[23])
);
defparam \HRDATA_3[23] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[22]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[22]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[22])
);
defparam \HRDATA_3[22] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[21]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[21]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[21])
);
defparam \HRDATA_3[21] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[20]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[20]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[20])
);
defparam \HRDATA_3[20] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[19]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[19]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[19])
);
defparam \HRDATA_3[19] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[18]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[18]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[18])
);
defparam \HRDATA_3[18] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[17]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[17]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[17])
);
defparam \HRDATA_3[17] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[16]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[16]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[16])
);
defparam \HRDATA_3[16] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[15]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[15]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[15])
);
defparam \HRDATA_3[15] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[14]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[14]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[14])
);
defparam \HRDATA_3[14] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[13]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[13]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[13])
);
defparam \HRDATA_3[13] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[12]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[12]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[12])
);
defparam \HRDATA_3[12] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[11]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[11]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[11])
);
defparam \HRDATA_3[11] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[10]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[10]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[10])
);
defparam \HRDATA_3[10] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[9]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[9]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[9])
);
defparam \HRDATA_3[9] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[8]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[8]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[8])
);
defparam \HRDATA_3[8] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[7]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[7]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[7])
);
defparam \HRDATA_3[7] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[6]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[6]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[6])
);
defparam \HRDATA_3[6] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[5]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[5]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[5])
);
defparam \HRDATA_3[5] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[4]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[4]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[4])
);
defparam \HRDATA_3[4] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[3]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[3]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[3])
);
defparam \HRDATA_3[3] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[2]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[2]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[2])
);
defparam \HRDATA_3[2] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[1]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[1]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[1])
);
defparam \HRDATA_3[1] .INIT=4'h8;
// @17:258
  CFG2 \HRDATA_3[0]  (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HRDATA[0]),
	.Y(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[0])
);
defparam \HRDATA_3[0] .INIT=4'h8;
// @17:258
  CFG2 un1_SDATASELInt_18 (
	.A(un1_SDATASELInt_17_i),
	.B(MDATASEL_0),
	.Y(un1_SDATASELInt_18_i)
);
defparam un1_SDATASELInt_18.INIT=4'hE;
// @17:187
  CFG3 \GATEDHSIZE[0]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.C(regHSIZE_Z[0]),
	.Y(M0GATEDHSIZE_0)
);
defparam \GATEDHSIZE[0] .INIT=8'hE4;
// @17:187
  CFG3 \PREGATEDHADDR[24]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.C(regHADDR_Z[24]),
	.Y(M0GATEDHADDR[24])
);
defparam \PREGATEDHADDR[24] .INIT=8'hE4;
// @17:187
  CFG3 \PREGATEDHADDR[25]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.C(regHADDR_Z[25]),
	.Y(M0GATEDHADDR[25])
);
defparam \PREGATEDHADDR[25] .INIT=8'hE4;
// @17:187
  CFG3 \PREGATEDHADDR[26]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.C(regHADDR_Z[26]),
	.Y(M0GATEDHADDR[26])
);
defparam \PREGATEDHADDR[26] .INIT=8'hE4;
// @17:187
  CFG3 \PREGATEDHADDR[27]  (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.C(regHADDR_Z[27]),
	.Y(M0GATEDHADDR[27])
);
defparam \PREGATEDHADDR[27] .INIT=8'hE4;
// @17:187
  CFG3 GATEDHTRANS_i_m2 (
	.A(masterRegAddrSel_1z),
	.B(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.C(regHTRANS_Z),
	.Y(GATEDHTRANS_i_m2_1z)
);
defparam GATEDHTRANS_i_m2.INIT=8'hE4;
// @17:9
  CFG4 un1_SDATASELInt_17_10 (
	.A(SDATASELInt_Z[14]),
	.B(SDATASELInt_Z[10]),
	.C(SDATASELInt_Z[6]),
	.D(SDATASELInt_Z[4]),
	.Y(un1_SDATASELInt_17_10_Z)
);
defparam un1_SDATASELInt_17_10.INIT=16'h0001;
// @17:9
  CFG4 un1_SDATASELInt_17_9 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[8]),
	.C(SDATASELInt_Z[2]),
	.D(SDATASELInt_Z[1]),
	.Y(un1_SDATASELInt_17_9_Z)
);
defparam un1_SDATASELInt_17_9.INIT=16'h0001;
// @17:9
  CFG4 un1_SDATASELInt_17_8 (
	.A(SDATASELInt_Z[12]),
	.B(SDATASELInt_Z[11]),
	.C(SDATASELInt_Z[7]),
	.D(SDATASELInt_Z[5]),
	.Y(un1_SDATASELInt_17_8_Z)
);
defparam un1_SDATASELInt_17_8.INIT=16'h0001;
// @17:152
  CFG4 DEFSLAVEDATASEL_10 (
	.A(SDATASELInt_Z[6]),
	.B(SDATASELInt_Z[4]),
	.C(SDATASELInt_Z[3]),
	.D(SDATASELInt_Z[2]),
	.Y(DEFSLAVEDATASEL_10_Z)
);
defparam DEFSLAVEDATASEL_10.INIT=16'hFFFE;
// @17:152
  CFG4 DEFSLAVEDATASEL_9 (
	.A(SDATASELInt_Z[10]),
	.B(SDATASELInt_Z[8]),
	.C(SDATASELInt_Z[7]),
	.D(SDATASELInt_Z[5]),
	.Y(DEFSLAVEDATASEL_9_Z)
);
defparam DEFSLAVEDATASEL_9.INIT=16'hFFFE;
// @17:152
  CFG4 DEFSLAVEDATASEL_8 (
	.A(SDATASELInt_Z[14]),
	.B(SDATASELInt_Z[12]),
	.C(SDATASELInt_Z[11]),
	.D(SDATASELInt_Z[9]),
	.Y(DEFSLAVEDATASEL_8_Z)
);
defparam DEFSLAVEDATASEL_8.INIT=16'hFFFE;
// @17:218
  CFG3 \SADDRSEL_0[12]  (
	.A(M0GATEDHADDR[26]),
	.B(M0GATEDHADDR[27]),
	.C(GATEDHTRANS_i_m2_1z),
	.Y(SADDRSEL_0_Z[12])
);
defparam \SADDRSEL_0[12] .INIT=8'h80;
// @17:9
  CFG4 un1_SDATASELInt_17_11 (
	.A(SDATASELInt_Z[3]),
	.B(MDATASEL_0),
	.C(SDATASELInt_Z[13]),
	.D(SDATASELInt_Z[9]),
	.Y(un1_SDATASELInt_17_11_Z)
);
defparam un1_SDATASELInt_17_11.INIT=16'h0001;
// @17:152
  CFG4 DEFSLAVEDATASEL_11 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[13]),
	.C(SDATASELInt_Z[1]),
	.D(DEFSLAVEDATASEL_8_Z),
	.Y(DEFSLAVEDATASEL_11_Z)
);
defparam DEFSLAVEDATASEL_11.INIT=16'hFFFE;
// @17:218
  CFG2 \SADDRSEL[15]  (
	.A(SADDRSEL_1[3]),
	.B(SADDRSEL_0_Z[12]),
	.Y(SADDRSEL_Z[15])
);
defparam \SADDRSEL[15] .INIT=4'h8;
// @17:218
  CFG3 \SADDRSEL[12]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(SADDRSEL_0_Z[12]),
	.Y(SADDRSEL_Z[12])
);
defparam \SADDRSEL[12] .INIT=8'h10;
// @17:564
  CFG4 masterAddrClockEnable6_1_0 (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(SADDRSEL_1[0]),
	.D(m0s0AddrSel),
	.Y(masterAddrClockEnable6_1_0_Z)
);
defparam masterAddrClockEnable6_1_0.INIT=16'h1000;
// @17:9
  CFG4 un1_SDATASELInt_17 (
	.A(un1_SDATASELInt_17_8_Z),
	.B(un1_SDATASELInt_17_11_Z),
	.C(un1_SDATASELInt_17_10_Z),
	.D(un1_SDATASELInt_17_9_Z),
	.Y(un1_SDATASELInt_17_i)
);
defparam un1_SDATASELInt_17.INIT=16'h8000;
// @17:564
  CFG4 masterAddrClockEnable6_0 (
	.A(defSlaveSMNextState),
	.B(s0m0DataReady_i_m),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.D(un1_SDATASELInt_18_i),
	.Y(masterAddrClockEnable6_0_Z)
);
defparam masterAddrClockEnable6_0.INIT=16'h3010;
// @17:564
  CFG3 un1_SDATASELInt_18_RNI58P41 (
	.A(un1_SDATASELInt_18_i),
	.B(s0m0DataReady_i_m),
	.C(defSlaveSMNextState),
	.Y(HREADY_M_pre_20_iv_i)
);
defparam un1_SDATASELInt_18_RNI58P41.INIT=8'h23;
// @17:229
  CFG4 un1_SDATASELInt_18_RNIRGQT (
	.A(MDATASEL_0),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.C(defSlaveSMNextState),
	.D(un1_SDATASELInt_18_i),
	.Y(N_24_i)
);
defparam un1_SDATASELInt_18_RNIRGQT.INIT=16'hDD0D;
// @17:561
  CFG2 masterAddrClockEnable_m2_0 (
	.A(masterAddrClockEnable6_0_Z),
	.B(masterRegAddrSel_1z),
	.Y(masterAddrClockEnable_m2_0_Z)
);
defparam masterAddrClockEnable_m2_0.INIT=4'h2;
// @17:561
  CFG4 d_masterRegAddrSel (
	.A(masterAddrClockEnable6_0_Z),
	.B(masterRegAddrSel_1z),
	.C(N_29_1),
	.D(masterAddrClockEnable6_1_0_Z),
	.Y(d_masterRegAddrSel_Z)
);
defparam d_masterRegAddrSel.INIT=16'hE000;
// @17:561
  CFG4 masterAddrClockEnable_m2 (
	.A(masterAddrClockEnable_m2_0_Z),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.C(masterAddrInProg_0),
	.D(masterAddrClockEnable6_1_0_Z),
	.Y(masterAddrClockEnable)
);
defparam masterAddrClockEnable_m2.INIT=16'h2A00;
// @17:639
  COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 default_slave_sm (
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.DEFSLAVEDATASEL_9(DEFSLAVEDATASEL_9_Z),
	.DEFSLAVEDATASEL_11(DEFSLAVEDATASEL_11_Z),
	.DEFSLAVEDATASEL_10(DEFSLAVEDATASEL_10_Z),
	.defSlaveSMNextState_1z(defSlaveSMNextState),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 */

module COREAHBLITE_SLAVEARBITER_Z3_0 (
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR,
  regHADDR,
  masterAddrInProg_0,
  CoreAHBLite_0_AHBmslave0_HREADY,
  N_65_i,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE,
  N_47_i,
  N_49_i,
  N_51_i,
  N_53_i,
  N_55_i,
  N_57_i,
  N_59_i,
  N_61_i,
  N_63_i,
  N_31_i,
  N_33_i,
  N_35_i,
  N_37_i,
  N_39_i,
  N_41_i,
  N_43_i,
  N_45_i,
  masterRegAddrSel,
  m0s0AddrSel,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
input [16:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR ;
input [16:0] regHADDR ;
output masterAddrInProg_0 ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
output N_65_i ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input regHWRITE ;
output N_47_i ;
output N_49_i ;
output N_51_i ;
output N_53_i ;
output N_55_i ;
output N_57_i ;
output N_59_i ;
output N_61_i ;
output N_63_i ;
output N_31_i ;
output N_33_i ;
output N_35_i ;
output N_37_i ;
output N_39_i ;
output N_41_i ;
output N_43_i ;
output N_45_i ;
input masterRegAddrSel ;
input m0s0AddrSel ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire masterAddrInProg_0 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire N_65_i ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE ;
wire N_47_i ;
wire N_49_i ;
wire N_51_i ;
wire N_53_i ;
wire N_55_i ;
wire N_57_i ;
wire N_59_i ;
wire N_61_i ;
wire N_63_i ;
wire N_31_i ;
wire N_33_i ;
wire N_35_i ;
wire N_37_i ;
wire N_39_i ;
wire N_41_i ;
wire N_43_i ;
wire N_45_i ;
wire masterRegAddrSel ;
wire m0s0AddrSel ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire [13:0] arbRegSMCurrentState_Z;
wire GND ;
wire N_69_i ;
wire VCC ;
wire N_71_i ;
wire N_73_i ;
wire N_90_i ;
wire N_88_i ;
wire N_231 ;
wire N_125 ;
wire N_14 ;
wire N_13 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14_0 ;
// @13:449
  SLE \arbRegSMCurrentState[13]  (
	.Q(arbRegSMCurrentState_Z[13]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_69_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:449
  SLE \arbRegSMCurrentState[9]  (
	.Q(arbRegSMCurrentState_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_71_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:449
  SLE \arbRegSMCurrentState[5]  (
	.Q(arbRegSMCurrentState_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_73_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:449
  SLE \arbRegSMCurrentState[1]  (
	.Q(arbRegSMCurrentState_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_90_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:449
  SLE \arbRegSMCurrentState[0]  (
	.Q(arbRegSMCurrentState_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:449
  CFG4 \arbRegSMCurrentState_ns_i_0_a4[0]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(arbRegSMCurrentState_Z[9]),
	.C(arbRegSMCurrentState_Z[5]),
	.D(arbRegSMCurrentState_Z[1]),
	.Y(N_231)
);
defparam \arbRegSMCurrentState_ns_i_0_a4[0] .INIT=16'h0001;
// @13:449
  CFG2 \arbRegSMCurrentState_RNO[13]  (
	.A(m0s0AddrSel),
	.B(arbRegSMCurrentState_Z[13]),
	.Y(N_69_i)
);
defparam \arbRegSMCurrentState_RNO[13] .INIT=4'h4;
// @13:449
  CFG2 \arbRegSMCurrentState_RNO[9]  (
	.A(m0s0AddrSel),
	.B(arbRegSMCurrentState_Z[9]),
	.Y(N_71_i)
);
defparam \arbRegSMCurrentState_RNO[9] .INIT=4'h4;
// @13:449
  CFG2 \arbRegSMCurrentState_RNO[5]  (
	.A(m0s0AddrSel),
	.B(arbRegSMCurrentState_Z[5]),
	.Y(N_73_i)
);
defparam \arbRegSMCurrentState_RNO[5] .INIT=4'h4;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI7PU61[0]  (
	.A(regHADDR[7]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.D(masterAddrInProg_0),
	.Y(N_45_i)
);
defparam \arbRegSMCurrentState_RNI7PU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI6OU61[0]  (
	.A(regHADDR[6]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.D(masterAddrInProg_0),
	.Y(N_43_i)
);
defparam \arbRegSMCurrentState_RNI6OU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI5NU61[0]  (
	.A(regHADDR[5]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.D(masterAddrInProg_0),
	.Y(N_41_i)
);
defparam \arbRegSMCurrentState_RNI5NU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI4MU61[0]  (
	.A(regHADDR[4]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.D(masterAddrInProg_0),
	.Y(N_39_i)
);
defparam \arbRegSMCurrentState_RNI4MU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI3LU61[0]  (
	.A(regHADDR[3]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.D(masterAddrInProg_0),
	.Y(N_37_i)
);
defparam \arbRegSMCurrentState_RNI3LU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI2KU61[0]  (
	.A(regHADDR[2]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.D(masterAddrInProg_0),
	.Y(N_35_i)
);
defparam \arbRegSMCurrentState_RNI2KU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI1JU61[0]  (
	.A(regHADDR[1]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.D(masterAddrInProg_0),
	.Y(N_33_i)
);
defparam \arbRegSMCurrentState_RNI1JU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI0IU61[0]  (
	.A(regHADDR[0]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.D(masterAddrInProg_0),
	.Y(N_31_i)
);
defparam \arbRegSMCurrentState_RNI0IU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNINL331[0]  (
	.A(regHADDR[16]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[16]),
	.D(masterAddrInProg_0),
	.Y(N_63_i)
);
defparam \arbRegSMCurrentState_RNINL331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNIMK331[0]  (
	.A(regHADDR[15]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[15]),
	.D(masterAddrInProg_0),
	.Y(N_61_i)
);
defparam \arbRegSMCurrentState_RNIMK331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNILJ331[0]  (
	.A(regHADDR[14]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[14]),
	.D(masterAddrInProg_0),
	.Y(N_59_i)
);
defparam \arbRegSMCurrentState_RNILJ331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNIKI331[0]  (
	.A(regHADDR[13]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[13]),
	.D(masterAddrInProg_0),
	.Y(N_57_i)
);
defparam \arbRegSMCurrentState_RNIKI331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNIJH331[0]  (
	.A(regHADDR[12]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.D(masterAddrInProg_0),
	.Y(N_55_i)
);
defparam \arbRegSMCurrentState_RNIJH331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNIIG331[0]  (
	.A(regHADDR[11]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.D(masterAddrInProg_0),
	.Y(N_53_i)
);
defparam \arbRegSMCurrentState_RNIIG331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNIHF331[0]  (
	.A(regHADDR[10]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.D(masterAddrInProg_0),
	.Y(N_51_i)
);
defparam \arbRegSMCurrentState_RNIHF331[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI9RU61[0]  (
	.A(regHADDR[9]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.D(masterAddrInProg_0),
	.Y(N_49_i)
);
defparam \arbRegSMCurrentState_RNI9RU61[0] .INIT=16'hB800;
// @20:161
  CFG4 \arbRegSMCurrentState_RNI8QU61[0]  (
	.A(regHADDR[8]),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.D(masterAddrInProg_0),
	.Y(N_47_i)
);
defparam \arbRegSMCurrentState_RNI8QU61[0] .INIT=16'hB800;
// @20:185
  CFG4 \arbRegSMCurrentState_RNI8O081[0]  (
	.A(regHWRITE),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.D(masterAddrInProg_0),
	.Y(N_65_i)
);
defparam \arbRegSMCurrentState_RNI8O081[0] .INIT=16'hB800;
// @13:449
  CFG4 \arbRegSMCurrentState_ns_i_a2[1]  (
	.A(N_231),
	.B(m0s0AddrSel),
	.C(arbRegSMCurrentState_Z[1]),
	.D(arbRegSMCurrentState_Z[0]),
	.Y(N_125)
);
defparam \arbRegSMCurrentState_ns_i_a2[1] .INIT=16'h000B;
// @14:216
  CFG3 \arbRegSMCurrentState_RNIT64P[0]  (
	.A(N_231),
	.B(m0s0AddrSel),
	.C(arbRegSMCurrentState_Z[0]),
	.Y(masterAddrInProg_0)
);
defparam \arbRegSMCurrentState_RNIT64P[0] .INIT=8'hF4;
// @13:449
  CFG4 \arbRegSMCurrentState_RNO[0]  (
	.A(N_231),
	.B(arbRegSMCurrentState_Z[0]),
	.C(m0s0AddrSel),
	.D(CoreAHBLite_0_AHBmslave0_HREADY),
	.Y(N_88_i)
);
defparam \arbRegSMCurrentState_RNO[0] .INIT=16'h00DC;
// @13:449
  CFG4 \arbRegSMCurrentState_RNO[1]  (
	.A(arbRegSMCurrentState_Z[1]),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.C(m0s0AddrSel),
	.D(N_125),
	.Y(N_90_i)
);
defparam \arbRegSMCurrentState_RNO[1] .INIT=16'h00CE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVEARBITER_Z3_0 */

module COREAHBLITE_SLAVESTAGE_0s_0_0_1 (
  regHADDR,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR,
  MDATASEL_0,
  CoreAHBLite_0_AHBmslave0_HSIZE,
  M0GATEDHSIZE_0,
  CoreAHBLite_0_AHBmslave0_HWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0,
  regHSIZE_0,
  masterAddrInProg_0,
  m0s0AddrSel,
  N_45_i,
  N_43_i,
  N_41_i,
  N_39_i,
  N_37_i,
  N_35_i,
  N_33_i,
  N_31_i,
  N_63_i,
  N_61_i,
  N_59_i,
  N_57_i,
  N_55_i,
  N_53_i,
  N_51_i,
  N_49_i,
  N_47_i,
  regHWRITE,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  N_65_i,
  s0m0DataReady_i_m,
  masterRegAddrSel,
  CoreAHBLite_0_AHBmslave0_HREADY,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
input [16:0] regHADDR ;
input [16:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR ;
input MDATASEL_0 ;
output [1:0] CoreAHBLite_0_AHBmslave0_HSIZE ;
input M0GATEDHSIZE_0 ;
output [31:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
input regHSIZE_0 ;
output masterAddrInProg_0 ;
input m0s0AddrSel ;
output N_45_i ;
output N_43_i ;
output N_41_i ;
output N_39_i ;
output N_37_i ;
output N_35_i ;
output N_33_i ;
output N_31_i ;
output N_63_i ;
output N_61_i ;
output N_59_i ;
output N_57_i ;
output N_55_i ;
output N_53_i ;
output N_51_i ;
output N_49_i ;
output N_47_i ;
input regHWRITE ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output N_65_i ;
output s0m0DataReady_i_m ;
input masterRegAddrSel ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire MDATASEL_0 ;
wire M0GATEDHSIZE_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
wire regHSIZE_0 ;
wire masterAddrInProg_0 ;
wire m0s0AddrSel ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_39_i ;
wire N_37_i ;
wire N_35_i ;
wire N_33_i ;
wire N_31_i ;
wire N_63_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_55_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_47_i ;
wire regHWRITE ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire N_65_i ;
wire s0m0DataReady_i_m ;
wire masterRegAddrSel ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire HREADYOUT_m_0_1 ;
wire VCC ;
wire GND ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
// @14:79
  SLE \masterDataInProg[0]  (
	.Q(HREADYOUT_m_0_1),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(masterAddrInProg_0),
	.EN(CoreAHBLite_0_AHBmslave0_HREADY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:101
  CFG4 \HSIZE[1]  (
	.A(regHSIZE_0),
	.B(masterRegAddrSel),
	.C(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0),
	.D(masterAddrInProg_0),
	.Y(CoreAHBLite_0_AHBmslave0_HSIZE[1])
);
defparam \HSIZE[1] .INIT=16'hB800;
// @14:159
  CFG2 \HWDATA[0]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[0])
);
defparam \HWDATA[0] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[1]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[1])
);
defparam \HWDATA[1] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[2]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[2]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[2])
);
defparam \HWDATA[2] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[3]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[3]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[3])
);
defparam \HWDATA[3] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[4]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[4]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[4])
);
defparam \HWDATA[4] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[5]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[5]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[5])
);
defparam \HWDATA[5] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[6]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[6]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[6])
);
defparam \HWDATA[6] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[7]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[7]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[7])
);
defparam \HWDATA[7] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[8]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[8])
);
defparam \HWDATA[8] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[9]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[9])
);
defparam \HWDATA[9] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[10]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[10])
);
defparam \HWDATA[10] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[11]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[11])
);
defparam \HWDATA[11] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[12]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[12])
);
defparam \HWDATA[12] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[13]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[13])
);
defparam \HWDATA[13] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[14]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[14])
);
defparam \HWDATA[14] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[15]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[15]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[15])
);
defparam \HWDATA[15] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[16]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[16]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[16])
);
defparam \HWDATA[16] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[17]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[17])
);
defparam \HWDATA[17] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[18]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[18])
);
defparam \HWDATA[18] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[19]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[19])
);
defparam \HWDATA[19] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[20]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[20]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[20])
);
defparam \HWDATA[20] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[21]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[21]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[21])
);
defparam \HWDATA[21] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[22]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[22]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[22])
);
defparam \HWDATA[22] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[23]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[23]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[23])
);
defparam \HWDATA[23] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[24]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[24])
);
defparam \HWDATA[24] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[25]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[25])
);
defparam \HWDATA[25] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[26]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[26]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[26])
);
defparam \HWDATA[26] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[27]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[27])
);
defparam \HWDATA[27] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[28]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[28])
);
defparam \HWDATA[28] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[29]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[29])
);
defparam \HWDATA[29] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[30]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[30])
);
defparam \HWDATA[30] .INIT=4'h8;
// @14:159
  CFG2 \HWDATA[31]  (
	.A(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31]),
	.B(HREADYOUT_m_0_1),
	.Y(CoreAHBLite_0_AHBmslave0_HWDATA[31])
);
defparam \HWDATA[31] .INIT=4'h8;
// @14:101
  CFG2 \HSIZE[0]  (
	.A(masterAddrInProg_0),
	.B(M0GATEDHSIZE_0),
	.Y(CoreAHBLite_0_AHBmslave0_HSIZE[0])
);
defparam \HSIZE[0] .INIT=4'h8;
// @17:258
  CFG3 \masterDataInProg_RNISV4N[0]  (
	.A(HREADYOUT_m_0_1),
	.B(MDATASEL_0),
	.C(CoreAHBLite_0_AHBmslave0_HREADY),
	.Y(s0m0DataReady_i_m)
);
defparam \masterDataInProg_RNISV4N[0] .INIT=8'h4C;
// @14:87
  COREAHBLITE_SLAVEARBITER_Z3_0 slave_arbiter (
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[16:0]),
	.regHADDR(regHADDR[16:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.N_65_i(N_65_i),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE(regHWRITE),
	.N_47_i(N_47_i),
	.N_49_i(N_49_i),
	.N_51_i(N_51_i),
	.N_53_i(N_53_i),
	.N_55_i(N_55_i),
	.N_57_i(N_57_i),
	.N_59_i(N_59_i),
	.N_61_i(N_61_i),
	.N_63_i(N_63_i),
	.N_31_i(N_31_i),
	.N_33_i(N_33_i),
	.N_35_i(N_35_i),
	.N_37_i(N_37_i),
	.N_39_i(N_39_i),
	.N_41_i(N_41_i),
	.N_43_i(N_43_i),
	.N_45_i(N_45_i),
	.masterRegAddrSel(masterRegAddrSel),
	.m0s0AddrSel(m0s0AddrSel),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVESTAGE_0s_0_0_1 */

module COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s (
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  CoreAHBLite_0_AHBmslave0_HWDATA,
  CoreAHBLite_0_AHBmslave0_HSIZE,
  MDATASEL_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  CoreAHBLite_0_AHBmslave0_HRDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  M0GATEDHSIZE_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  masterAddrInProg_0,
  N_65_i,
  N_47_i,
  N_49_i,
  N_51_i,
  N_53_i,
  N_55_i,
  N_57_i,
  N_59_i,
  N_61_i,
  N_63_i,
  N_31_i,
  N_33_i,
  N_35_i,
  N_37_i,
  N_39_i,
  N_41_i,
  N_43_i,
  N_45_i,
  MSS_HPMS_READY_int_arst,
  GL0_INST,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  GATEDHTRANS_i_m2,
  N_6,
  un1_SDATASELInt_18_i,
  defSlaveSMNextState,
  HREADY_M_pre_20_iv_i,
  CoreAHBLite_0_AHBmslave0_HREADY,
  N_29_1,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0
)
;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output [31:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
output [1:0] CoreAHBLite_0_AHBmslave0_HSIZE ;
output MDATASEL_0 ;
input [1:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input [31:0] CoreAHBLite_0_AHBmslave0_HRDATA ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
output M0GATEDHSIZE_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output masterAddrInProg_0 ;
output N_65_i ;
output N_47_i ;
output N_49_i ;
output N_51_i ;
output N_53_i ;
output N_55_i ;
output N_57_i ;
output N_59_i ;
output N_61_i ;
output N_63_i ;
output N_31_i ;
output N_33_i ;
output N_35_i ;
output N_37_i ;
output N_39_i ;
output N_41_i ;
output N_43_i ;
output N_45_i ;
input MSS_HPMS_READY_int_arst ;
input GL0_INST ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output GATEDHTRANS_i_m2 ;
output N_6 ;
output un1_SDATASELInt_18_i ;
output defSlaveSMNextState ;
output HREADY_M_pre_20_iv_i ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
input N_29_1 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire MDATASEL_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire M0GATEDHSIZE_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire masterAddrInProg_0 ;
wire N_65_i ;
wire N_47_i ;
wire N_49_i ;
wire N_51_i ;
wire N_53_i ;
wire N_55_i ;
wire N_57_i ;
wire N_59_i ;
wire N_61_i ;
wire N_63_i ;
wire N_31_i ;
wire N_33_i ;
wire N_35_i ;
wire N_37_i ;
wire N_39_i ;
wire N_41_i ;
wire N_43_i ;
wire N_45_i ;
wire MSS_HPMS_READY_int_arst ;
wire GL0_INST ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire GATEDHTRANS_i_m2 ;
wire N_6 ;
wire un1_SDATASELInt_18_i ;
wire defSlaveSMNextState ;
wire HREADY_M_pre_20_iv_i ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire N_29_1 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire [1:1] regHSIZE;
wire [16:0] regHADDR;
wire s0m0DataReady_i_m ;
wire m0s0AddrSel ;
wire regHWRITE ;
wire masterRegAddrSel ;
wire GND ;
wire VCC ;
// @18:2639
  COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 masterstage_0 (
	.masterAddrInProg_0(masterAddrInProg_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.CoreAHBLite_0_AHBmslave0_HRDATA(CoreAHBLite_0_AHBmslave0_HRDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.regHSIZE_0(regHSIZE[1]),
	.MDATASEL_0(MDATASEL_0),
	.regHADDR(regHADDR[16:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.N_29_1(N_29_1),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.s0m0DataReady_i_m(s0m0DataReady_i_m),
	.defSlaveSMNextState(defSlaveSMNextState),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.N_6(N_6),
	.m0s0AddrSel(m0s0AddrSel),
	.GATEDHTRANS_i_m2_1z(GATEDHTRANS_i_m2),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE_1z(regHWRITE),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.masterRegAddrSel_1z(masterRegAddrSel)
);
// @18:2890
  COREAHBLITE_SLAVESTAGE_0s_0_0_1 slavestage_0 (
	.regHADDR(regHADDR[16:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR({Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0}),
	.MDATASEL_0(MDATASEL_0),
	.CoreAHBLite_0_AHBmslave0_HSIZE(CoreAHBLite_0_AHBmslave0_HSIZE[1:0]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.regHSIZE_0(regHSIZE[1]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.m0s0AddrSel(m0s0AddrSel),
	.N_45_i(N_45_i),
	.N_43_i(N_43_i),
	.N_41_i(N_41_i),
	.N_39_i(N_39_i),
	.N_37_i(N_37_i),
	.N_35_i(N_35_i),
	.N_33_i(N_33_i),
	.N_31_i(N_31_i),
	.N_63_i(N_63_i),
	.N_61_i(N_61_i),
	.N_59_i(N_59_i),
	.N_57_i(N_57_i),
	.N_55_i(N_55_i),
	.N_53_i(N_53_i),
	.N_51_i(N_51_i),
	.N_49_i(N_49_i),
	.N_47_i(N_47_i),
	.regHWRITE(regHWRITE),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.N_65_i(N_65_i),
	.s0m0DataReady_i_m(s0m0DataReady_i_m),
	.masterRegAddrSel(masterRegAddrSel),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s */

module CoreAHBLite_Z4 (
  masterAddrInProg_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  M0GATEDHSIZE_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  CoreAHBLite_0_AHBmslave0_HRDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  MDATASEL_0,
  CoreAHBLite_0_AHBmslave0_HSIZE,
  CoreAHBLite_0_AHBmslave0_HWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  N_29_1,
  CoreAHBLite_0_AHBmslave0_HREADY,
  HREADY_M_pre_20_iv_i,
  defSlaveSMNextState,
  un1_SDATASELInt_18_i,
  N_6,
  GATEDHTRANS_i_m2,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  GL0_INST,
  MSS_HPMS_READY_int_arst,
  N_45_i,
  N_43_i,
  N_41_i,
  N_39_i,
  N_37_i,
  N_35_i,
  N_33_i,
  N_31_i,
  N_63_i,
  N_61_i,
  N_59_i,
  N_57_i,
  N_55_i,
  N_53_i,
  N_51_i,
  N_49_i,
  N_47_i,
  N_65_i
)
;
output masterAddrInProg_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output M0GATEDHSIZE_0 ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
input [31:0] CoreAHBLite_0_AHBmslave0_HRDATA ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input [1:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output MDATASEL_0 ;
output [1:0] CoreAHBLite_0_AHBmslave0_HSIZE ;
output [31:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input N_29_1 ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
output HREADY_M_pre_20_iv_i ;
output defSlaveSMNextState ;
output un1_SDATASELInt_18_i ;
output N_6 ;
output GATEDHTRANS_i_m2 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
output N_45_i ;
output N_43_i ;
output N_41_i ;
output N_39_i ;
output N_37_i ;
output N_35_i ;
output N_33_i ;
output N_31_i ;
output N_63_i ;
output N_61_i ;
output N_59_i ;
output N_57_i ;
output N_55_i ;
output N_53_i ;
output N_51_i ;
output N_49_i ;
output N_47_i ;
output N_65_i ;
wire masterAddrInProg_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire M0GATEDHSIZE_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire MDATASEL_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire N_29_1 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire HREADY_M_pre_20_iv_i ;
wire defSlaveSMNextState ;
wire un1_SDATASELInt_18_i ;
wire N_6 ;
wire GATEDHTRANS_i_m2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_39_i ;
wire N_37_i ;
wire N_35_i ;
wire N_33_i ;
wire N_31_i ;
wire N_63_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_55_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_47_i ;
wire N_65_i ;
wire GND ;
wire VCC ;
// @19:541
  COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s matrix4x16 (
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:0]),
	.CoreAHBLite_0_AHBmslave0_HSIZE(CoreAHBLite_0_AHBmslave0_HSIZE[1:0]),
	.MDATASEL_0(MDATASEL_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.CoreAHBLite_0_AHBmslave0_HRDATA(CoreAHBLite_0_AHBmslave0_HRDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.masterAddrInProg_0(masterAddrInProg_0),
	.N_65_i(N_65_i),
	.N_47_i(N_47_i),
	.N_49_i(N_49_i),
	.N_51_i(N_51_i),
	.N_53_i(N_53_i),
	.N_55_i(N_55_i),
	.N_57_i(N_57_i),
	.N_59_i(N_59_i),
	.N_61_i(N_61_i),
	.N_63_i(N_63_i),
	.N_31_i(N_31_i),
	.N_33_i(N_33_i),
	.N_35_i(N_35_i),
	.N_37_i(N_37_i),
	.N_39_i(N_39_i),
	.N_41_i(N_41_i),
	.N_43_i(N_43_i),
	.N_45_i(N_45_i),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.GL0_INST(GL0_INST),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.GATEDHTRANS_i_m2(GATEDHTRANS_i_m2),
	.N_6(N_6),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.defSlaveSMNextState(defSlaveSMNextState),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.N_29_1(N_29_1),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite_Z4 */

module AHBLSramIf (
  MDATASEL_0,
  ahbsram_size_0,
  masterAddrInProg_0,
  ahbsram_addr,
  CoreAHBLite_0_AHBmslave0_HSIZE,
  HSIZE_d_0,
  GATEDHTRANS_i_m2,
  defSlaveSMNextState,
  un1_SDATASELInt_18_i,
  ahbsram_write_1z,
  N_29_1,
  N_99,
  sramahb_ack,
  CoreAHBLite_0_AHBmslave0_HREADY,
  N_13_0,
  N_6,
  ahbsram_req_1z,
  N_47_i,
  N_49_i,
  N_51_i,
  N_53_i,
  N_55_i,
  N_57_i,
  N_59_i,
  N_61_i,
  N_63_i,
  N_31_i,
  N_33_i,
  N_35_i,
  N_37_i,
  N_39_i,
  N_41_i,
  N_43_i,
  N_45_i,
  N_65_i,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
input MDATASEL_0 ;
output ahbsram_size_0 ;
input masterAddrInProg_0 ;
output [16:0] ahbsram_addr ;
input [1:0] CoreAHBLite_0_AHBmslave0_HSIZE ;
output HSIZE_d_0 ;
input GATEDHTRANS_i_m2 ;
input defSlaveSMNextState ;
input un1_SDATASELInt_18_i ;
output ahbsram_write_1z ;
output N_29_1 ;
output N_99 ;
input sramahb_ack ;
output CoreAHBLite_0_AHBmslave0_HREADY ;
input N_13_0 ;
input N_6 ;
output ahbsram_req_1z ;
input N_47_i ;
input N_49_i ;
input N_51_i ;
input N_53_i ;
input N_55_i ;
input N_57_i ;
input N_59_i ;
input N_61_i ;
input N_63_i ;
input N_31_i ;
input N_33_i ;
input N_35_i ;
input N_37_i ;
input N_39_i ;
input N_41_i ;
input N_43_i ;
input N_45_i ;
input N_65_i ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire MDATASEL_0 ;
wire ahbsram_size_0 ;
wire masterAddrInProg_0 ;
wire HSIZE_d_0 ;
wire GATEDHTRANS_i_m2 ;
wire defSlaveSMNextState ;
wire un1_SDATASELInt_18_i ;
wire ahbsram_write_1z ;
wire N_29_1 ;
wire N_99 ;
wire sramahb_ack ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire N_13_0 ;
wire N_6 ;
wire ahbsram_req_1z ;
wire N_47_i ;
wire N_49_i ;
wire N_51_i ;
wire N_53_i ;
wire N_55_i ;
wire N_57_i ;
wire N_59_i ;
wire N_61_i ;
wire N_63_i ;
wire N_31_i ;
wire N_33_i ;
wire N_35_i ;
wire N_37_i ;
wire N_39_i ;
wire N_41_i ;
wire N_43_i ;
wire N_45_i ;
wire N_65_i ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire [1:0] ahbcurr_state_Z;
wire [1:0] ahbcurr_state_ns;
wire [1:1] HSIZE_d_Z;
wire VCC ;
wire GND ;
wire ahbsram_req_d1_Z ;
wire CoreAHBLite_0_AHBmslave0_HREADY_i ;
wire HWRITE_d_Z ;
wire latchahbcmd_0_sqmuxa ;
wire validahbcmd ;
wire N_2 ;
wire N_7 ;
wire N_230 ;
wire N_566 ;
wire N_153 ;
wire N_152 ;
wire N_151 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
// @20:185
  SLE \ahbcurr_state[1]  (
	.Q(ahbcurr_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ahbcurr_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:185
  SLE \ahbcurr_state[0]  (
	.Q(ahbcurr_state_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ahbcurr_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:251
  SLE ahbsram_req_d1 (
	.Q(ahbsram_req_d1_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(CoreAHBLite_0_AHBmslave0_HREADY_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE HWRITE_d (
	.Q(HWRITE_d_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_65_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[7]  (
	.Q(ahbsram_addr[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_45_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[6]  (
	.Q(ahbsram_addr[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_43_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[5]  (
	.Q(ahbsram_addr[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_41_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[4]  (
	.Q(ahbsram_addr[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_39_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[3]  (
	.Q(ahbsram_addr[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_37_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[2]  (
	.Q(ahbsram_addr[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_35_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[1]  (
	.Q(ahbsram_addr[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_33_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[0]  (
	.Q(ahbsram_addr[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_31_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HSIZE_d[1]  (
	.Q(HSIZE_d_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(CoreAHBLite_0_AHBmslave0_HSIZE[1]),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HSIZE_d[0]  (
	.Q(HSIZE_d_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(CoreAHBLite_0_AHBmslave0_HSIZE[0]),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[16]  (
	.Q(ahbsram_addr[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_63_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[15]  (
	.Q(ahbsram_addr[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_61_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[14]  (
	.Q(ahbsram_addr[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_59_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[13]  (
	.Q(ahbsram_addr[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_57_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[12]  (
	.Q(ahbsram_addr[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_55_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[11]  (
	.Q(ahbsram_addr[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_53_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[10]  (
	.Q(ahbsram_addr[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_51_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[9]  (
	.Q(ahbsram_addr[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_49_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:161
  SLE \HADDR_d[8]  (
	.Q(ahbsram_addr[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_47_i),
	.EN(latchahbcmd_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:261
  CFG3 ahbsram_req (
	.A(ahbcurr_state_Z[1]),
	.B(ahbsram_req_d1_Z),
	.C(ahbcurr_state_Z[0]),
	.Y(ahbsram_req_1z)
);
defparam ahbsram_req.INIT=8'h32;
  CFG4 \HSIZE_d_RNIMRE82[1]  (
	.A(N_6),
	.B(masterAddrInProg_0),
	.C(HSIZE_d_Z[1]),
	.D(N_13_0),
	.Y(ahbsram_size_0)
);
defparam \HSIZE_d_RNIMRE82[1] .INIT=16'hF088;
// @20:185
  CFG2 ahbcurr_state_s0_0_a2_i (
	.A(ahbcurr_state_Z[0]),
	.B(ahbcurr_state_Z[1]),
	.Y(CoreAHBLite_0_AHBmslave0_HREADY_i)
);
defparam ahbcurr_state_s0_0_a2_i.INIT=4'hE;
// @20:185
  CFG2 \ahbcurr_state_ns_1_0_.m1  (
	.A(N_65_i),
	.B(validahbcmd),
	.Y(N_2)
);
defparam \ahbcurr_state_ns_1_0_.m1 .INIT=4'h8;
// @20:185
  CFG2 ahbcurr_state_s0_0_a2 (
	.A(ahbcurr_state_Z[0]),
	.B(ahbcurr_state_Z[1]),
	.Y(CoreAHBLite_0_AHBmslave0_HREADY)
);
defparam ahbcurr_state_s0_0_a2.INIT=4'h1;
// @20:185
  CFG2 \ahbcurr_state_ns_1_0_.m6  (
	.A(N_65_i),
	.B(validahbcmd),
	.Y(N_7)
);
defparam \ahbcurr_state_ns_1_0_.m6 .INIT=4'h4;
// @20:201
  CFG2 latchahbcmd_0_sqmuxa_0_a3 (
	.A(validahbcmd),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.Y(latchahbcmd_0_sqmuxa)
);
defparam latchahbcmd_0_sqmuxa_0_a3.INIT=4'h8;
  CFG2 ahbcurr_state_s0_0_a2_RNI06EL (
	.A(CoreAHBLite_0_AHBmslave0_HREADY),
	.B(sramahb_ack),
	.Y(N_99)
);
defparam ahbcurr_state_s0_0_a2_RNI06EL.INIT=4'hE;
// @20:149
  CFG2 validahbcmd_i_1 (
	.A(masterAddrInProg_0),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.Y(N_29_1)
);
defparam validahbcmd_i_1.INIT=4'h7;
// @20:246
  CFG3 ahbsram_write (
	.A(HWRITE_d_Z),
	.B(sramahb_ack),
	.C(ahbsram_req_1z),
	.Y(ahbsram_write_1z)
);
defparam ahbsram_write.INIT=8'h20;
// @20:185
  CFG4 \ahbcurr_state_ns_1_0_.m5  (
	.A(ahbcurr_state_Z[1]),
	.B(sramahb_ack),
	.C(N_2),
	.D(ahbcurr_state_Z[0]),
	.Y(ahbcurr_state_ns[0])
);
defparam \ahbcurr_state_ns_1_0_.m5 .INIT=16'h1150;
// @20:185
  CFG4 \ahbcurr_state_ns_1_0_.m8  (
	.A(ahbcurr_state_Z[1]),
	.B(sramahb_ack),
	.C(N_7),
	.D(ahbcurr_state_Z[0]),
	.Y(ahbcurr_state_ns[1])
);
defparam \ahbcurr_state_ns_1_0_.m8 .INIT=16'h0072;
// @20:149
  CFG3 validahbcmd_i_a2 (
	.A(un1_SDATASELInt_18_i),
	.B(MDATASEL_0),
	.C(defSlaveSMNextState),
	.Y(N_230)
);
defparam validahbcmd_i_a2.INIT=8'h10;
// @20:149
  CFG4 validahbcmd_m1_e_0 (
	.A(N_230),
	.B(CoreAHBLite_0_AHBmslave0_HREADY),
	.C(masterAddrInProg_0),
	.D(GATEDHTRANS_i_m2),
	.Y(validahbcmd)
);
defparam validahbcmd_m1_e_0.INIT=16'h4000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* AHBLSramIf */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s (
  CoreAHBLite_0_AHBmslave0_HWDATA,
  ahbsram_addr,
  ahbsram_size_0,
  wen_a7_yy_0,
  wen_a15_yy_0,
  sram_wen_mem_m4_0,
  ram_rdata,
  ckRdAddr_0,
  MSS_HPMS_READY_int,
  N_30,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
input [7:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [16:0] ahbsram_addr ;
input ahbsram_size_0 ;
output wen_a7_yy_0 ;
output wen_a15_yy_0 ;
input sram_wen_mem_m4_0 ;
output [7:0] ram_rdata ;
output ckRdAddr_0 ;
input MSS_HPMS_READY_int ;
input N_30 ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire ahbsram_size_0 ;
wire wen_a7_yy_0 ;
wire wen_a15_yy_0 ;
wire sram_wen_mem_m4_0 ;
wire ckRdAddr_0 ;
wire MSS_HPMS_READY_int ;
wire N_30 ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire [17:0] readData7;
wire [17:0] readData15;
wire [17:0] readData6;
wire [17:0] readData14;
wire [17:0] readData5;
wire [17:0] readData13;
wire [17:0] readData4;
wire [17:0] readData12;
wire [17:0] readData3;
wire [17:0] readData11;
wire [17:0] readData2;
wire [17:0] readData10;
wire [17:0] readData1;
wire [17:0] readData9;
wire [17:0] readData0;
wire [17:0] readData8;
wire [0:0] wen_a15_xx_2;
wire [0:0] wen_a7_xx_2;
wire [0:0] wen_a15;
wire [0:0] wen_a7;
wire [17:0] block0_B_DOUT;
wire [17:0] block1_B_DOUT;
wire [17:0] block2_B_DOUT;
wire [17:0] block3_B_DOUT;
wire [17:0] block4_B_DOUT;
wire [17:0] block5_B_DOUT;
wire [17:0] block6_B_DOUT;
wire [17:0] block7_B_DOUT;
wire [17:0] block8_B_DOUT;
wire [17:0] block9_B_DOUT;
wire [17:0] block10_B_DOUT;
wire [17:0] block11_B_DOUT;
wire [17:0] block12_B_DOUT;
wire [17:0] block13_B_DOUT;
wire [17:0] block14_B_DOUT;
wire [17:0] block15_B_DOUT;
wire VCC ;
wire GND ;
wire N_1 ;
wire lsram_2k_BUSY_0 ;
wire lsram_2k_BUSY_1 ;
wire lsram_2k_BUSY_2 ;
wire lsram_2k_BUSY_3 ;
wire lsram_2k_BUSY_4 ;
wire lsram_2k_BUSY_5 ;
wire lsram_2k_BUSY_6 ;
wire lsram_2k_BUSY_7 ;
wire lsram_2k_BUSY_8 ;
wire lsram_2k_BUSY_9 ;
wire lsram_2k_BUSY_10 ;
wire lsram_2k_BUSY_11 ;
wire lsram_2k_BUSY_12 ;
wire lsram_2k_BUSY_13 ;
wire lsram_2k_BUSY_14 ;
wire lsram_2k_BUSY_15 ;
// @21:229
  SLE \ckRdAddr[14]  (
	.Q(ckRdAddr_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ahbsram_addr[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:2472
  CFG3 \readData[7]  (
	.A(readData7[0]),
	.B(ckRdAddr_0),
	.C(readData15[0]),
	.Y(ram_rdata[7])
);
defparam \readData[7] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[6]  (
	.A(readData6[0]),
	.B(ckRdAddr_0),
	.C(readData14[0]),
	.Y(ram_rdata[6])
);
defparam \readData[6] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[5]  (
	.A(readData5[0]),
	.B(ckRdAddr_0),
	.C(readData13[0]),
	.Y(ram_rdata[5])
);
defparam \readData[5] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[4]  (
	.A(readData4[0]),
	.B(ckRdAddr_0),
	.C(readData12[0]),
	.Y(ram_rdata[4])
);
defparam \readData[4] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[3]  (
	.A(readData3[0]),
	.B(ckRdAddr_0),
	.C(readData11[0]),
	.Y(ram_rdata[3])
);
defparam \readData[3] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[2]  (
	.A(readData2[0]),
	.B(ckRdAddr_0),
	.C(readData10[0]),
	.Y(ram_rdata[2])
);
defparam \readData[2] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[1]  (
	.A(readData1[0]),
	.B(ckRdAddr_0),
	.C(readData9[0]),
	.Y(ram_rdata[1])
);
defparam \readData[1] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[0]  (
	.A(readData0[0]),
	.B(ckRdAddr_0),
	.C(readData8[0]),
	.Y(ram_rdata[0])
);
defparam \readData[0] .INIT=8'hE2;
// @21:2413
  CFG2 \wen_a15_yy[0]  (
	.A(sram_wen_mem_m4_0),
	.B(ahbsram_addr[16]),
	.Y(wen_a15_yy_0)
);
defparam \wen_a15_yy[0] .INIT=4'h8;
// @21:2413
  CFG2 \wen_a7_yy[0]  (
	.A(sram_wen_mem_m4_0),
	.B(ahbsram_addr[16]),
	.Y(wen_a7_yy_0)
);
defparam \wen_a7_yy[0] .INIT=4'h2;
// @21:2413
  CFG4 \wen_a15_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a15_xx_2[0])
);
defparam \wen_a15_xx[0] .INIT=16'h0008;
// @21:2413
  CFG4 \wen_a7_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a7_xx_2[0])
);
defparam \wen_a7_xx[0] .INIT=16'h0004;
  CFG4 \wen_a15_xx_RNI7OVV2[0]  (
	.A(wen_a15_xx_2[0]),
	.B(wen_a15_yy_0),
	.C(N_30),
	.D(ahbsram_size_0),
	.Y(wen_a15[0])
);
defparam \wen_a15_xx_RNI7OVV2[0] .INIT=16'hCCCA;
  CFG4 \wen_a7_xx_RNI9T1P2[0]  (
	.A(wen_a7_xx_2[0]),
	.B(wen_a7_yy_0),
	.C(N_30),
	.D(ahbsram_size_0),
	.Y(wen_a7[0])
);
defparam \wen_a7_xx_RNI9T1P2[0] .INIT=16'hCCCA;
// @21:3028
  RAM1K18 block0 (
	.A_DOUT(readData0[17:0]),
	.B_DOUT(block0_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_0),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[0]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[0]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:3008
  RAM1K18 block1 (
	.A_DOUT(readData1[17:0]),
	.B_DOUT(block1_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_1),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[1]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[1]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2988
  RAM1K18 block2 (
	.A_DOUT(readData2[17:0]),
	.B_DOUT(block2_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_2),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[2]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[2]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2968
  RAM1K18 block3 (
	.A_DOUT(readData3[17:0]),
	.B_DOUT(block3_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_3),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[3]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[3]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2948
  RAM1K18 block4 (
	.A_DOUT(readData4[17:0]),
	.B_DOUT(block4_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_4),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[4]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[4]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2928
  RAM1K18 block5 (
	.A_DOUT(readData5[17:0]),
	.B_DOUT(block5_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_5),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[5]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[5]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2908
  RAM1K18 block6 (
	.A_DOUT(readData6[17:0]),
	.B_DOUT(block6_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_6),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[6]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[6]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2888
  RAM1K18 block7 (
	.A_DOUT(readData7[17:0]),
	.B_DOUT(block7_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_7),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[7]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[7]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2868
  RAM1K18 block8 (
	.A_DOUT(readData8[17:0]),
	.B_DOUT(block8_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_8),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[0]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[0]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2848
  RAM1K18 block9 (
	.A_DOUT(readData9[17:0]),
	.B_DOUT(block9_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_9),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[1]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[1]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2828
  RAM1K18 block10 (
	.A_DOUT(readData10[17:0]),
	.B_DOUT(block10_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_10),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[2]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[2]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2808
  RAM1K18 block11 (
	.A_DOUT(readData11[17:0]),
	.B_DOUT(block11_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_11),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[3]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[3]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2788
  RAM1K18 block12 (
	.A_DOUT(readData12[17:0]),
	.B_DOUT(block12_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_12),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[4]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[4]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2768
  RAM1K18 block13 (
	.A_DOUT(readData13[17:0]),
	.B_DOUT(block13_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_13),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[5]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[5]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2748
  RAM1K18 block14 (
	.A_DOUT(readData14[17:0]),
	.B_DOUT(block14_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_14),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[6]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[6]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2728
  RAM1K18 block15 (
	.A_DOUT(readData15[17:0]),
	.B_DOUT(block15_B_DOUT[17:0]),
	.BUSY(lsram_2k_BUSY_15),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[7]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[7]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_0 (
  CoreAHBLite_0_AHBmslave0_HWDATA,
  ahbsram_addr,
  wen_a7_yy_0,
  ahbsram_size_0,
  wen_a15_yy_0,
  sram_wen_mem_m4_0,
  ram_rdata,
  ckRdAddr_0,
  MSS_HPMS_READY_int,
  GL0_INST,
  N_30
)
;
input [15:8] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [16:0] ahbsram_addr ;
input wen_a7_yy_0 ;
input ahbsram_size_0 ;
input wen_a15_yy_0 ;
input sram_wen_mem_m4_0 ;
output [15:8] ram_rdata ;
input ckRdAddr_0 ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
input N_30 ;
wire wen_a7_yy_0 ;
wire ahbsram_size_0 ;
wire wen_a15_yy_0 ;
wire sram_wen_mem_m4_0 ;
wire ckRdAddr_0 ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire N_30 ;
wire [17:0] readData7;
wire [17:0] readData15;
wire [17:0] readData6;
wire [17:0] readData14;
wire [17:0] readData5;
wire [17:0] readData13;
wire [17:0] readData4;
wire [17:0] readData12;
wire [17:0] readData3;
wire [17:0] readData11;
wire [17:0] readData2;
wire [17:0] readData10;
wire [17:0] readData1;
wire [17:0] readData9;
wire [17:0] readData0;
wire [17:0] readData8;
wire [0:0] wen_a15_xx_1;
wire [0:0] wen_a7_xx_1;
wire [0:0] wen_a15;
wire [0:0] wen_a7;
wire [17:0] block0_B_DOUT_0;
wire [17:0] block1_B_DOUT_0;
wire [17:0] block2_B_DOUT_0;
wire [17:0] block3_B_DOUT_0;
wire [17:0] block4_B_DOUT_0;
wire [17:0] block5_B_DOUT_0;
wire [17:0] block6_B_DOUT_0;
wire [17:0] block7_B_DOUT_0;
wire [17:0] block8_B_DOUT_0;
wire [17:0] block9_B_DOUT_0;
wire [17:0] block10_B_DOUT_0;
wire [17:0] block11_B_DOUT_0;
wire [17:0] block12_B_DOUT_0;
wire [17:0] block13_B_DOUT_0;
wire [17:0] block14_B_DOUT_0;
wire [17:0] block15_B_DOUT_0;
wire N_1 ;
wire lsram_2k_BUSY_0 ;
wire VCC ;
wire GND ;
wire lsram_2k_BUSY_1 ;
wire lsram_2k_BUSY_2 ;
wire lsram_2k_BUSY_3 ;
wire lsram_2k_BUSY_4 ;
wire lsram_2k_BUSY_5 ;
wire lsram_2k_BUSY_6 ;
wire lsram_2k_BUSY_7 ;
wire lsram_2k_BUSY_8 ;
wire lsram_2k_BUSY_9 ;
wire lsram_2k_BUSY_10 ;
wire lsram_2k_BUSY_11 ;
wire lsram_2k_BUSY_12 ;
wire lsram_2k_BUSY_13 ;
wire lsram_2k_BUSY_14 ;
wire lsram_2k_BUSY_15 ;
// @21:2472
  CFG3 \readData[7]  (
	.A(readData7[0]),
	.B(ckRdAddr_0),
	.C(readData15[0]),
	.Y(ram_rdata[15])
);
defparam \readData[7] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[6]  (
	.A(readData6[0]),
	.B(ckRdAddr_0),
	.C(readData14[0]),
	.Y(ram_rdata[14])
);
defparam \readData[6] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[5]  (
	.A(readData5[0]),
	.B(ckRdAddr_0),
	.C(readData13[0]),
	.Y(ram_rdata[13])
);
defparam \readData[5] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[4]  (
	.A(readData4[0]),
	.B(ckRdAddr_0),
	.C(readData12[0]),
	.Y(ram_rdata[12])
);
defparam \readData[4] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[3]  (
	.A(readData3[0]),
	.B(ckRdAddr_0),
	.C(readData11[0]),
	.Y(ram_rdata[11])
);
defparam \readData[3] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[2]  (
	.A(readData2[0]),
	.B(ckRdAddr_0),
	.C(readData10[0]),
	.Y(ram_rdata[10])
);
defparam \readData[2] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[1]  (
	.A(readData1[0]),
	.B(ckRdAddr_0),
	.C(readData9[0]),
	.Y(ram_rdata[9])
);
defparam \readData[1] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[0]  (
	.A(readData0[0]),
	.B(ckRdAddr_0),
	.C(readData8[0]),
	.Y(ram_rdata[8])
);
defparam \readData[0] .INIT=8'hE2;
// @21:2413
  CFG4 \wen_a15_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a15_xx_1[0])
);
defparam \wen_a15_xx[0] .INIT=16'h0080;
// @21:2413
  CFG4 \wen_a7_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a7_xx_1[0])
);
defparam \wen_a7_xx[0] .INIT=16'h0040;
  CFG4 \wen_a15_xx_RNI86RU2[0]  (
	.A(wen_a15_yy_0),
	.B(wen_a15_xx_1[0]),
	.C(ahbsram_size_0),
	.D(N_30),
	.Y(wen_a15[0])
);
defparam \wen_a15_xx_RNI86RU2[0] .INIT=16'hAAAC;
  CFG4 \wen_a7_xx_RNIAAGP2[0]  (
	.A(wen_a7_yy_0),
	.B(wen_a7_xx_1[0]),
	.C(ahbsram_size_0),
	.D(N_30),
	.Y(wen_a7[0])
);
defparam \wen_a7_xx_RNIAAGP2[0] .INIT=16'hAAAC;
// @21:3028
  RAM1K18 block0 (
	.A_DOUT(readData0[17:0]),
	.B_DOUT(block0_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_0),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[8]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[8]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:3008
  RAM1K18 block1 (
	.A_DOUT(readData1[17:0]),
	.B_DOUT(block1_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_1),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[9]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[9]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2988
  RAM1K18 block2 (
	.A_DOUT(readData2[17:0]),
	.B_DOUT(block2_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_2),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[10]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[10]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2968
  RAM1K18 block3 (
	.A_DOUT(readData3[17:0]),
	.B_DOUT(block3_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_3),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[11]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[11]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2948
  RAM1K18 block4 (
	.A_DOUT(readData4[17:0]),
	.B_DOUT(block4_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_4),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[12]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[12]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2928
  RAM1K18 block5 (
	.A_DOUT(readData5[17:0]),
	.B_DOUT(block5_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_5),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[13]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[13]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2908
  RAM1K18 block6 (
	.A_DOUT(readData6[17:0]),
	.B_DOUT(block6_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_6),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[14]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[14]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2888
  RAM1K18 block7 (
	.A_DOUT(readData7[17:0]),
	.B_DOUT(block7_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_7),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[15]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[15]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2868
  RAM1K18 block8 (
	.A_DOUT(readData8[17:0]),
	.B_DOUT(block8_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_8),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[8]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[8]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2848
  RAM1K18 block9 (
	.A_DOUT(readData9[17:0]),
	.B_DOUT(block9_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_9),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[9]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[9]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2828
  RAM1K18 block10 (
	.A_DOUT(readData10[17:0]),
	.B_DOUT(block10_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_10),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[10]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[10]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2808
  RAM1K18 block11 (
	.A_DOUT(readData11[17:0]),
	.B_DOUT(block11_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_11),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[11]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[11]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2788
  RAM1K18 block12 (
	.A_DOUT(readData12[17:0]),
	.B_DOUT(block12_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_12),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[12]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[12]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2768
  RAM1K18 block13 (
	.A_DOUT(readData13[17:0]),
	.B_DOUT(block13_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_13),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[13]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[13]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2748
  RAM1K18 block14 (
	.A_DOUT(readData14[17:0]),
	.B_DOUT(block14_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_14),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[14]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[14]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2728
  RAM1K18 block15 (
	.A_DOUT(readData15[17:0]),
	.B_DOUT(block15_B_DOUT_0[17:0]),
	.BUSY(lsram_2k_BUSY_15),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[15]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[15]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_0 */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_1 (
  CoreAHBLite_0_AHBmslave0_HWDATA,
  ahbsram_addr,
  wen_a7_yy_0,
  ahbsram_size_0,
  wen_a15_yy_0,
  sram_wen_mem_m4_0,
  ram_rdata,
  ckRdAddr_0,
  MSS_HPMS_READY_int,
  GL0_INST,
  N_35
)
;
input [23:16] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [16:0] ahbsram_addr ;
input wen_a7_yy_0 ;
input ahbsram_size_0 ;
input wen_a15_yy_0 ;
input sram_wen_mem_m4_0 ;
output [23:16] ram_rdata ;
input ckRdAddr_0 ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
input N_35 ;
wire wen_a7_yy_0 ;
wire ahbsram_size_0 ;
wire wen_a15_yy_0 ;
wire sram_wen_mem_m4_0 ;
wire ckRdAddr_0 ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire N_35 ;
wire [17:0] readData7;
wire [17:0] readData15;
wire [17:0] readData6;
wire [17:0] readData14;
wire [17:0] readData5;
wire [17:0] readData13;
wire [17:0] readData4;
wire [17:0] readData12;
wire [17:0] readData3;
wire [17:0] readData11;
wire [17:0] readData2;
wire [17:0] readData10;
wire [17:0] readData1;
wire [17:0] readData9;
wire [17:0] readData0;
wire [17:0] readData8;
wire [0:0] wen_a15_xx_Z;
wire [0:0] wen_a7_xx_Z;
wire [0:0] wen_a15;
wire [0:0] wen_a7;
wire [17:0] block0_B_DOUT_1;
wire [17:0] block1_B_DOUT_1;
wire [17:0] block2_B_DOUT_1;
wire [17:0] block3_B_DOUT_1;
wire [17:0] block4_B_DOUT_1;
wire [17:0] block5_B_DOUT_1;
wire [17:0] block6_B_DOUT_1;
wire [17:0] block7_B_DOUT_1;
wire [17:0] block8_B_DOUT_1;
wire [17:0] block9_B_DOUT_1;
wire [17:0] block10_B_DOUT_1;
wire [17:0] block11_B_DOUT_1;
wire [17:0] block12_B_DOUT_1;
wire [17:0] block13_B_DOUT_1;
wire [17:0] block14_B_DOUT_1;
wire [17:0] block15_B_DOUT_1;
wire N_1 ;
wire lsram_2k_BUSY_0 ;
wire VCC ;
wire GND ;
wire lsram_2k_BUSY_1 ;
wire lsram_2k_BUSY_2 ;
wire lsram_2k_BUSY_3 ;
wire lsram_2k_BUSY_4 ;
wire lsram_2k_BUSY_5 ;
wire lsram_2k_BUSY_6 ;
wire lsram_2k_BUSY_7 ;
wire lsram_2k_BUSY_8 ;
wire lsram_2k_BUSY_9 ;
wire lsram_2k_BUSY_10 ;
wire lsram_2k_BUSY_11 ;
wire lsram_2k_BUSY_12 ;
wire lsram_2k_BUSY_13 ;
wire lsram_2k_BUSY_14 ;
wire lsram_2k_BUSY_15 ;
// @21:2472
  CFG3 \readData[7]  (
	.A(readData7[0]),
	.B(ckRdAddr_0),
	.C(readData15[0]),
	.Y(ram_rdata[23])
);
defparam \readData[7] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[6]  (
	.A(readData6[0]),
	.B(ckRdAddr_0),
	.C(readData14[0]),
	.Y(ram_rdata[22])
);
defparam \readData[6] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[5]  (
	.A(readData5[0]),
	.B(ckRdAddr_0),
	.C(readData13[0]),
	.Y(ram_rdata[21])
);
defparam \readData[5] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[4]  (
	.A(readData4[0]),
	.B(ckRdAddr_0),
	.C(readData12[0]),
	.Y(ram_rdata[20])
);
defparam \readData[4] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[3]  (
	.A(readData3[0]),
	.B(ckRdAddr_0),
	.C(readData11[0]),
	.Y(ram_rdata[19])
);
defparam \readData[3] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[2]  (
	.A(readData2[0]),
	.B(ckRdAddr_0),
	.C(readData10[0]),
	.Y(ram_rdata[18])
);
defparam \readData[2] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[1]  (
	.A(readData1[0]),
	.B(ckRdAddr_0),
	.C(readData9[0]),
	.Y(ram_rdata[17])
);
defparam \readData[1] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[0]  (
	.A(readData0[0]),
	.B(ckRdAddr_0),
	.C(readData8[0]),
	.Y(ram_rdata[16])
);
defparam \readData[0] .INIT=8'hE2;
// @21:2413
  CFG4 \wen_a15_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a15_xx_Z[0])
);
defparam \wen_a15_xx[0] .INIT=16'h0800;
// @21:2413
  CFG4 \wen_a7_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a7_xx_Z[0])
);
defparam \wen_a7_xx[0] .INIT=16'h0400;
  CFG4 \wen_a15_xx_RNIT0UU2[0]  (
	.A(wen_a15_yy_0),
	.B(wen_a15_xx_Z[0]),
	.C(ahbsram_size_0),
	.D(N_35),
	.Y(wen_a15[0])
);
defparam \wen_a15_xx_RNIT0UU2[0] .INIT=16'hAAAC;
  CFG4 \wen_a7_xx_RNIV36R2[0]  (
	.A(wen_a7_yy_0),
	.B(wen_a7_xx_Z[0]),
	.C(ahbsram_size_0),
	.D(N_35),
	.Y(wen_a7[0])
);
defparam \wen_a7_xx_RNIV36R2[0] .INIT=16'hAAAC;
// @21:3028
  RAM1K18 block0 (
	.A_DOUT(readData0[17:0]),
	.B_DOUT(block0_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_0),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[16]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[16]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:3008
  RAM1K18 block1 (
	.A_DOUT(readData1[17:0]),
	.B_DOUT(block1_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_1),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[17]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[17]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2988
  RAM1K18 block2 (
	.A_DOUT(readData2[17:0]),
	.B_DOUT(block2_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_2),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[18]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[18]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2968
  RAM1K18 block3 (
	.A_DOUT(readData3[17:0]),
	.B_DOUT(block3_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_3),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[19]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[19]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2948
  RAM1K18 block4 (
	.A_DOUT(readData4[17:0]),
	.B_DOUT(block4_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_4),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[20]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[20]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2928
  RAM1K18 block5 (
	.A_DOUT(readData5[17:0]),
	.B_DOUT(block5_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_5),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[21]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[21]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2908
  RAM1K18 block6 (
	.A_DOUT(readData6[17:0]),
	.B_DOUT(block6_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_6),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[22]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[22]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2888
  RAM1K18 block7 (
	.A_DOUT(readData7[17:0]),
	.B_DOUT(block7_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_7),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[23]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[23]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2868
  RAM1K18 block8 (
	.A_DOUT(readData8[17:0]),
	.B_DOUT(block8_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_8),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[16]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[16]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2848
  RAM1K18 block9 (
	.A_DOUT(readData9[17:0]),
	.B_DOUT(block9_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_9),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[17]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[17]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2828
  RAM1K18 block10 (
	.A_DOUT(readData10[17:0]),
	.B_DOUT(block10_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_10),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[18]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[18]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2808
  RAM1K18 block11 (
	.A_DOUT(readData11[17:0]),
	.B_DOUT(block11_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_11),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[19]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[19]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2788
  RAM1K18 block12 (
	.A_DOUT(readData12[17:0]),
	.B_DOUT(block12_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_12),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[20]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[20]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2768
  RAM1K18 block13 (
	.A_DOUT(readData13[17:0]),
	.B_DOUT(block13_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_13),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[21]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[21]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2748
  RAM1K18 block14 (
	.A_DOUT(readData14[17:0]),
	.B_DOUT(block14_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_14),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[22]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[22]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2728
  RAM1K18 block15 (
	.A_DOUT(readData15[17:0]),
	.B_DOUT(block15_B_DOUT_1[17:0]),
	.BUSY(lsram_2k_BUSY_15),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[23]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[23]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_1 */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_2 (
  CoreAHBLite_0_AHBmslave0_HWDATA,
  ahbsram_addr,
  wen_a7_yy_0,
  ahbsram_size_0,
  wen_a15_yy_0,
  sram_wen_mem_m4_0,
  ram_rdata,
  ckRdAddr_0,
  MSS_HPMS_READY_int,
  GL0_INST,
  N_35
)
;
input [31:24] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [16:0] ahbsram_addr ;
input wen_a7_yy_0 ;
input ahbsram_size_0 ;
input wen_a15_yy_0 ;
input sram_wen_mem_m4_0 ;
output [31:24] ram_rdata ;
input ckRdAddr_0 ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
input N_35 ;
wire wen_a7_yy_0 ;
wire ahbsram_size_0 ;
wire wen_a15_yy_0 ;
wire sram_wen_mem_m4_0 ;
wire ckRdAddr_0 ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire N_35 ;
wire [17:0] readData7;
wire [17:0] readData15;
wire [17:0] readData6;
wire [17:0] readData14;
wire [17:0] readData5;
wire [17:0] readData13;
wire [17:0] readData4;
wire [17:0] readData12;
wire [17:0] readData3;
wire [17:0] readData11;
wire [17:0] readData2;
wire [17:0] readData10;
wire [17:0] readData1;
wire [17:0] readData9;
wire [17:0] readData0;
wire [17:0] readData8;
wire [0:0] wen_a15_xx_0;
wire [0:0] wen_a7_xx_0;
wire [0:0] wen_a15;
wire [0:0] wen_a7;
wire [17:0] block0_B_DOUT_2;
wire [17:0] block1_B_DOUT_2;
wire [17:0] block2_B_DOUT_2;
wire [17:0] block3_B_DOUT_2;
wire [17:0] block4_B_DOUT_2;
wire [17:0] block5_B_DOUT_2;
wire [17:0] block6_B_DOUT_2;
wire [17:0] block7_B_DOUT_2;
wire [17:0] block8_B_DOUT_2;
wire [17:0] block9_B_DOUT_2;
wire [17:0] block10_B_DOUT_2;
wire [17:0] block11_B_DOUT_2;
wire [17:0] block12_B_DOUT_2;
wire [17:0] block13_B_DOUT_2;
wire [17:0] block14_B_DOUT_2;
wire [17:0] block15_B_DOUT_2;
wire N_1 ;
wire lsram_2k_BUSY_0 ;
wire VCC ;
wire GND ;
wire lsram_2k_BUSY_1 ;
wire lsram_2k_BUSY_2 ;
wire lsram_2k_BUSY_3 ;
wire lsram_2k_BUSY_4 ;
wire lsram_2k_BUSY_5 ;
wire lsram_2k_BUSY_6 ;
wire lsram_2k_BUSY_7 ;
wire lsram_2k_BUSY_8 ;
wire lsram_2k_BUSY_9 ;
wire lsram_2k_BUSY_10 ;
wire lsram_2k_BUSY_11 ;
wire lsram_2k_BUSY_12 ;
wire lsram_2k_BUSY_13 ;
wire lsram_2k_BUSY_14 ;
wire lsram_2k_BUSY_15 ;
// @21:2472
  CFG3 \readData[7]  (
	.A(readData7[0]),
	.B(ckRdAddr_0),
	.C(readData15[0]),
	.Y(ram_rdata[31])
);
defparam \readData[7] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[6]  (
	.A(readData6[0]),
	.B(ckRdAddr_0),
	.C(readData14[0]),
	.Y(ram_rdata[30])
);
defparam \readData[6] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[5]  (
	.A(readData5[0]),
	.B(ckRdAddr_0),
	.C(readData13[0]),
	.Y(ram_rdata[29])
);
defparam \readData[5] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[4]  (
	.A(readData4[0]),
	.B(ckRdAddr_0),
	.C(readData12[0]),
	.Y(ram_rdata[28])
);
defparam \readData[4] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[3]  (
	.A(readData3[0]),
	.B(ckRdAddr_0),
	.C(readData11[0]),
	.Y(ram_rdata[27])
);
defparam \readData[3] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[2]  (
	.A(readData2[0]),
	.B(ckRdAddr_0),
	.C(readData10[0]),
	.Y(ram_rdata[26])
);
defparam \readData[2] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[1]  (
	.A(readData1[0]),
	.B(ckRdAddr_0),
	.C(readData9[0]),
	.Y(ram_rdata[25])
);
defparam \readData[1] .INIT=8'hE2;
// @21:2472
  CFG3 \readData[0]  (
	.A(readData0[0]),
	.B(ckRdAddr_0),
	.C(readData8[0]),
	.Y(ram_rdata[24])
);
defparam \readData[0] .INIT=8'hE2;
// @21:2413
  CFG4 \wen_a15_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a15_xx_0[0])
);
defparam \wen_a15_xx[0] .INIT=16'h8000;
// @21:2413
  CFG4 \wen_a7_xx[0]  (
	.A(ahbsram_addr[16]),
	.B(sram_wen_mem_m4_0),
	.C(ahbsram_addr[0]),
	.D(ahbsram_addr[1]),
	.Y(wen_a7_xx_0[0])
);
defparam \wen_a7_xx[0] .INIT=16'h4000;
  CFG4 \wen_a15_xx_RNIUEPT2[0]  (
	.A(wen_a15_yy_0),
	.B(wen_a15_xx_0[0]),
	.C(ahbsram_size_0),
	.D(N_35),
	.Y(wen_a15[0])
);
defparam \wen_a15_xx_RNIUEPT2[0] .INIT=16'hAAAC;
  CFG4 \wen_a7_xx_RNI0HKR2[0]  (
	.A(wen_a7_yy_0),
	.B(wen_a7_xx_0[0]),
	.C(ahbsram_size_0),
	.D(N_35),
	.Y(wen_a7[0])
);
defparam \wen_a7_xx_RNI0HKR2[0] .INIT=16'hAAAC;
// @21:3028
  RAM1K18 block0 (
	.A_DOUT(readData0[17:0]),
	.B_DOUT(block0_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_0),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[24]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[24]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:3008
  RAM1K18 block1 (
	.A_DOUT(readData1[17:0]),
	.B_DOUT(block1_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_1),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[25]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[25]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2988
  RAM1K18 block2 (
	.A_DOUT(readData2[17:0]),
	.B_DOUT(block2_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_2),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[26]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[26]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2968
  RAM1K18 block3 (
	.A_DOUT(readData3[17:0]),
	.B_DOUT(block3_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_3),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[27]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[27]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2948
  RAM1K18 block4 (
	.A_DOUT(readData4[17:0]),
	.B_DOUT(block4_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_4),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[28]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[28]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2928
  RAM1K18 block5 (
	.A_DOUT(readData5[17:0]),
	.B_DOUT(block5_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_5),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[29]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[29]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2908
  RAM1K18 block6 (
	.A_DOUT(readData6[17:0]),
	.B_DOUT(block6_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_6),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[30]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[30]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2888
  RAM1K18 block7 (
	.A_DOUT(readData7[17:0]),
	.B_DOUT(block7_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_7),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[31]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a7[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[31]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2868
  RAM1K18 block8 (
	.A_DOUT(readData8[17:0]),
	.B_DOUT(block8_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_8),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[24]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[24]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2848
  RAM1K18 block9 (
	.A_DOUT(readData9[17:0]),
	.B_DOUT(block9_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_9),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[25]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[25]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2828
  RAM1K18 block10 (
	.A_DOUT(readData10[17:0]),
	.B_DOUT(block10_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_10),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[26]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[26]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2808
  RAM1K18 block11 (
	.A_DOUT(readData11[17:0]),
	.B_DOUT(block11_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_11),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[27]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[27]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2788
  RAM1K18 block12 (
	.A_DOUT(readData12[17:0]),
	.B_DOUT(block12_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_12),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[28]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[28]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2768
  RAM1K18 block13 (
	.A_DOUT(readData13[17:0]),
	.B_DOUT(block13_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_13),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[29]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[29]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2748
  RAM1K18 block14 (
	.A_DOUT(readData14[17:0]),
	.B_DOUT(block14_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_14),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[30]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[30]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @21:2728
  RAM1K18 block15 (
	.A_DOUT(readData15[17:0]),
	.B_DOUT(block15_B_DOUT_2[17:0]),
	.BUSY(lsram_2k_BUSY_15),
	.A_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[31]}),
	.A_ADDR(ahbsram_addr[15:2]),
	.A_WEN({GND, wen_a15[0]}),
	.B_CLK(GL0_INST),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(MSS_HPMS_READY_int),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAHBLite_0_AHBmslave0_HWDATA[31]}),
	.B_ADDR(ahbsram_addr[15:2]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_2 */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_SramCtrlIf_0s_32768s_512s_32s_0_1_2 (
  CoreAHBLite_0_AHBmslave0_HWDATA,
  ahbsram_size_0,
  ahbsram_addr,
  HSIZE_d_0,
  masterAddrInProg_0,
  M0GATEDHSIZE_0,
  CoreAHBLite_0_AHBmslave0_HRDATA,
  MSS_HPMS_READY_int,
  N_99,
  N_13_0,
  CoreAHBLite_0_AHBmslave0_HREADY,
  ahbsram_write,
  ahbsram_req,
  sramahb_ack_1z,
  GL0_INST,
  MSS_HPMS_READY_int_arst
)
;
input [31:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
input ahbsram_size_0 ;
input [16:0] ahbsram_addr ;
input HSIZE_d_0 ;
input masterAddrInProg_0 ;
input M0GATEDHSIZE_0 ;
output [31:0] CoreAHBLite_0_AHBmslave0_HRDATA ;
input MSS_HPMS_READY_int ;
input N_99 ;
output N_13_0 ;
input CoreAHBLite_0_AHBmslave0_HREADY ;
input ahbsram_write ;
input ahbsram_req ;
output sramahb_ack_1z ;
input GL0_INST ;
input MSS_HPMS_READY_int_arst ;
wire ahbsram_size_0 ;
wire HSIZE_d_0 ;
wire masterAddrInProg_0 ;
wire M0GATEDHSIZE_0 ;
wire MSS_HPMS_READY_int ;
wire N_99 ;
wire N_13_0 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire ahbsram_write ;
wire ahbsram_req ;
wire sramahb_ack_1z ;
wire GL0_INST ;
wire MSS_HPMS_READY_int_arst ;
wire [1:0] sramcurr_state_Z;
wire [1:0] sramcurr_state_ns;
wire [31:0] ram_rdata;
wire [0:0] sram_wen_mem_m4;
wire [0:0] wen_a7_yy;
wire [0:0] wen_a15_yy;
wire [14:14] ckRdAddr;
wire sram_ren_d_Z ;
wire VCC ;
wire sram_ren_1_sqmuxa ;
wire GND ;
wire N_25_i ;
wire sram_done_Z ;
wire sram_ren_0_sqmuxa ;
wire sram_wen_mems2_0_a2_0_1_Z ;
wire N_30 ;
wire sram_wen_mem_ss3_0_a3_0_1_Z ;
wire N_35 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
// @23:385
  SLE sram_ren_d (
	.Q(sram_ren_d_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(sram_ren_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:409
  SLE sramahb_ack (
	.Q(sramahb_ack_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(N_25_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:396
  SLE sram_done (
	.Q(sram_done_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(sram_ren_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:127
  SLE \sramcurr_state[1]  (
	.Q(sramcurr_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(sramcurr_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:127
  SLE \sramcurr_state[0]  (
	.Q(sramcurr_state_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(sramcurr_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[1]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[1]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[0]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[0]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[16]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[16]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[15]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[15]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[14]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[14]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[13]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[13]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[12]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[12]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[11]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[11]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[10]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[10]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[9]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[9]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[8]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[8]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[7]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[7]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[6]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[6]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[5]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[5]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[4]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[4]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[3]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[3]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[2]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[2]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[31]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[31]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[30]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[30]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[29]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[29]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[28]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[28]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[27]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[27]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[26]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[26]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[25]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[25]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[24]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[24]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[23]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[23]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[22]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[22]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[21]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[21]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[20]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[20]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[19]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[19]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[18]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[18]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:373
  SLE \sramahb_rdata[17]  (
	.Q(CoreAHBLite_0_AHBmslave0_HRDATA[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(GL0_INST),
	.D(ram_rdata[17]),
	.EN(sram_ren_d_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:143
  CFG4 sram_ren_0_sqmuxa_1_0_a2_0_a3 (
	.A(ahbsram_req),
	.B(ahbsram_write),
	.C(sramcurr_state_Z[0]),
	.D(sramcurr_state_Z[1]),
	.Y(sram_wen_mem_m4[0])
);
defparam sram_ren_0_sqmuxa_1_0_a2_0_a3.INIT=16'h0008;
  CFG2 sramahb_ack_RNI06EL (
	.A(CoreAHBLite_0_AHBmslave0_HREADY),
	.B(sramahb_ack_1z),
	.Y(N_13_0)
);
defparam sramahb_ack_RNI06EL.INIT=4'h1;
// @23:184
  CFG4 sram_wen_mems2_0_a2_0 (
	.A(N_99),
	.B(sram_wen_mems2_0_a2_0_1_Z),
	.C(M0GATEDHSIZE_0),
	.D(masterAddrInProg_0),
	.Y(N_30)
);
defparam sram_wen_mems2_0_a2_0.INIT=16'hC444;
// @23:184
  CFG3 sram_wen_mems2_0_a2_0_1 (
	.A(N_99),
	.B(HSIZE_d_0),
	.C(ahbsram_addr[1]),
	.Y(sram_wen_mems2_0_a2_0_1_Z)
);
defparam sram_wen_mems2_0_a2_0_1.INIT=8'h0E;
// @23:184
  CFG4 sram_wen_mem_ss3_0_a3_0 (
	.A(N_99),
	.B(sram_wen_mem_ss3_0_a3_0_1_Z),
	.C(M0GATEDHSIZE_0),
	.D(masterAddrInProg_0),
	.Y(N_35)
);
defparam sram_wen_mem_ss3_0_a3_0.INIT=16'h3111;
// @23:184
  CFG3 sram_wen_mem_ss3_0_a3_0_1 (
	.A(N_99),
	.B(HSIZE_d_0),
	.C(ahbsram_addr[1]),
	.Y(sram_wen_mem_ss3_0_a3_0_1_Z)
);
defparam sram_wen_mem_ss3_0_a3_0_1.INIT=8'h1F;
// @23:143
  CFG3 sram_ren_0_sqmuxa_0_a2_0_a3 (
	.A(sramcurr_state_Z[1]),
	.B(sramcurr_state_Z[0]),
	.C(ahbsram_req),
	.Y(sram_ren_0_sqmuxa)
);
defparam sram_ren_0_sqmuxa_0_a2_0_a3.INIT=8'h10;
// @23:127
  CFG2 \sramcurr_state_ns_1_0_.m8_0_a2_0  (
	.A(ahbsram_write),
	.B(sram_ren_0_sqmuxa),
	.Y(sram_ren_1_sqmuxa)
);
defparam \sramcurr_state_ns_1_0_.m8_0_a2_0 .INIT=4'h4;
// @23:409
  CFG3 sramahb_ack_RNO (
	.A(sramcurr_state_Z[0]),
	.B(sram_done_Z),
	.C(sramcurr_state_Z[1]),
	.Y(N_25_i)
);
defparam sramahb_ack_RNO.INIT=8'hC8;
// @23:127
  CFG4 \sramcurr_state_ns_1_0_.m4_0  (
	.A(sramcurr_state_Z[0]),
	.B(sram_wen_mem_m4[0]),
	.C(sram_done_Z),
	.D(sramcurr_state_Z[1]),
	.Y(sramcurr_state_ns[0])
);
defparam \sramcurr_state_ns_1_0_.m4_0 .INIT=16'hCCCE;
// @23:127
  CFG4 \sramcurr_state_ns_1_0_.m8_0  (
	.A(sramcurr_state_Z[0]),
	.B(sram_ren_1_sqmuxa),
	.C(sram_done_Z),
	.D(sramcurr_state_Z[1]),
	.Y(sramcurr_state_ns[1])
);
defparam \sramcurr_state_ns_1_0_.m8_0 .INIT=16'hCDCC;
// @23:247
  Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s \genblk1.byte_0  (
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[7:0]),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.ahbsram_size_0(ahbsram_size_0),
	.wen_a7_yy_0(wen_a7_yy[0]),
	.wen_a15_yy_0(wen_a15_yy[0]),
	.sram_wen_mem_m4_0(sram_wen_mem_m4[0]),
	.ram_rdata(ram_rdata[7:0]),
	.ckRdAddr_0(ckRdAddr[14]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.N_30(N_30),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
// @23:262
  Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_0 \genblk1.byte_1  (
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[15:8]),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.wen_a7_yy_0(wen_a7_yy[0]),
	.ahbsram_size_0(ahbsram_size_0),
	.wen_a15_yy_0(wen_a15_yy[0]),
	.sram_wen_mem_m4_0(sram_wen_mem_m4[0]),
	.ram_rdata(ram_rdata[15:8]),
	.ckRdAddr_0(ckRdAddr[14]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST),
	.N_30(N_30)
);
// @23:277
  Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_1 \genblk1.byte_2  (
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[23:16]),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.wen_a7_yy_0(wen_a7_yy[0]),
	.ahbsram_size_0(ahbsram_size_0),
	.wen_a15_yy_0(wen_a15_yy[0]),
	.sram_wen_mem_m4_0(sram_wen_mem_m4[0]),
	.ram_rdata(ram_rdata[23:16]),
	.ckRdAddr_0(ckRdAddr[14]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST),
	.N_35(N_35)
);
// @23:292
  Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_2 \genblk1.byte_3  (
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:24]),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.wen_a7_yy_0(wen_a7_yy[0]),
	.ahbsram_size_0(ahbsram_size_0),
	.wen_a15_yy_0(wen_a15_yy[0]),
	.sram_wen_mem_m4_0(sram_wen_mem_m4[0]),
	.ram_rdata(ram_rdata[31:24]),
	.ckRdAddr_0(ckRdAddr[14]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST),
	.N_35(N_35)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_SramCtrlIf_0s_32768s_512s_32s_0_1_2 */

module Webserver_TCP_sb_COREAHBLSRAM_0_0_COREAHBLSRAM_19s_32s_32s_32768s_512s_0s (
  CoreAHBLite_0_AHBmslave0_HRDATA,
  M0GATEDHSIZE_0,
  CoreAHBLite_0_AHBmslave0_HWDATA,
  CoreAHBLite_0_AHBmslave0_HSIZE,
  masterAddrInProg_0,
  MDATASEL_0,
  MSS_HPMS_READY_int,
  MSS_HPMS_READY_int_arst,
  GL0_INST,
  N_65_i,
  N_45_i,
  N_43_i,
  N_41_i,
  N_39_i,
  N_37_i,
  N_35_i,
  N_33_i,
  N_31_i,
  N_63_i,
  N_61_i,
  N_59_i,
  N_57_i,
  N_55_i,
  N_53_i,
  N_51_i,
  N_49_i,
  N_47_i,
  N_6,
  CoreAHBLite_0_AHBmslave0_HREADY,
  N_29_1,
  un1_SDATASELInt_18_i,
  defSlaveSMNextState,
  GATEDHTRANS_i_m2
)
;
output [31:0] CoreAHBLite_0_AHBmslave0_HRDATA ;
input M0GATEDHSIZE_0 ;
input [31:0] CoreAHBLite_0_AHBmslave0_HWDATA ;
input [1:0] CoreAHBLite_0_AHBmslave0_HSIZE ;
input masterAddrInProg_0 ;
input MDATASEL_0 ;
input MSS_HPMS_READY_int ;
input MSS_HPMS_READY_int_arst ;
input GL0_INST ;
input N_65_i ;
input N_45_i ;
input N_43_i ;
input N_41_i ;
input N_39_i ;
input N_37_i ;
input N_35_i ;
input N_33_i ;
input N_31_i ;
input N_63_i ;
input N_61_i ;
input N_59_i ;
input N_57_i ;
input N_55_i ;
input N_53_i ;
input N_51_i ;
input N_49_i ;
input N_47_i ;
input N_6 ;
output CoreAHBLite_0_AHBmslave0_HREADY ;
output N_29_1 ;
input un1_SDATASELInt_18_i ;
input defSlaveSMNextState ;
input GATEDHTRANS_i_m2 ;
wire M0GATEDHSIZE_0 ;
wire masterAddrInProg_0 ;
wire MDATASEL_0 ;
wire MSS_HPMS_READY_int ;
wire MSS_HPMS_READY_int_arst ;
wire GL0_INST ;
wire N_65_i ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_39_i ;
wire N_37_i ;
wire N_35_i ;
wire N_33_i ;
wire N_31_i ;
wire N_63_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_55_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_47_i ;
wire N_6 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire N_29_1 ;
wire un1_SDATASELInt_18_i ;
wire defSlaveSMNextState ;
wire GATEDHTRANS_i_m2 ;
wire [1:1] ahbsram_size;
wire [16:0] ahbsram_addr;
wire [0:0] HSIZE_d;
wire ahbsram_write ;
wire N_99 ;
wire sramahb_ack ;
wire N_13_0 ;
wire ahbsram_req ;
wire GND ;
wire VCC ;
// @24:106
  AHBLSramIf U_AHBLSramIf (
	.MDATASEL_0(MDATASEL_0),
	.ahbsram_size_0(ahbsram_size[1]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.CoreAHBLite_0_AHBmslave0_HSIZE(CoreAHBLite_0_AHBmslave0_HSIZE[1:0]),
	.HSIZE_d_0(HSIZE_d[0]),
	.GATEDHTRANS_i_m2(GATEDHTRANS_i_m2),
	.defSlaveSMNextState(defSlaveSMNextState),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.ahbsram_write_1z(ahbsram_write),
	.N_29_1(N_29_1),
	.N_99(N_99),
	.sramahb_ack(sramahb_ack),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.N_13_0(N_13_0),
	.N_6(N_6),
	.ahbsram_req_1z(ahbsram_req),
	.N_47_i(N_47_i),
	.N_49_i(N_49_i),
	.N_51_i(N_51_i),
	.N_53_i(N_53_i),
	.N_55_i(N_55_i),
	.N_57_i(N_57_i),
	.N_59_i(N_59_i),
	.N_61_i(N_61_i),
	.N_63_i(N_63_i),
	.N_31_i(N_31_i),
	.N_33_i(N_33_i),
	.N_35_i(N_35_i),
	.N_37_i(N_37_i),
	.N_39_i(N_39_i),
	.N_41_i(N_41_i),
	.N_43_i(N_43_i),
	.N_45_i(N_45_i),
	.N_65_i(N_65_i),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
// @24:140
  Webserver_TCP_sb_COREAHBLSRAM_0_0_SramCtrlIf_0s_32768s_512s_32s_0_1_2 U_SramCtrlIf (
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:0]),
	.ahbsram_size_0(ahbsram_size[1]),
	.ahbsram_addr(ahbsram_addr[16:0]),
	.HSIZE_d_0(HSIZE_d[0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.CoreAHBLite_0_AHBmslave0_HRDATA(CoreAHBLite_0_AHBmslave0_HRDATA[31:0]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.N_99(N_99),
	.N_13_0(N_13_0),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.ahbsram_write(ahbsram_write),
	.ahbsram_req(ahbsram_req),
	.sramahb_ack_1z(sramahb_ack),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_COREAHBLSRAM_0_0_COREAHBLSRAM_19s_32s_32s_32768s_512s_0s */

module CoreConfigP_Z5 (
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR,
  INIT_DONE_int,
  CORERESETP_0_SDIF_RELEASED,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx,
  CORECONFIGP_0_SOFT_SDIF3_PHY_RESET,
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N_arst,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE
)
;
input [16:2] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
input [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
input [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA ;
output [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
output [13:2] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR ;
input INIT_DONE_int ;
input CORERESETP_0_SDIF_RELEASED ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
input CORECONFIGP_0_MDDR_APBmslave_PREADY ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
input CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
output CORECONFIGP_0_MDDR_APBmslave_PSELx ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
output CORECONFIGP_0_SOFT_SDIF3_PHY_RESET ;
output CORECONFIGP_0_CONFIG1_DONE ;
output CORECONFIGP_0_CONFIG2_DONE ;
output CORECONFIGP_0_SOFT_RESET_F2M ;
output CORECONFIGP_0_SOFT_M3_RESET ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
input Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
input Webserver_TCP_sb_0_INIT_APB_S_PCLK_i ;
input FIC_2_APB_M_PRESET_N_arst ;
output CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire INIT_DONE_int ;
wire CORERESETP_0_SDIF_RELEASED ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
wire CORECONFIGP_0_SOFT_SDIF3_PHY_RESET ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire [1:0] state_Z;
wire [1:0] state_ns;
wire [16:2] FIC_2_APB_M_PADDR;
wire [31:0] prdata;
wire [16:16] paddr_Z;
wire [15:14] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z;
wire [16:0] soft_reset_reg_Z;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [16:16] prdata_0_iv_0_0_a2_3_Z;
wire [0:0] prdata_0_iv_0_a2_0_Z;
wire [1:1] prdata_0_iv_0_0_0_a2_0_Z;
wire [5:5] prdata_0_iv_0_0_a2_2_Z;
wire [1:1] prdata_0_iv_0_0_a2_6_Z;
wire [15:1] prdata_0_iv_0_0_0_0_Z;
wire [11:0] prdata_0_iv_0_0_Z;
wire [5:3] prdata_0_iv_0_0_0_1_Z;
wire [0:0] prdata_0_iv_0_a2_0_0_Z;
wire VCC ;
wire MDDR_PENABLE_2 ;
wire GND ;
wire SDIF3_PENABLE_2 ;
wire SDIF_RELEASED_q2_Z ;
wire SDIF_RELEASED_q1_Z ;
wire INIT_DONE_q2_Z ;
wire INIT_DONE_q1_Z ;
wire SDIF_RELEASED ;
wire INIT_DONE ;
wire psel_Z ;
wire state_310_d_i ;
wire FIC_2_APB_M_PWRITE ;
wire state_310_d ;
wire pslverr ;
wire un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_0_Z ;
wire soft_reset_reg5 ;
wire control_reg_15 ;
wire CORECONFIGP_0_SOFT_SDIF3_CORE_RESET ;
wire pready ;
wire next_state5_Z ;
wire N_42 ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire N_557 ;
wire soft_reset_reg5_0_a2_0_a2_3_a2_0 ;
wire control_reg_15_0_a2_0_a2_0_a2_0_Z ;
wire control_reg_15_3 ;
wire N_98 ;
wire N_62 ;
wire N_60 ;
wire N_68 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_156 ;
wire N_155 ;
wire N_154 ;
wire N_153 ;
// @10:461
  SLE MDDR_PENABLE (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i),
	.D(MDDR_PENABLE_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:461
  SLE SDIF3_PENABLE (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i),
	.D(SDIF3_PENABLE_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:583
  SLE SDIF_RELEASED_q2 (
	.Q(SDIF_RELEASED_q2_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(SDIF_RELEASED_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:566
  SLE INIT_DONE_q2 (
	.Q(INIT_DONE_q2_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(INIT_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:583
  SLE SDIF_RELEASED_q1 (
	.Q(SDIF_RELEASED_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(SDIF_RELEASED),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:566
  SLE INIT_DONE_q1 (
	.Q(INIT_DONE_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(INIT_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:461
  SLE psel (
	.Q(psel_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i),
	.D(state_310_d_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:447
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:447
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE pwrite (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWRITE),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE FIC_2_APB_M_PSLVERR (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(pslverr),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:447
  SLE FIC_2_APB_M_PREADY (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.ADn(GND),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(state_Z[1]),
	.EN(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[12]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[12]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[11]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[11]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[10]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[10]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[9]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[9]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[8]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[8]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[7]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[7]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[6]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[6]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[5]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[5]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[4]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[4]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[3]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[3]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[2]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[2]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[10]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[10]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[9]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[9]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[8]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[8]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[7]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[7]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[6]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[6]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[5]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[5]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[4]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[4]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[3]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[3]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[2]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[2]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[1]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[1]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[0]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[0]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[16]  (
	.Q(paddr_Z[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[16]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[15]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[15]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[14]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[14]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \paddr[13]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[13]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[25]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[25]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[25]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[24]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[24]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[24]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[23]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[23]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[23]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[22]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[22]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[22]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[21]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[21]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[21]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[20]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[20]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[20]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[19]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[19]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[19]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[18]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[18]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[18]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[17]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[17]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[16]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[16]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[15]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[15]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[14]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[14]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[13]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[13]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[12]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[12]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[11]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[11]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[8]  (
	.Q(soft_reset_reg_Z[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[7]  (
	.Q(soft_reset_reg_Z[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[6]  (
	.Q(soft_reset_reg_Z[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[5]  (
	.Q(soft_reset_reg_Z[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[4]  (
	.Q(soft_reset_reg_Z[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[3]  (
	.Q(soft_reset_reg_Z[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[2]  (
	.Q(CORECONFIGP_0_SOFT_M3_RESET),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[1]  (
	.Q(CORECONFIGP_0_SOFT_RESET_F2M),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[0]  (
	.Q(soft_reset_reg_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[31]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[31]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[31]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[30]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[30]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[30]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[29]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[29]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[29]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[28]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[28]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[28]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[27]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[27]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[27]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:546
  SLE \FIC_2_APB_M_PRDATA[26]  (
	.Q(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[26]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(prdata[26]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[4]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[3]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[2]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[1]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[0]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:603
  SLE \control_reg_1[1]  (
	.Q(CORECONFIGP_0_CONFIG2_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(control_reg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:603
  SLE \control_reg_1[0]  (
	.Q(CORECONFIGP_0_CONFIG1_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(control_reg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[16]  (
	.Q(soft_reset_reg_Z[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[16]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[15]  (
	.Q(soft_reset_reg_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[14]  (
	.Q(CORECONFIGP_0_SOFT_SDIF3_CORE_RESET),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[13]  (
	.Q(CORECONFIGP_0_SOFT_SDIF3_PHY_RESET),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[12]  (
	.Q(soft_reset_reg_Z[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[11]  (
	.Q(soft_reset_reg_Z[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[10]  (
	.Q(soft_reset_reg_Z[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:626
  SLE \soft_reset_reg[9]  (
	.Q(soft_reset_reg_Z[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(soft_reset_reg5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[19]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[19]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[19]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[18]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[18]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[18]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[17]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[17]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[17]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[16]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[16]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[15]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[14]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[13]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[12]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[11]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[10]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[9]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[8]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[7]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[6]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[5]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[31]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[31]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[31]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[30]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[30]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[30]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[29]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[29]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[29]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[28]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[28]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[28]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[27]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[27]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[27]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[26]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[26]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[26]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[25]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[25]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[25]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[24]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[24]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[24]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[23]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[23]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[23]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[22]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[22]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[22]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[21]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[21]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[21]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:255
  SLE \pwdata[20]  (
	.Q(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[20]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[20]),
	.EN(state_310_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  CFG4 un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_0 (
	.A(state_310_d),
	.B(pready),
	.C(next_state5_Z),
	.D(state_Z[1]),
	.Y(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_0_Z)
);
defparam un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_0.INIT=16'hECA0;
// @10:491
  CFG3 \prdata_0_iv_0_0_a2_3[16]  (
	.A(N_42),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.Y(prdata_0_iv_0_0_a2_3_Z[16])
);
defparam \prdata_0_iv_0_0_a2_3[16] .INIT=8'h20;
// @10:447
  CFG2 state_s0_0_a2_0_a2_0_a2_0_a2_i (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_310_d_i)
);
defparam state_s0_0_a2_0_a2_0_a2_0_a2_i.INIT=4'hE;
// @10:419
  CFG2 next_state5 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PSEL),
	.Y(next_state5_Z)
);
defparam next_state5.INIT=4'h4;
// @10:476
  CFG2 MDDR_PENABLE_2_0_a2_2_a2_1_a2_0 (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[12]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13]),
	.Y(N_557)
);
defparam MDDR_PENABLE_2_0_a2_2_a2_1_a2_0.INIT=4'h1;
// @10:447
  CFG2 state_s0_0_a2_0_a2_0_a2_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_310_d)
);
defparam state_s0_0_a2_0_a2_0_a2_0_a2.INIT=4'h1;
// @10:636
  CFG3 soft_reset_reg5_0_a2_0_a2_3_a2_0_0 (
	.A(FIC_2_APB_M_PWRITE),
	.B(FIC_2_APB_M_PENABLE),
	.C(FIC_2_APB_M_PADDR[3]),
	.Y(soft_reset_reg5_0_a2_0_a2_3_a2_0)
);
defparam soft_reset_reg5_0_a2_0_a2_3_a2_0_0.INIT=8'h08;
// @10:611
  CFG3 control_reg_15_0_a2_0_a2_0_a2_0 (
	.A(FIC_2_APB_M_PWRITE),
	.B(FIC_2_APB_M_PENABLE),
	.C(FIC_2_APB_M_PADDR[4]),
	.Y(control_reg_15_0_a2_0_a2_0_a2_0_Z)
);
defparam control_reg_15_0_a2_0_a2_0_a2_0.INIT=8'h08;
// @10:481
  CFG4 SDIF3_PENABLE_2_0_a2_2_a2_1_a2 (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[14]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.C(paddr_Z[16]),
	.D(state_Z[1]),
	.Y(SDIF3_PENABLE_2)
);
defparam SDIF3_PENABLE_2_0_a2_2_a2_1_a2.INIT=16'h2000;
// @10:385
  CFG4 R_SDIF3_PSEL_0_a2_0_a2_1_a2 (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[14]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.C(paddr_Z[16]),
	.D(psel_Z),
	.Y(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx)
);
defparam R_SDIF3_PSEL_0_a2_0_a2_1_a2.INIT=16'h2000;
// @10:447
  CFG3 \state_ns_0_0_0_0[1]  (
	.A(state_Z[1]),
	.B(pready),
	.C(state_Z[0]),
	.Y(state_ns[1])
);
defparam \state_ns_0_0_0_0[1] .INIT=8'hF2;
// @10:416
  CFG2 un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a2_1 (
	.A(state_310_d),
	.B(next_state5_Z),
	.Y(state_ns[0])
);
defparam un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a2_1.INIT=4'h8;
// @10:491
  CFG4 \prdata_0_iv_0_a2_0_0[0]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[4]),
	.C(CORECONFIGP_0_CONFIG1_DONE),
	.D(INIT_DONE_q2_Z),
	.Y(prdata_0_iv_0_a2_0_Z[0])
);
defparam \prdata_0_iv_0_a2_0_0[0] .INIT=16'h3210;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_a2_0[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[4]),
	.C(CORECONFIGP_0_CONFIG2_DONE),
	.D(SDIF_RELEASED_q2_Z),
	.Y(prdata_0_iv_0_0_0_a2_0_Z[1])
);
defparam \prdata_0_iv_0_0_0_a2_0[1] .INIT=16'h3210;
// @10:476
  CFG4 MDDR_PENABLE_2_0_a2_2_a2_1_a2 (
	.A(state_Z[1]),
	.B(N_557),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.D(paddr_Z[16]),
	.Y(MDDR_PENABLE_2)
);
defparam MDDR_PENABLE_2_0_a2_2_a2_1_a2.INIT=16'h0008;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[24]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[24]),
	.Y(prdata[24])
);
defparam \FIC_2_APB_M_PRDATA_RNO[24] .INIT=4'h8;
// @10:461
  CFG4 MDDR_PSEL_0_a2_0_a2_0_a2 (
	.A(N_557),
	.B(psel_Z),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.D(paddr_Z[16]),
	.Y(CORECONFIGP_0_MDDR_APBmslave_PSELx)
);
defparam MDDR_PSEL_0_a2_0_a2_0_a2.INIT=16'h0008;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_o2[3]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13]),
	.B(psel_Z),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.D(paddr_Z[16]),
	.Y(N_42)
);
defparam \prdata_0_iv_0_0_0_o2[3] .INIT=16'h333B;
// @10:611
  CFG4 control_reg_15_0_a2_0_a2_0_a2_3 (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13]),
	.B(psel_Z),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR_Z[15]),
	.D(paddr_Z[16]),
	.Y(control_reg_15_3)
);
defparam control_reg_15_0_a2_0_a2_0_a2_3.INIT=16'h0008;
// @10:491
  CFG2 \prdata_0_iv_0_0_a2_2[16]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[16]),
	.Y(N_98)
);
defparam \prdata_0_iv_0_0_a2_2[16] .INIT=4'h8;
// @10:491
  CFG2 \prdata_0_iv_0_0_a2_2[5]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[5]),
	.Y(prdata_0_iv_0_0_a2_2_Z[5])
);
defparam \prdata_0_iv_0_0_a2_2[5] .INIT=4'h8;
// @10:491
  CFG2 \prdata_0_iv_0_0_a2_4[3]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[3]),
	.Y(N_62)
);
defparam \prdata_0_iv_0_0_a2_4[3] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[19]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[19]),
	.Y(prdata[19])
);
defparam \FIC_2_APB_M_PRDATA_RNO[19] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[20]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[20]),
	.Y(prdata[20])
);
defparam \FIC_2_APB_M_PRDATA_RNO[20] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[21]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[21]),
	.Y(prdata[21])
);
defparam \FIC_2_APB_M_PRDATA_RNO[21] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[22]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[22]),
	.Y(prdata[22])
);
defparam \FIC_2_APB_M_PRDATA_RNO[22] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[23]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[23]),
	.Y(prdata[23])
);
defparam \FIC_2_APB_M_PRDATA_RNO[23] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[25]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[25]),
	.Y(prdata[25])
);
defparam \FIC_2_APB_M_PRDATA_RNO[25] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[26]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[26]),
	.Y(prdata[26])
);
defparam \FIC_2_APB_M_PRDATA_RNO[26] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[27]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[27]),
	.Y(prdata[27])
);
defparam \FIC_2_APB_M_PRDATA_RNO[27] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[28]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[28]),
	.Y(prdata[28])
);
defparam \FIC_2_APB_M_PRDATA_RNO[28] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[29]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[29]),
	.Y(prdata[29])
);
defparam \FIC_2_APB_M_PRDATA_RNO[29] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[30]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[30]),
	.Y(prdata[30])
);
defparam \FIC_2_APB_M_PRDATA_RNO[30] .INIT=4'h8;
// @10:385
  CFG2 \FIC_2_APB_M_PRDATA_RNO[31]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[31]),
	.Y(prdata[31])
);
defparam \FIC_2_APB_M_PRDATA_RNO[31] .INIT=4'h8;
// @10:636
  CFG4 soft_reset_reg5_0_a2_0_a2_3_a2 (
	.A(FIC_2_APB_M_PADDR[4]),
	.B(soft_reset_reg5_0_a2_0_a2_3_a2_0),
	.C(control_reg_15_3),
	.D(FIC_2_APB_M_PADDR[2]),
	.Y(soft_reset_reg5)
);
defparam soft_reset_reg5_0_a2_0_a2_3_a2.INIT=16'h0080;
// @10:611
  CFG4 control_reg_15_0_a2_0_a2_0_a2 (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(control_reg_15_3),
	.C(control_reg_15_0_a2_0_a2_0_a2_0_Z),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(control_reg_15)
);
defparam control_reg_15_0_a2_0_a2_0_a2.INIT=16'h0040;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_a2[3]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(N_42),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(N_60)
);
defparam \prdata_0_iv_0_0_0_a2[3] .INIT=16'h0800;
// @10:491
  CFG2 \prdata_0_iv_0_0_a2_6[1]  (
	.A(N_42),
	.B(FIC_2_APB_M_PADDR[3]),
	.Y(prdata_0_iv_0_0_a2_6_Z[1])
);
defparam \prdata_0_iv_0_0_a2_6[1] .INIT=4'h2;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[2]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[2]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[2])
);
defparam \prdata_0_iv_0_0_0_0[2] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[13]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[13]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[13])
);
defparam \prdata_0_iv_0_0_0_0[13] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[10]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[10]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[10])
);
defparam \prdata_0_iv_0_0_0_0[10] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[9]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[9]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[9])
);
defparam \prdata_0_iv_0_0_0_0[9] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0[6]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[6]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_Z[6])
);
defparam \prdata_0_iv_0_0[6] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[12]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[12]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[12])
);
defparam \prdata_0_iv_0_0_0_0[12] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[8]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[8]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[8])
);
defparam \prdata_0_iv_0_0_0_0[8] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0[11]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[11]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_Z[11])
);
defparam \prdata_0_iv_0_0[11] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0[7]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[7]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_Z[7])
);
defparam \prdata_0_iv_0_0[7] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[14]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[14]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[14])
);
defparam \prdata_0_iv_0_0_0_0[14] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[15]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[15]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[15])
);
defparam \prdata_0_iv_0_0_0_0[15] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0[4]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[4]),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata_0_iv_0_0_Z[4])
);
defparam \prdata_0_iv_0_0[4] .INIT=16'hEAC0;
// @10:491
  CFG4 pslverr_0_iv_0_0_1 (
	.A(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(pslverr)
);
defparam pslverr_0_iv_0_0_1.INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_0[1]  (
	.A(prdata_0_iv_0_0_0_a2_0_Z[1]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[1]),
	.C(prdata_0_iv_0_0_a2_6_Z[1]),
	.D(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Y(prdata_0_iv_0_0_0_0_Z[1])
);
defparam \prdata_0_iv_0_0_0_0[1] .INIT=16'hECA0;
// @10:491
  CFG4 \prdata_0_iv_0_0[0]  (
	.A(prdata_0_iv_0_a2_0_Z[0]),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[0]),
	.C(prdata_0_iv_0_0_a2_6_Z[1]),
	.D(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Y(prdata_0_iv_0_0_Z[0])
);
defparam \prdata_0_iv_0_0[0] .INIT=16'hECA0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_1[3]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]),
	.B(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.C(N_60),
	.D(N_62),
	.Y(prdata_0_iv_0_0_0_1_Z[3])
);
defparam \prdata_0_iv_0_0_0_1[3] .INIT=16'hFFF8;
// @10:491
  CFG4 \prdata_0_iv_0_0_0_1[5]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]),
	.B(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.C(N_60),
	.D(prdata_0_iv_0_0_a2_2_Z[5]),
	.Y(prdata_0_iv_0_0_0_1_Z[5])
);
defparam \prdata_0_iv_0_0_0_1[5] .INIT=16'hFFF8;
// @10:447
  CFG4 MDDR_PSEL_0_a2_0_a2_0_a2_RNI6H0K (
	.A(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.B(Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY),
	.C(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(pready)
);
defparam MDDR_PSEL_0_a2_0_a2_0_a2_RNI6H0K.INIT=16'h8ACF;
// @10:491
  CFG4 \prdata_0_iv_0[18]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[18]),
	.B(FIC_2_APB_M_PADDR[2]),
	.C(prdata_0_iv_0_0_a2_3_Z[16]),
	.D(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Y(prdata[18])
);
defparam \prdata_0_iv_0[18] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0[17]  (
	.A(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[17]),
	.B(FIC_2_APB_M_PADDR[2]),
	.C(prdata_0_iv_0_0_a2_3_Z[16]),
	.D(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Y(prdata[17])
);
defparam \prdata_0_iv_0[17] .INIT=16'hEAC0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[16]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[16]),
	.C(N_98),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[16])
);
defparam \prdata_0_iv_0_0_0[16] .INIT=16'hFEF0;
// @10:491
  CFG3 \prdata_0_iv_0_a2_0[0]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[0]),
	.C(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata_0_iv_0_a2_0_0_Z[0])
);
defparam \prdata_0_iv_0_a2_0[0] .INIT=8'h40;
// @10:491
  CFG3 \prdata_0_iv_0_0_a2_3[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(CORECONFIGP_0_SOFT_RESET_F2M),
	.C(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(N_68)
);
defparam \prdata_0_iv_0_0_a2_3[1] .INIT=8'h40;
// @10:491
  CFG4 \prdata_0_iv_0[11]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[11]),
	.C(prdata_0_iv_0_0_Z[11]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[11])
);
defparam \prdata_0_iv_0[11] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0[4]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[4]),
	.C(prdata_0_iv_0_0_Z[4]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[4])
);
defparam \prdata_0_iv_0[4] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0[6]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[6]),
	.C(prdata_0_iv_0_0_Z[6]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[6])
);
defparam \prdata_0_iv_0[6] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0[7]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[7]),
	.C(prdata_0_iv_0_0_Z[7]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[7])
);
defparam \prdata_0_iv_0[7] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0[0]  (
	.A(prdata_0_iv_0_0_Z[0]),
	.B(prdata_0_iv_0_a2_0_0_Z[0]),
	.C(CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[0])
);
defparam \prdata_0_iv_0[0] .INIT=16'hFEEE;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[12]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[12]),
	.C(prdata_0_iv_0_0_0_0_Z[12]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[12])
);
defparam \prdata_0_iv_0_0_0[12] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[10]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[10]),
	.C(prdata_0_iv_0_0_0_0_Z[10]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[10])
);
defparam \prdata_0_iv_0_0_0[10] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[9]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[9]),
	.C(prdata_0_iv_0_0_0_0_Z[9]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[9])
);
defparam \prdata_0_iv_0_0_0[9] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[8]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[8]),
	.C(prdata_0_iv_0_0_0_0_Z[8]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[8])
);
defparam \prdata_0_iv_0_0_0[8] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[15]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[15]),
	.C(prdata_0_iv_0_0_0_0_Z[15]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[15])
);
defparam \prdata_0_iv_0_0_0[15] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[14]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(CORECONFIGP_0_SOFT_SDIF3_CORE_RESET),
	.C(prdata_0_iv_0_0_0_0_Z[14]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[14])
);
defparam \prdata_0_iv_0_0_0[14] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[13]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(CORECONFIGP_0_SOFT_SDIF3_PHY_RESET),
	.C(prdata_0_iv_0_0_0_0_Z[13]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[13])
);
defparam \prdata_0_iv_0_0_0[13] .INIT=16'hF4F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[1]  (
	.A(prdata_0_iv_0_0_0_0_Z[1]),
	.B(N_68),
	.C(CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[1])
);
defparam \prdata_0_iv_0_0_0[1] .INIT=16'hFEEE;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[5]  (
	.A(soft_reset_reg_Z[5]),
	.B(FIC_2_APB_M_PADDR[2]),
	.C(prdata_0_iv_0_0_0_1_Z[5]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[5])
);
defparam \prdata_0_iv_0_0_0[5] .INIT=16'hF2F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[3]  (
	.A(soft_reset_reg_Z[3]),
	.B(FIC_2_APB_M_PADDR[2]),
	.C(prdata_0_iv_0_0_0_1_Z[3]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[3])
);
defparam \prdata_0_iv_0_0_0[3] .INIT=16'hF2F0;
// @10:491
  CFG4 \prdata_0_iv_0_0_0[2]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(CORECONFIGP_0_SOFT_M3_RESET),
	.C(prdata_0_iv_0_0_0_0_Z[2]),
	.D(prdata_0_iv_0_0_a2_3_Z[16]),
	.Y(prdata[2])
);
defparam \prdata_0_iv_0_0_0[2] .INIT=16'hF4F0;
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
//@25:989
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign FIC_2_APB_M_PADDR[2] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2];
assign FIC_2_APB_M_PADDR[3] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[3];
assign FIC_2_APB_M_PADDR[4] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4];
assign FIC_2_APB_M_PADDR[5] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[5];
assign FIC_2_APB_M_PADDR[6] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[6];
assign FIC_2_APB_M_PADDR[7] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[7];
assign FIC_2_APB_M_PADDR[8] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[8];
assign FIC_2_APB_M_PADDR[9] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[9];
assign FIC_2_APB_M_PADDR[10] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10];
assign FIC_2_APB_M_PADDR[11] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[11];
assign FIC_2_APB_M_PADDR[12] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[12];
assign FIC_2_APB_M_PADDR[13] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13];
assign FIC_2_APB_M_PADDR[14] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[14];
assign FIC_2_APB_M_PADDR[15] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15];
assign FIC_2_APB_M_PADDR[16] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[16];
assign FIC_2_APB_M_PWDATA[0] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[0];
assign FIC_2_APB_M_PWDATA[1] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[1];
assign FIC_2_APB_M_PWDATA[2] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[2];
assign FIC_2_APB_M_PWDATA[3] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[3];
assign FIC_2_APB_M_PWDATA[4] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[4];
assign FIC_2_APB_M_PWDATA[5] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[5];
assign FIC_2_APB_M_PWDATA[6] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[6];
assign FIC_2_APB_M_PWDATA[7] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[7];
assign FIC_2_APB_M_PWDATA[8] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[8];
assign FIC_2_APB_M_PWDATA[9] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[9];
assign FIC_2_APB_M_PWDATA[10] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[10];
assign FIC_2_APB_M_PWDATA[11] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[11];
assign FIC_2_APB_M_PWDATA[12] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[12];
assign FIC_2_APB_M_PWDATA[13] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[13];
assign FIC_2_APB_M_PWDATA[14] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[14];
assign FIC_2_APB_M_PWDATA[15] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[15];
assign FIC_2_APB_M_PWDATA[16] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16];
assign FIC_2_APB_M_PWDATA[17] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[17];
assign FIC_2_APB_M_PWDATA[18] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[18];
assign FIC_2_APB_M_PWDATA[19] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[19];
assign FIC_2_APB_M_PWDATA[20] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[20];
assign FIC_2_APB_M_PWDATA[21] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[21];
assign FIC_2_APB_M_PWDATA[22] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[22];
assign FIC_2_APB_M_PWDATA[23] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[23];
assign FIC_2_APB_M_PWDATA[24] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[24];
assign FIC_2_APB_M_PWDATA[25] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[25];
assign FIC_2_APB_M_PWDATA[26] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[26];
assign FIC_2_APB_M_PWDATA[27] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[27];
assign FIC_2_APB_M_PWDATA[28] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[28];
assign FIC_2_APB_M_PWDATA[29] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[29];
assign FIC_2_APB_M_PWDATA[30] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[30];
assign FIC_2_APB_M_PWDATA[31] = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[31];
assign INIT_DONE = INIT_DONE_int;
assign SDIF_RELEASED = CORERESETP_0_SDIF_RELEASED;
assign FIC_2_APB_M_PSEL = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx;
assign FIC_2_APB_M_PENABLE = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE;
assign FIC_2_APB_M_PWRITE = Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE;
endmodule /* CoreConfigP_Z5 */

module CoreResetP_Z6 (
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  CORECONFIGP_0_SOFT_SDIF3_PHY_RESET,
  Webserver_TCP_sb_0_SDIF3_PHY_RESET_N,
  INIT_DONE_int_1z,
  CORERESETP_0_SDIF_RELEASED,
  MSS_HPMS_READY_int_1z,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  FIC_2_APB_M_PRESET_N_arst,
  FABOSC_0_RCOSC_25_50MHZ_O2F,
  SOFT_M3_RESET_i,
  SOFT_RESET_F2M_i,
  MSS_HPMS_READY_int_arst,
  GL0_INST
)
;
input CORECONFIGP_0_CONFIG1_DONE ;
input CORECONFIGP_0_CONFIG2_DONE ;
input CORECONFIGP_0_SOFT_RESET_F2M ;
input CORECONFIGP_0_SOFT_M3_RESET ;
input CORECONFIGP_0_SOFT_SDIF3_PHY_RESET ;
output Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
output INIT_DONE_int_1z ;
output CORERESETP_0_SDIF_RELEASED ;
output MSS_HPMS_READY_int_1z ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input FIC_2_APB_M_PRESET_N_arst ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
output SOFT_M3_RESET_i ;
output SOFT_RESET_F2M_i ;
output MSS_HPMS_READY_int_arst ;
input GL0_INST ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire CORECONFIGP_0_SOFT_SDIF3_PHY_RESET ;
wire Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
wire INIT_DONE_int_1z ;
wire CORERESETP_0_SDIF_RELEASED ;
wire MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire MSS_HPMS_READY_int_arst ;
wire GL0_INST ;
wire [12:0] count_sdif3_Z;
wire [11:0] count_sdif3_s;
wire [13:0] count_ddr_Z;
wire [12:0] count_ddr_s;
wire [1:0] sdif3_state_Z;
wire [0:0] sdif3_state_i;
wire [12:12] count_sdif3_s_Z;
wire [13:13] count_ddr_s_Z;
wire [6:0] sm0_state_Z;
wire [5:3] sm0_state_ns;
wire [2:2] sm0_state_ns_Z;
wire [11:1] count_sdif3_cry_Z;
wire [11:1] count_sdif3_cry_Y;
wire [12:12] count_sdif3_s_FCO;
wire [12:12] count_sdif3_s_Y;
wire [12:1] count_ddr_cry_Z;
wire [12:1] count_ddr_cry_Y;
wire [13:13] count_ddr_s_FCO;
wire [13:13] count_ddr_s_Y;
wire MSS_HPMS_READY_int_rep_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire GND ;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sdif3_areset_n_rcosc_Z ;
wire sdif3_areset_n_rcosc_0 ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_rcosc_0 ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire SOFT_RESET_F2M ;
wire SOFT_M3_RESET ;
wire count_sdif3e ;
wire count_ddre ;
wire release_sdif2_core_q1_Z ;
wire release_sdif2_core_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif1_core_Z ;
wire release_sdif0_core_q1_Z ;
wire release_sdif0_core_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire count_sdif3_enable_q1_Z ;
wire count_sdif3_enable_Z ;
wire count_ddr_enable_q1_Z ;
wire count_ddr_enable_Z ;
wire next_sm0_state18 ;
wire sdif2_spll_lock_q1_Z ;
wire CONFIG2_DONE_q1_Z ;
wire CONFIG2_DONE ;
wire CONFIG2_DONE_clk_base_Z ;
wire CONFIG1_DONE_q1_Z ;
wire CONFIG1_DONE ;
wire CONFIG1_DONE_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif2_areset_n_rcosc_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire sdif3_areset_n_q1_Z ;
wire sdif3_areset_n_clk_base_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire N_19_i ;
wire N_4_i ;
wire N_5_mux_i ;
wire next_count_ddr_enable_0_sqmuxa ;
wire un1_next_ddr_ready_0_sqmuxa_0_Z ;
wire SDIF3_PHY_RESET_N_int_Z ;
wire next_sdif3_phy_reset_n_0_sqmuxa ;
wire release_sdif3_core6_Z ;
wire ddr_settled6_Z ;
wire next_sdif_released_0_sqmuxa ;
wire un1_next_sdif3_core_reset_n_0_sqmuxa_i_i_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire count_sdif3_s_76_FCO ;
wire count_sdif3_s_76_S ;
wire count_sdif3_s_76_Y ;
wire count_ddr_s_77_FCO ;
wire count_ddr_s_77_S ;
wire count_ddr_s_77_Y ;
wire N_237 ;
wire N_22 ;
wire N_234_i ;
wire release_sdif3_core6_7_Z ;
wire release_sdif3_core6_1_Z ;
wire release_sdif3_core6_8_Z ;
wire ddr_settled6_6_Z ;
wire SOFT_SDIF3_PHY_RESET ;
wire ddr_settled6_9_Z ;
wire ddr_settled6_8_Z ;
wire ddr_settled6_7_Z ;
wire N_128 ;
wire N_1 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22_0 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
// @12:565
  SLE MSS_HPMS_READY_int_rep (
	.Q(MSS_HPMS_READY_int_rep_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT sdif0_areset_n_RNIBFK5 (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sdif3_areset_n_rcosc_RNI7FT3 (
	.Y(sdif3_areset_n_rcosc_Z),
	.A(sdif3_areset_n_rcosc_0)
);
  CLKINT sm0_areset_n_rcosc_RNIUQKD (
	.Y(sm0_areset_n_rcosc_Z),
	.A(sm0_areset_n_rcosc_0)
);
  CLKINT sm0_areset_n_clk_base_RNIOOE1 (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
  CLKINT MSS_HPMS_READY_int_rep_RNIJ8M8 (
	.Y(MSS_HPMS_READY_int_arst),
	.A(MSS_HPMS_READY_int_rep_Z)
);
  CFG1 \count_sdif3_RNO[0]  (
	.A(count_sdif3_Z[0]),
	.Y(count_sdif3_s[0])
);
defparam \count_sdif3_RNO[0] .INIT=2'h1;
  CFG1 \count_ddr_RNO[0]  (
	.A(count_ddr_Z[0]),
	.Y(count_ddr_s[0])
);
defparam \count_ddr_RNO[0] .INIT=2'h1;
  CFG1 count_sdif3_enable_RNO (
	.A(sdif3_state_Z[0]),
	.Y(sdif3_state_i[0])
);
defparam count_sdif3_enable_RNO.INIT=2'h1;
  CFG1 SOFT_RESET_F2M_keep_RNIBTQ3 (
	.A(SOFT_RESET_F2M),
	.Y(SOFT_RESET_F2M_i)
);
defparam SOFT_RESET_F2M_keep_RNIBTQ3.INIT=2'h1;
  CFG1 SOFT_M3_RESET_keep_RNI63KD (
	.A(SOFT_M3_RESET),
	.Y(SOFT_M3_RESET_i)
);
defparam SOFT_M3_RESET_keep_RNI63KD.INIT=2'h1;
// @12:1581
  SLE \count_sdif3[12]  (
	.Q(count_sdif3_Z[12]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s_Z[12]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[11]  (
	.Q(count_sdif3_Z[11]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[11]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[10]  (
	.Q(count_sdif3_Z[10]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[10]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[9]  (
	.Q(count_sdif3_Z[9]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[9]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[8]  (
	.Q(count_sdif3_Z[8]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[8]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[7]  (
	.Q(count_sdif3_Z[7]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[7]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[6]  (
	.Q(count_sdif3_Z[6]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[6]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[5]  (
	.Q(count_sdif3_Z[5]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[5]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[4]  (
	.Q(count_sdif3_Z[4]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[4]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[3]  (
	.Q(count_sdif3_Z[3]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[3]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[2]  (
	.Q(count_sdif3_Z[2]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[2]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[1]  (
	.Q(count_sdif3_Z[1]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[1]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE \count_sdif3[0]  (
	.Q(count_sdif3_Z[0]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_s[0]),
	.EN(count_sdif3e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[13]  (
	.Q(count_ddr_Z[13]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s_Z[13]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[12]  (
	.Q(count_ddr_Z[12]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[12]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[11]  (
	.Q(count_ddr_Z[11]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[11]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[10]  (
	.Q(count_ddr_Z[10]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[10]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[9]  (
	.Q(count_ddr_Z[9]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[9]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[8]  (
	.Q(count_ddr_Z[8]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[8]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[7]  (
	.Q(count_ddr_Z[7]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[7]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[6]  (
	.Q(count_ddr_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[6]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[5]  (
	.Q(count_ddr_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[5]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[4]  (
	.Q(count_ddr_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[4]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[3]  (
	.Q(count_ddr_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[3]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[2]  (
	.Q(count_ddr_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[2]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[1]  (
	.Q(count_ddr_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[1]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE \count_ddr[0]  (
	.Q(count_ddr_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[0]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1455
  SLE count_sdif3_enable_q1 (
	.Q(count_sdif3_enable_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_enable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1455
  SLE count_ddr_enable_q1 (
	.Q(count_ddr_enable_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:963
  SLE sdif2_spll_lock_q2 (
	.Q(next_sm0_state18),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sdif2_spll_lock_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:946
  SLE CONFIG2_DONE_q1 (
	.Q(CONFIG2_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG2_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:946
  SLE CONFIG2_DONE_clk_base (
	.Q(CONFIG2_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG2_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG1_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:929
  SLE CONFIG1_DONE_clk_base (
	.Q(CONFIG1_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1455
  SLE count_sdif3_enable_rcosc (
	.Q(count_sdif3e),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_sdif3_enable_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1455
  SLE count_ddr_enable_rcosc (
	.Q(count_ddre),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1549
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1517
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1485
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:963
  SLE sdif2_spll_lock_q1 (
	.Q(sdif2_spll_lock_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1646
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:839
  SLE sdif3_areset_n_q1 (
	.Q(sdif3_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:839
  SLE sdif3_areset_n_clk_base (
	.Q(sdif3_areset_n_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(sdif3_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_1z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1365
  SLE \sdif3_state[1]  (
	.Q(sdif3_state_Z[1]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(N_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1365
  SLE \sdif3_state[0]  (
	.Q(sdif3_state_Z[0]),
	.ADn(VCC),
	.ALn(sdif3_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(N_5_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE count_ddr_enable (
	.Q(count_ddr_enable_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(next_count_ddr_enable_0_sqmuxa),
	.EN(un1_next_ddr_ready_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1365
  SLE SDIF3_PHY_RESET_N_int (
	.Q(SDIF3_PHY_RESET_N_int_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(next_sdif3_phy_reset_n_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(release_sdif3_core6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1613
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(ddr_settled6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE SDIF_RELEASED_int (
	.Q(CORERESETP_0_SDIF_RELEASED),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(next_sdif_released_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1365
  SLE count_sdif3_enable (
	.Q(count_sdif3_enable_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sdif3_state_i[0]),
	.EN(un1_next_sdif3_core_reset_n_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_int_1z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:1581
  ARI1 count_sdif3_s_76 (
	.FCO(count_sdif3_s_76_FCO),
	.S(count_sdif3_s_76_S),
	.Y(count_sdif3_s_76_Y),
	.B(count_sdif3_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_sdif3_s_76.INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[1]  (
	.FCO(count_sdif3_cry_Z[1]),
	.S(count_sdif3_s[1]),
	.Y(count_sdif3_cry_Y[1]),
	.B(count_sdif3_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_s_76_FCO)
);
defparam \count_sdif3_cry[1] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[2]  (
	.FCO(count_sdif3_cry_Z[2]),
	.S(count_sdif3_s[2]),
	.Y(count_sdif3_cry_Y[2]),
	.B(count_sdif3_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[1])
);
defparam \count_sdif3_cry[2] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[3]  (
	.FCO(count_sdif3_cry_Z[3]),
	.S(count_sdif3_s[3]),
	.Y(count_sdif3_cry_Y[3]),
	.B(count_sdif3_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[2])
);
defparam \count_sdif3_cry[3] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[4]  (
	.FCO(count_sdif3_cry_Z[4]),
	.S(count_sdif3_s[4]),
	.Y(count_sdif3_cry_Y[4]),
	.B(count_sdif3_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[3])
);
defparam \count_sdif3_cry[4] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[5]  (
	.FCO(count_sdif3_cry_Z[5]),
	.S(count_sdif3_s[5]),
	.Y(count_sdif3_cry_Y[5]),
	.B(count_sdif3_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[4])
);
defparam \count_sdif3_cry[5] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[6]  (
	.FCO(count_sdif3_cry_Z[6]),
	.S(count_sdif3_s[6]),
	.Y(count_sdif3_cry_Y[6]),
	.B(count_sdif3_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[5])
);
defparam \count_sdif3_cry[6] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[7]  (
	.FCO(count_sdif3_cry_Z[7]),
	.S(count_sdif3_s[7]),
	.Y(count_sdif3_cry_Y[7]),
	.B(count_sdif3_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[6])
);
defparam \count_sdif3_cry[7] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[8]  (
	.FCO(count_sdif3_cry_Z[8]),
	.S(count_sdif3_s[8]),
	.Y(count_sdif3_cry_Y[8]),
	.B(count_sdif3_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[7])
);
defparam \count_sdif3_cry[8] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[9]  (
	.FCO(count_sdif3_cry_Z[9]),
	.S(count_sdif3_s[9]),
	.Y(count_sdif3_cry_Y[9]),
	.B(count_sdif3_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[8])
);
defparam \count_sdif3_cry[9] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[10]  (
	.FCO(count_sdif3_cry_Z[10]),
	.S(count_sdif3_s[10]),
	.Y(count_sdif3_cry_Y[10]),
	.B(count_sdif3_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[9])
);
defparam \count_sdif3_cry[10] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_s[12]  (
	.FCO(count_sdif3_s_FCO[12]),
	.S(count_sdif3_s_Z[12]),
	.Y(count_sdif3_s_Y[12]),
	.B(count_sdif3_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[11])
);
defparam \count_sdif3_s[12] .INIT=20'h4AA00;
// @12:1581
  ARI1 \count_sdif3_cry[11]  (
	.FCO(count_sdif3_cry_Z[11]),
	.S(count_sdif3_s[11]),
	.Y(count_sdif3_cry_Y[11]),
	.B(count_sdif3_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_sdif3_cry_Z[10])
);
defparam \count_sdif3_cry[11] .INIT=20'h4AA00;
// @12:1613
  ARI1 count_ddr_s_77 (
	.FCO(count_ddr_s_77_FCO),
	.S(count_ddr_s_77_S),
	.Y(count_ddr_s_77_Y),
	.B(count_ddr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_ddr_s_77.INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[1]  (
	.FCO(count_ddr_cry_Z[1]),
	.S(count_ddr_s[1]),
	.Y(count_ddr_cry_Y[1]),
	.B(count_ddr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_s_77_FCO)
);
defparam \count_ddr_cry[1] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[2]  (
	.FCO(count_ddr_cry_Z[2]),
	.S(count_ddr_s[2]),
	.Y(count_ddr_cry_Y[2]),
	.B(count_ddr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[1])
);
defparam \count_ddr_cry[2] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[3]  (
	.FCO(count_ddr_cry_Z[3]),
	.S(count_ddr_s[3]),
	.Y(count_ddr_cry_Y[3]),
	.B(count_ddr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[2])
);
defparam \count_ddr_cry[3] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[4]  (
	.FCO(count_ddr_cry_Z[4]),
	.S(count_ddr_s[4]),
	.Y(count_ddr_cry_Y[4]),
	.B(count_ddr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[3])
);
defparam \count_ddr_cry[4] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[5]  (
	.FCO(count_ddr_cry_Z[5]),
	.S(count_ddr_s[5]),
	.Y(count_ddr_cry_Y[5]),
	.B(count_ddr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[4])
);
defparam \count_ddr_cry[5] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[6]  (
	.FCO(count_ddr_cry_Z[6]),
	.S(count_ddr_s[6]),
	.Y(count_ddr_cry_Y[6]),
	.B(count_ddr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[5])
);
defparam \count_ddr_cry[6] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[7]  (
	.FCO(count_ddr_cry_Z[7]),
	.S(count_ddr_s[7]),
	.Y(count_ddr_cry_Y[7]),
	.B(count_ddr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[6])
);
defparam \count_ddr_cry[7] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[8]  (
	.FCO(count_ddr_cry_Z[8]),
	.S(count_ddr_s[8]),
	.Y(count_ddr_cry_Y[8]),
	.B(count_ddr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[7])
);
defparam \count_ddr_cry[8] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[9]  (
	.FCO(count_ddr_cry_Z[9]),
	.S(count_ddr_s[9]),
	.Y(count_ddr_cry_Y[9]),
	.B(count_ddr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[8])
);
defparam \count_ddr_cry[9] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[10]  (
	.FCO(count_ddr_cry_Z[10]),
	.S(count_ddr_s[10]),
	.Y(count_ddr_cry_Y[10]),
	.B(count_ddr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[9])
);
defparam \count_ddr_cry[10] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[11]  (
	.FCO(count_ddr_cry_Z[11]),
	.S(count_ddr_s[11]),
	.Y(count_ddr_cry_Y[11]),
	.B(count_ddr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[10])
);
defparam \count_ddr_cry[11] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_s[13]  (
	.FCO(count_ddr_s_FCO[13]),
	.S(count_ddr_s_Z[13]),
	.Y(count_ddr_s_Y[13]),
	.B(count_ddr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[12])
);
defparam \count_ddr_s[13] .INIT=20'h4AA00;
// @12:1613
  ARI1 \count_ddr_cry[12]  (
	.FCO(count_ddr_cry_Z[12]),
	.S(count_ddr_s[12]),
	.Y(count_ddr_cry_Y[12]),
	.B(count_ddr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[11])
);
defparam \count_ddr_cry[12] .INIT=20'h4AA00;
// @12:1089
  CFG4 \sm0_state_ns_0[5]  (
	.A(CONFIG2_DONE_clk_base_Z),
	.B(sm0_state_Z[5]),
	.C(sm0_state_Z[4]),
	.D(N_237),
	.Y(sm0_state_ns[5])
);
defparam \sm0_state_ns_0[5] .INIT=16'h44F4;
// @12:1329
  CFG4 un1_next_sdif3_core_reset_n_0_sqmuxa_i_i (
	.A(N_22),
	.B(N_234_i),
	.C(sdif3_state_Z[1]),
	.D(sdif3_state_Z[0]),
	.Y(un1_next_sdif3_core_reset_n_0_sqmuxa_i_i_Z)
);
defparam un1_next_sdif3_core_reset_n_0_sqmuxa_i_i.INIT=16'h5030;
// @12:1605
  CFG4 release_sdif3_core6 (
	.A(count_sdif3_Z[7]),
	.B(release_sdif3_core6_7_Z),
	.C(release_sdif3_core6_1_Z),
	.D(release_sdif3_core6_8_Z),
	.Y(release_sdif3_core6_Z)
);
defparam release_sdif3_core6.INIT=16'h4000;
// @12:1605
  CFG4 release_sdif3_core6_1 (
	.A(count_sdif3_Z[10]),
	.B(count_sdif3_Z[5]),
	.C(count_sdif3_Z[2]),
	.D(count_sdif3_Z[1]),
	.Y(release_sdif3_core6_1_Z)
);
defparam release_sdif3_core6_1.INIT=16'h0040;
// @12:1637
  CFG2 ddr_settled6_6 (
	.A(count_ddr_Z[5]),
	.B(count_ddr_Z[11]),
	.Y(ddr_settled6_6_Z)
);
defparam ddr_settled6_6.INIT=4'h1;
// @12:1089
  CFG2 \sm0_state_ns_0_a2_0[4]  (
	.A(next_sm0_state18),
	.B(sm0_state_Z[3]),
	.Y(next_count_ddr_enable_0_sqmuxa)
);
defparam \sm0_state_ns_0_a2_0[4] .INIT=4'h8;
// @12:1341
  CFG2 next_sdif3_state12_i_0 (
	.A(CONFIG1_DONE_clk_base_Z),
	.B(next_sm0_state18),
	.Y(N_234_i)
);
defparam next_sdif3_state12_i_0.INIT=4'h7;
// @12:1351
  CFG2 next_sdif3_core_reset_n_0_sqmuxa_i_i_o3 (
	.A(ddr_settled_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.Y(N_22)
);
defparam next_sdif3_core_reset_n_0_sqmuxa_i_i_o3.INIT=4'h7;
// @12:641
  CFG2 sdif0_areset_n (
	.A(POWER_ON_RESET_N),
	.B(MSS_HPMS_READY_int_1z),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @12:465
  CFG2 SDIF3_PHY_RESET_N (
	.A(SDIF3_PHY_RESET_N_int_Z),
	.B(SOFT_SDIF3_PHY_RESET),
	.Y(Webserver_TCP_sb_0_SDIF3_PHY_RESET_N)
);
defparam SDIF3_PHY_RESET_N.INIT=4'h2;
// @12:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @12:1605
  CFG4 release_sdif3_core6_8 (
	.A(count_sdif3_Z[9]),
	.B(count_sdif3_Z[4]),
	.C(count_sdif3_Z[3]),
	.D(count_sdif3_Z[0]),
	.Y(release_sdif3_core6_8_Z)
);
defparam release_sdif3_core6_8.INIT=16'h0001;
// @12:1605
  CFG4 release_sdif3_core6_7 (
	.A(count_sdif3_Z[12]),
	.B(count_sdif3_Z[11]),
	.C(count_sdif3_Z[8]),
	.D(count_sdif3_Z[6]),
	.Y(release_sdif3_core6_7_Z)
);
defparam release_sdif3_core6_7.INIT=16'h8000;
// @12:1637
  CFG4 ddr_settled6_9 (
	.A(count_ddr_Z[12]),
	.B(count_ddr_Z[6]),
	.C(count_ddr_Z[3]),
	.D(count_ddr_Z[2]),
	.Y(ddr_settled6_9_Z)
);
defparam ddr_settled6_9.INIT=16'h0001;
// @12:1637
  CFG4 ddr_settled6_8 (
	.A(count_ddr_Z[13]),
	.B(count_ddr_Z[7]),
	.C(count_ddr_Z[1]),
	.D(count_ddr_Z[0]),
	.Y(ddr_settled6_8_Z)
);
defparam ddr_settled6_8.INIT=16'h0002;
// @12:1637
  CFG4 ddr_settled6_7 (
	.A(count_ddr_Z[10]),
	.B(count_ddr_Z[9]),
	.C(count_ddr_Z[8]),
	.D(count_ddr_Z[4]),
	.Y(ddr_settled6_7_Z)
);
defparam ddr_settled6_7.INIT=16'h8000;
// @12:1329
  CFG3 un1_next_sdif3_core_reset_n_0_sqmuxa_i_i_a2 (
	.A(sdif3_state_Z[1]),
	.B(sdif3_state_Z[0]),
	.C(N_234_i),
	.Y(next_sdif3_phy_reset_n_0_sqmuxa)
);
defparam un1_next_sdif3_core_reset_n_0_sqmuxa_i_i_a2.INIT=8'h02;
// @12:1089
  CFG4 \sm0_state_ns_0[3]  (
	.A(sm0_state_Z[3]),
	.B(sm0_state_Z[2]),
	.C(next_sm0_state18),
	.D(CONFIG1_DONE_clk_base_Z),
	.Y(sm0_state_ns[3])
);
defparam \sm0_state_ns_0[3] .INIT=16'hCE0A;
// @12:1011
  CFG3 un1_next_ddr_ready_0_sqmuxa_0 (
	.A(next_count_ddr_enable_0_sqmuxa),
	.B(ddr_settled_clk_base_Z),
	.C(sm0_state_Z[4]),
	.Y(un1_next_ddr_ready_0_sqmuxa_0_Z)
);
defparam un1_next_ddr_ready_0_sqmuxa_0.INIT=8'hEA;
// @12:1089
  CFG2 \sm0_state_RNO[6]  (
	.A(CONFIG2_DONE_clk_base_Z),
	.B(sm0_state_Z[5]),
	.Y(N_19_i)
);
defparam \sm0_state_RNO[6] .INIT=4'h8;
// @12:1365
  CFG2 \sdif3_state_ns_1_0_.N_4_i  (
	.A(sdif3_state_Z[0]),
	.B(sdif3_state_Z[1]),
	.Y(N_4_i)
);
defparam \sdif3_state_ns_1_0_.N_4_i .INIT=4'hE;
// @12:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(CONFIG1_DONE_clk_base_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @12:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @12:1089
  CFG4 \sm0_state_ns_0_o2[4]  (
	.A(release_sdif0_core_clk_base_Z),
	.B(N_22),
	.C(release_sdif2_core_clk_base_Z),
	.D(release_sdif1_core_clk_base_Z),
	.Y(N_237)
);
defparam \sm0_state_ns_0_o2[4] .INIT=16'hDFFF;
// @12:1637
  CFG4 ddr_settled6 (
	.A(ddr_settled6_7_Z),
	.B(ddr_settled6_6_Z),
	.C(ddr_settled6_8_Z),
	.D(ddr_settled6_9_Z),
	.Y(ddr_settled6_Z)
);
defparam ddr_settled6.INIT=16'h8000;
// @12:1089
  CFG2 \sm0_state_ns_0_a2_0[5]  (
	.A(N_237),
	.B(sm0_state_Z[4]),
	.Y(next_sdif_released_0_sqmuxa)
);
defparam \sm0_state_ns_0_a2_0[5] .INIT=4'h4;
// @12:1365
  CFG3 \sdif3_state_ns_1_0_.N_5_mux_i  (
	.A(sdif3_state_Z[1]),
	.B(sdif3_state_Z[0]),
	.C(N_234_i),
	.Y(N_5_mux_i)
);
defparam \sdif3_state_ns_1_0_.N_5_mux_i .INIT=8'h9B;
// @12:1089
  CFG3 \sm0_state_ns_0[4]  (
	.A(next_count_ddr_enable_0_sqmuxa),
	.B(N_237),
	.C(sm0_state_Z[4]),
	.Y(sm0_state_ns[4])
);
defparam \sm0_state_ns_0[4] .INIT=8'hEA;
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
//@25:1110
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign CONFIG1_DONE = CORECONFIGP_0_CONFIG1_DONE;
assign CONFIG2_DONE = CORECONFIGP_0_CONFIG2_DONE;
assign SOFT_RESET_F2M = CORECONFIGP_0_SOFT_RESET_F2M;
assign SOFT_M3_RESET = CORECONFIGP_0_SOFT_M3_RESET;
assign SOFT_SDIF3_PHY_RESET = CORECONFIGP_0_SOFT_SDIF3_PHY_RESET;
endmodule /* CoreResetP_Z6 */

module Webserver_TCP_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @7:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @7:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @7:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_FABOSC_0_OSC */

module Webserver_TCP_sb_MSS (
  MDDR_DQS,
  MDDR_DQS_N,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR,
  SERDES_IF_0_EPCS_3_RX_DATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  Webserver_TCP_sb_0_MAC_TBI_TCGF,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_DM_RDQS,
  MDDR_DQ,
  MDDR_CLK,
  MDDR_CLK_N,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE,
  SOFT_RESET_F2M_i,
  FCCC_0_GL1,
  FCCC_0_GL0,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  BIBUF_0_Y,
  FCCC_1_GL0,
  LOCK,
  SOFT_M3_RESET_i,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  HREADY_M_pre_20_iv_i,
  GL0_INST,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  GPIO_7_M2F_c,
  GPIO_6_M2F_c,
  GPIO_5_M2F_c,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  Webserver_TCP_sb_0_MAC_TBI_MDO,
  Webserver_TCP_sb_0_MAC_TBI_MDO_EN,
  PHY_MDC_c,
  GPIO_0_M2F_c,
  GPIO_1_M2F_c,
  MSS_RESET_N_M2F,
  Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  GPIO_2_M2F_c,
  GPIO_4_M2F_c,
  GPIO_3_M2F_c,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  MMUART_0_RXD,
  MMUART_0_TXD,
  SPI_0_CLK,
  SPI_0_DI,
  SPI_0_DO,
  SPI_0_SS0,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N,
  FIC_2_APB_M_PRESET_N_arst,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK
)
;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
input [15:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA ;
input [10:2] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR ;
input [9:0] SERDES_IF_0_EPCS_3_RX_DATA ;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
input [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
output [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
output [9:0] Webserver_TCP_sb_0_MAC_TBI_TCGF ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
output [16:2] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
output [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output [1:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
output MDDR_CLK ;
output MDDR_CLK_N ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
input CORECONFIGP_0_MDDR_APBmslave_PSELx ;
input CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
input SOFT_RESET_F2M_i ;
input FCCC_0_GL1 ;
input FCCC_0_GL0 ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
input BIBUF_0_Y ;
input FCCC_1_GL0 ;
input LOCK ;
input SOFT_M3_RESET_i ;
input Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input HREADY_M_pre_20_iv_i ;
input GL0_INST ;
output CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
output CORECONFIGP_0_MDDR_APBmslave_PREADY ;
output GPIO_7_M2F_c ;
output GPIO_6_M2F_c ;
output GPIO_5_M2F_c ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
output Webserver_TCP_sb_0_MAC_TBI_MDO ;
output Webserver_TCP_sb_0_MAC_TBI_MDO_EN ;
output PHY_MDC_c ;
output GPIO_0_M2F_c ;
output GPIO_1_M2F_c ;
output MSS_RESET_N_M2F ;
output Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output GPIO_2_M2F_c ;
output GPIO_4_M2F_c ;
output GPIO_3_M2F_c ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CS_N ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
input MMUART_0_RXD ;
output MMUART_0_TXD ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
input SPI_0_DI ;
output SPI_0_DO ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
output Webserver_TCP_sb_0_INIT_APB_S_PCLK_i ;
output FIC_2_APB_M_PRESET_N ;
output FIC_2_APB_M_PRESET_N_arst ;
output Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire SOFT_RESET_F2M_i ;
wire FCCC_0_GL1 ;
wire FCCC_0_GL0 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire BIBUF_0_Y ;
wire FCCC_1_GL0 ;
wire LOCK ;
wire SOFT_M3_RESET_i ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire HREADY_M_pre_20_iv_i ;
wire GL0_INST ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire GPIO_7_M2F_c ;
wire GPIO_6_M2F_c ;
wire GPIO_5_M2F_c ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO_EN ;
wire PHY_MDC_c ;
wire GPIO_0_M2F_c ;
wire GPIO_1_M2F_c ;
wire MSS_RESET_N_M2F ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire GPIO_2_M2F_c ;
wire GPIO_4_M2F_c ;
wire GPIO_3_M2F_c ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire MMUART_0_RXD ;
wire MMUART_0_TXD ;
wire SPI_0_CLK ;
wire SPI_0_DI ;
wire SPI_0_DO ;
wire SPI_0_SS0 ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire [2:0] DRAM_FIFO_WE_OUT_net_0;
wire [35:0] DRAM_DQ_OUT_net_0;
wire [35:0] DRAM_DQ_OE_net_0;
wire [4:0] DRAM_DM_RDQS_OUT_net_0;
wire [4:0] DM_OE_net_0;
wire [2:0] DRAM_BA_net_0;
wire [15:0] DRAM_ADDR_net_0;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] F_FM1_RDATA;
wire [31:17] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [31:0] F_HM1_ADDR;
wire [1:0] F_HM1_SIZE;
wire [31:0] F_HM1_WDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [31:0] REV_ARADDR;
wire [1:0] REV_ARBURST;
wire [3:0] REV_ARID;
wire [3:0] REV_ARLEN;
wire [1:0] REV_ARLOCK;
wire [1:0] REV_ARSIZE;
wire [31:0] REV_AWADDR;
wire [1:0] REV_AWLOCK;
wire [1:0] REV_AWSIZE;
wire [3:0] REV_WID;
wire [7:0] REV_WSTRB;
wire [4:0] DRAM_DQS_OUT_net_0;
wire [4:0] DRAM_DQS_OE_net_0;
wire CLK_CONFIG_APB ;
wire SPI_0_SS0_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI_0_DI_PAD_Y ;
wire SPI_0_CLK_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART_0_RXD_PAD_Y ;
wire MSS_ADLIB_INST_DRAM_WEN ;
wire MSS_ADLIB_INST_DRAM_RSTN ;
wire MSS_ADLIB_INST_DRAM_RASN ;
wire MSS_ADLIB_INST_DRAM_ODT ;
wire MDDR_DQS_TMATCH_0_IN_PAD_Y ;
wire MDDR_DQ_15_PAD_Y ;
wire MDDR_DQ_14_PAD_Y ;
wire MDDR_DQ_13_PAD_Y ;
wire MDDR_DQ_12_PAD_Y ;
wire MDDR_DQ_11_PAD_Y ;
wire MDDR_DQ_10_PAD_Y ;
wire MDDR_DQ_9_PAD_Y ;
wire MDDR_DQ_8_PAD_Y ;
wire MDDR_DQ_7_PAD_Y ;
wire MDDR_DQ_6_PAD_Y ;
wire MDDR_DQ_5_PAD_Y ;
wire MDDR_DQ_4_PAD_Y ;
wire MDDR_DQ_3_PAD_Y ;
wire MDDR_DQ_2_PAD_Y ;
wire MDDR_DQ_1_PAD_Y ;
wire MDDR_DQ_0_PAD_Y ;
wire MDDR_DM_RDQS_1_PAD_Y ;
wire MDDR_DM_RDQS_0_PAD_Y ;
wire MSS_ADLIB_INST_DRAM_CSN ;
wire MSS_ADLIB_INST_DRAM_CKE ;
wire MSS_ADLIB_INST_DRAM_CASN ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_FM1_READYOUT ;
wire F_FM1_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire F_HM1_ENABLE ;
wire F_HM1_SEL ;
wire F_HM1_TRANS1 ;
wire F_HM1_WRITE ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire REV_RREADY ;
wire VCC ;
wire GND ;
wire MDDR_DQS_0_PAD_Y ;
wire MDDR_DQS_1_PAD_Y ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire MSS_ADLIB_INST_DRAM_CLK ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO0B_OUT ;
wire MGPIO10B_OUT ;
wire MGPIO1B_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MGPIO27A_OUT ;
wire MGPIO28A_OUT ;
wire MGPIO29A_OUT ;
wire MGPIO2B_OUT ;
wire MGPIO30A_OUT ;
wire MGPIO31A_OUT ;
wire MGPIO3B_OUT ;
wire MGPIO4B_OUT ;
wire MGPIO5B_OUT ;
wire MGPIO6B_OUT ;
wire MGPIO7B_OUT ;
wire MGPIO8B_OUT ;
wire MGPIO9B_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire USBD_DATA0_OUT ;
wire USBD_DATA1_OUT ;
wire USBD_DATA2_OUT ;
wire USBD_DATA3_OUT ;
wire USBD_DATA4_OUT ;
wire USBD_DATA5_OUT ;
wire USBD_DATA6_OUT ;
wire USBD_DATA7_MGPIO23B_OUT ;
wire USBD_DIR_OUT ;
wire USBD_NXT_OUT ;
wire USBD_STP_OUT ;
wire USBD_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO0B_OE ;
wire MGPIO10B_OE ;
wire MGPIO1B_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MGPIO27A_OE ;
wire MGPIO28A_OE ;
wire MGPIO29A_OE ;
wire MGPIO2B_OE ;
wire MGPIO30A_OE ;
wire MGPIO31A_OE ;
wire MGPIO3B_OE ;
wire MGPIO4B_OE ;
wire MGPIO5B_OE ;
wire MGPIO6B_OE ;
wire MGPIO7B_OE ;
wire MGPIO8B_OE ;
wire MGPIO9B_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
wire USBD_DATA0_OE ;
wire USBD_DATA1_OE ;
wire USBD_DATA2_OE ;
wire USBD_DATA3_OE ;
wire USBD_DATA4_OE ;
wire USBD_DATA5_OE ;
wire USBD_DATA6_OE ;
wire USBD_DATA7_MGPIO23B_OE ;
wire USBD_DIR_OE ;
wire USBD_NXT_OE ;
wire USBD_STP_OE ;
wire USBD_XCLK_OE ;
  CLKINT MSS_ADLIB_INST_RNIL2V5 (
	.Y(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.A(CLK_CONFIG_APB)
);
  CLKINT FIC_2_APB_M_PRESET_N_keep_RNIEOFD (
	.Y(FIC_2_APB_M_PRESET_N_arst),
	.A(FIC_2_APB_M_PRESET_N)
);
  CFG1 MSS_ADLIB_INST_RNIL2V5_0 (
	.A(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.Y(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i)
);
defparam MSS_ADLIB_INST_RNIL2V5_0.INIT=2'h1;
// @9:2061
  BIBUF SPI_0_SS0_PAD (
	.Y(SPI_0_SS0_PAD_Y),
	.PAD(SPI_0_SS0),
	.D(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE)
);
// @9:2052
  TRIBUFF SPI_0_DO_PAD (
	.PAD(SPI_0_DO),
	.D(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE)
);
// @9:2044
(* IOSTD="" *)  INBUF SPI_0_DI_PAD (
	.Y(SPI_0_DI_PAD_Y),
	.PAD(SPI_0_DI)
);
defparam SPI_0_DI_PAD.IOSTD="";
// @9:2033
  BIBUF SPI_0_CLK_PAD (
	.Y(SPI_0_CLK_PAD_Y),
	.PAD(SPI_0_CLK),
	.D(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.E(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE)
);
// @9:1368
  TRIBUFF MMUART_0_TXD_PAD (
	.PAD(MMUART_0_TXD),
	.D(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.E(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE)
);
// @9:1360
(* IOSTD="" *)  INBUF MMUART_0_RXD_PAD (
	.Y(MMUART_0_RXD_PAD_Y),
	.PAD(MMUART_0_RXD)
);
defparam MMUART_0_RXD_PAD.IOSTD="";
// @9:1352
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_WE_N_PAD (
	.PAD(MDDR_WE_N),
	.D(MSS_ADLIB_INST_DRAM_WEN)
);
defparam MDDR_WE_N_PAD.IOSTD="SSTL15I";
// @9:1342
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_RESET_N_PAD (
	.PAD(MDDR_RESET_N),
	.D(MSS_ADLIB_INST_DRAM_RSTN)
);
defparam MDDR_RESET_N_PAD.IOSTD="SSTL15I";
// @9:1332
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_RAS_N_PAD (
	.PAD(MDDR_RAS_N),
	.D(MSS_ADLIB_INST_DRAM_RASN)
);
defparam MDDR_RAS_N_PAD.IOSTD="SSTL15I";
// @9:1322
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ODT_PAD (
	.PAD(MDDR_ODT),
	.D(MSS_ADLIB_INST_DRAM_ODT)
);
defparam MDDR_ODT_PAD.IOSTD="SSTL15I";
// @9:1312
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_DQS_TMATCH_0_OUT_PAD (
	.PAD(MDDR_DQS_TMATCH_0_OUT),
	.D(DRAM_FIFO_WE_OUT_net_0[0])
);
defparam MDDR_DQS_TMATCH_0_OUT_PAD.IOSTD="SSTL15I";
// @9:1302
(* IOSTD="SSTL15I" *)  INBUF MDDR_DQS_TMATCH_0_IN_PAD (
	.Y(MDDR_DQS_TMATCH_0_IN_PAD_Y),
	.PAD(MDDR_DQS_TMATCH_0_IN)
);
defparam MDDR_DQS_TMATCH_0_IN_PAD.IOSTD="SSTL15I";
// @9:1261
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_15_PAD (
	.Y(MDDR_DQ_15_PAD_Y),
	.PAD(MDDR_DQ[15]),
	.D(DRAM_DQ_OUT_net_0[15]),
	.E(DRAM_DQ_OE_net_0[15])
);
defparam MDDR_DQ_15_PAD.IOSTD="SSTL15I";
// @9:1248
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_14_PAD (
	.Y(MDDR_DQ_14_PAD_Y),
	.PAD(MDDR_DQ[14]),
	.D(DRAM_DQ_OUT_net_0[14]),
	.E(DRAM_DQ_OE_net_0[14])
);
defparam MDDR_DQ_14_PAD.IOSTD="SSTL15I";
// @9:1235
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_13_PAD (
	.Y(MDDR_DQ_13_PAD_Y),
	.PAD(MDDR_DQ[13]),
	.D(DRAM_DQ_OUT_net_0[13]),
	.E(DRAM_DQ_OE_net_0[13])
);
defparam MDDR_DQ_13_PAD.IOSTD="SSTL15I";
// @9:1222
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_12_PAD (
	.Y(MDDR_DQ_12_PAD_Y),
	.PAD(MDDR_DQ[12]),
	.D(DRAM_DQ_OUT_net_0[12]),
	.E(DRAM_DQ_OE_net_0[12])
);
defparam MDDR_DQ_12_PAD.IOSTD="SSTL15I";
// @9:1209
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_11_PAD (
	.Y(MDDR_DQ_11_PAD_Y),
	.PAD(MDDR_DQ[11]),
	.D(DRAM_DQ_OUT_net_0[11]),
	.E(DRAM_DQ_OE_net_0[11])
);
defparam MDDR_DQ_11_PAD.IOSTD="SSTL15I";
// @9:1196
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_10_PAD (
	.Y(MDDR_DQ_10_PAD_Y),
	.PAD(MDDR_DQ[10]),
	.D(DRAM_DQ_OUT_net_0[10]),
	.E(DRAM_DQ_OE_net_0[10])
);
defparam MDDR_DQ_10_PAD.IOSTD="SSTL15I";
// @9:1183
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_9_PAD (
	.Y(MDDR_DQ_9_PAD_Y),
	.PAD(MDDR_DQ[9]),
	.D(DRAM_DQ_OUT_net_0[9]),
	.E(DRAM_DQ_OE_net_0[9])
);
defparam MDDR_DQ_9_PAD.IOSTD="SSTL15I";
// @9:1170
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_8_PAD (
	.Y(MDDR_DQ_8_PAD_Y),
	.PAD(MDDR_DQ[8]),
	.D(DRAM_DQ_OUT_net_0[8]),
	.E(DRAM_DQ_OE_net_0[8])
);
defparam MDDR_DQ_8_PAD.IOSTD="SSTL15I";
// @9:1157
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_7_PAD (
	.Y(MDDR_DQ_7_PAD_Y),
	.PAD(MDDR_DQ[7]),
	.D(DRAM_DQ_OUT_net_0[7]),
	.E(DRAM_DQ_OE_net_0[7])
);
defparam MDDR_DQ_7_PAD.IOSTD="SSTL15I";
// @9:1144
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_6_PAD (
	.Y(MDDR_DQ_6_PAD_Y),
	.PAD(MDDR_DQ[6]),
	.D(DRAM_DQ_OUT_net_0[6]),
	.E(DRAM_DQ_OE_net_0[6])
);
defparam MDDR_DQ_6_PAD.IOSTD="SSTL15I";
// @9:1131
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_5_PAD (
	.Y(MDDR_DQ_5_PAD_Y),
	.PAD(MDDR_DQ[5]),
	.D(DRAM_DQ_OUT_net_0[5]),
	.E(DRAM_DQ_OE_net_0[5])
);
defparam MDDR_DQ_5_PAD.IOSTD="SSTL15I";
// @9:1118
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_4_PAD (
	.Y(MDDR_DQ_4_PAD_Y),
	.PAD(MDDR_DQ[4]),
	.D(DRAM_DQ_OUT_net_0[4]),
	.E(DRAM_DQ_OE_net_0[4])
);
defparam MDDR_DQ_4_PAD.IOSTD="SSTL15I";
// @9:1105
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_3_PAD (
	.Y(MDDR_DQ_3_PAD_Y),
	.PAD(MDDR_DQ[3]),
	.D(DRAM_DQ_OUT_net_0[3]),
	.E(DRAM_DQ_OE_net_0[3])
);
defparam MDDR_DQ_3_PAD.IOSTD="SSTL15I";
// @9:1092
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_2_PAD (
	.Y(MDDR_DQ_2_PAD_Y),
	.PAD(MDDR_DQ[2]),
	.D(DRAM_DQ_OUT_net_0[2]),
	.E(DRAM_DQ_OE_net_0[2])
);
defparam MDDR_DQ_2_PAD.IOSTD="SSTL15I";
// @9:1079
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_1_PAD (
	.Y(MDDR_DQ_1_PAD_Y),
	.PAD(MDDR_DQ[1]),
	.D(DRAM_DQ_OUT_net_0[1]),
	.E(DRAM_DQ_OE_net_0[1])
);
defparam MDDR_DQ_1_PAD.IOSTD="SSTL15I";
// @9:1066
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_0_PAD (
	.Y(MDDR_DQ_0_PAD_Y),
	.PAD(MDDR_DQ[0]),
	.D(DRAM_DQ_OUT_net_0[0]),
	.E(DRAM_DQ_OE_net_0[0])
);
defparam MDDR_DQ_0_PAD.IOSTD="SSTL15I";
// @9:1053
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DM_RDQS_1_PAD (
	.Y(MDDR_DM_RDQS_1_PAD_Y),
	.PAD(MDDR_DM_RDQS[1]),
	.D(DRAM_DM_RDQS_OUT_net_0[1]),
	.E(DM_OE_net_0[1])
);
defparam MDDR_DM_RDQS_1_PAD.IOSTD="SSTL15I";
// @9:1040
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DM_RDQS_0_PAD (
	.Y(MDDR_DM_RDQS_0_PAD_Y),
	.PAD(MDDR_DM_RDQS[0]),
	.D(DRAM_DM_RDQS_OUT_net_0[0]),
	.E(DM_OE_net_0[0])
);
defparam MDDR_DM_RDQS_0_PAD.IOSTD="SSTL15I";
// @9:1030
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CS_N_PAD (
	.PAD(MDDR_CS_N),
	.D(MSS_ADLIB_INST_DRAM_CSN)
);
defparam MDDR_CS_N_PAD.IOSTD="SSTL15I";
// @9:1009
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CKE_PAD (
	.PAD(MDDR_CKE),
	.D(MSS_ADLIB_INST_DRAM_CKE)
);
defparam MDDR_CKE_PAD.IOSTD="SSTL15I";
// @9:999
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CAS_N_PAD (
	.PAD(MDDR_CAS_N),
	.D(MSS_ADLIB_INST_DRAM_CASN)
);
defparam MDDR_CAS_N_PAD.IOSTD="SSTL15I";
// @9:989
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_2_PAD (
	.PAD(MDDR_BA[2]),
	.D(DRAM_BA_net_0[2])
);
defparam MDDR_BA_2_PAD.IOSTD="SSTL15I";
// @9:979
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_1_PAD (
	.PAD(MDDR_BA[1]),
	.D(DRAM_BA_net_0[1])
);
defparam MDDR_BA_1_PAD.IOSTD="SSTL15I";
// @9:969
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_0_PAD (
	.PAD(MDDR_BA[0]),
	.D(DRAM_BA_net_0[0])
);
defparam MDDR_BA_0_PAD.IOSTD="SSTL15I";
// @9:959
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_15_PAD (
	.PAD(MDDR_ADDR[15]),
	.D(DRAM_ADDR_net_0[15])
);
defparam MDDR_ADDR_15_PAD.IOSTD="SSTL15I";
// @9:949
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_14_PAD (
	.PAD(MDDR_ADDR[14]),
	.D(DRAM_ADDR_net_0[14])
);
defparam MDDR_ADDR_14_PAD.IOSTD="SSTL15I";
// @9:939
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_13_PAD (
	.PAD(MDDR_ADDR[13]),
	.D(DRAM_ADDR_net_0[13])
);
defparam MDDR_ADDR_13_PAD.IOSTD="SSTL15I";
// @9:929
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_12_PAD (
	.PAD(MDDR_ADDR[12]),
	.D(DRAM_ADDR_net_0[12])
);
defparam MDDR_ADDR_12_PAD.IOSTD="SSTL15I";
// @9:919
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_11_PAD (
	.PAD(MDDR_ADDR[11]),
	.D(DRAM_ADDR_net_0[11])
);
defparam MDDR_ADDR_11_PAD.IOSTD="SSTL15I";
// @9:909
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_10_PAD (
	.PAD(MDDR_ADDR[10]),
	.D(DRAM_ADDR_net_0[10])
);
defparam MDDR_ADDR_10_PAD.IOSTD="SSTL15I";
// @9:899
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_9_PAD (
	.PAD(MDDR_ADDR[9]),
	.D(DRAM_ADDR_net_0[9])
);
defparam MDDR_ADDR_9_PAD.IOSTD="SSTL15I";
// @9:889
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_8_PAD (
	.PAD(MDDR_ADDR[8]),
	.D(DRAM_ADDR_net_0[8])
);
defparam MDDR_ADDR_8_PAD.IOSTD="SSTL15I";
// @9:879
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_7_PAD (
	.PAD(MDDR_ADDR[7]),
	.D(DRAM_ADDR_net_0[7])
);
defparam MDDR_ADDR_7_PAD.IOSTD="SSTL15I";
// @9:869
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_6_PAD (
	.PAD(MDDR_ADDR[6]),
	.D(DRAM_ADDR_net_0[6])
);
defparam MDDR_ADDR_6_PAD.IOSTD="SSTL15I";
// @9:859
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_5_PAD (
	.PAD(MDDR_ADDR[5]),
	.D(DRAM_ADDR_net_0[5])
);
defparam MDDR_ADDR_5_PAD.IOSTD="SSTL15I";
// @9:849
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_4_PAD (
	.PAD(MDDR_ADDR[4]),
	.D(DRAM_ADDR_net_0[4])
);
defparam MDDR_ADDR_4_PAD.IOSTD="SSTL15I";
// @9:839
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_3_PAD (
	.PAD(MDDR_ADDR[3]),
	.D(DRAM_ADDR_net_0[3])
);
defparam MDDR_ADDR_3_PAD.IOSTD="SSTL15I";
// @9:829
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_2_PAD (
	.PAD(MDDR_ADDR[2]),
	.D(DRAM_ADDR_net_0[2])
);
defparam MDDR_ADDR_2_PAD.IOSTD="SSTL15I";
// @9:819
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_1_PAD (
	.PAD(MDDR_ADDR[1]),
	.D(DRAM_ADDR_net_0[1])
);
defparam MDDR_ADDR_1_PAD.IOSTD="SSTL15I";
// @9:809
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_0_PAD (
	.PAD(MDDR_ADDR[0]),
	.D(DRAM_ADDR_net_0[0])
);
defparam MDDR_ADDR_0_PAD.IOSTD="SSTL15I";
//@25:1202
// @9:1384
  MSS_120 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(GPIO_3_M2F_c),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(GPIO_4_M2F_c),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(GPIO_2_M2F_c),
	.CLK_CONFIG_APB(CLK_CONFIG_APB),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_FM1_RDATA(F_FM1_RDATA[31:0]),
	.F_FM1_READYOUT(F_FM1_READYOUT),
	.F_FM1_RESP(F_FM1_RESP),
	.F_HM0_ADDR({Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[31:28], Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[23:17], Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1, Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0}),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.F_HM0_TRANS1(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.F_HM0_WDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.F_HM0_WRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.F_HM1_ADDR(F_HM1_ADDR[31:0]),
	.F_HM1_ENABLE(F_HM1_ENABLE),
	.F_HM1_SEL(F_HM1_SEL),
	.F_HM1_SIZE(F_HM1_SIZE[1:0]),
	.F_HM1_TRANS1(F_HM1_TRANS1),
	.F_HM1_WDATA(F_HM1_WDATA[31:0]),
	.F_HM1_WRITE(F_HM1_WRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F_c),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(GPIO_0_M2F_c),
	.MDCF(PHY_MDC_c),
	.MDOENF(Webserver_TCP_sb_0_MAC_TBI_MDO_EN),
	.MDOF(Webserver_TCP_sb_0_MAC_TBI_MDO),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[16:2]),
	.PER2_FABRIC_PENABLE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.PER2_FABRIC_PSEL(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.PER2_FABRIC_PWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(GPIO_5_M2F_c),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(GPIO_6_M2F_c),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(GPIO_7_M2F_c),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(Webserver_TCP_sb_0_MAC_TBI_TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.MDDR_FABRIC_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.REV_ARADDR(REV_ARADDR[31:0]),
	.REV_ARBURST(REV_ARBURST[1:0]),
	.REV_ARID(REV_ARID[3:0]),
	.REV_ARLEN(REV_ARLEN[3:0]),
	.REV_ARLOCK(REV_ARLOCK[1:0]),
	.REV_ARSIZE(REV_ARSIZE[1:0]),
	.REV_AWADDR(REV_AWADDR[31:0]),
	.REV_AWLOCK(REV_AWLOCK[1:0]),
	.REV_AWSIZE(REV_AWSIZE[1:0]),
	.REV_RREADY(REV_RREADY),
	.REV_WID(REV_WID[3:0]),
	.REV_WSTRB(REV_WSTRB[7:0]),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.CLK_BASE(GL0_INST),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_FM1_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM1_ENABLE(GND),
	.F_FM1_MASTLOCK(GND),
	.F_FM1_READY(VCC),
	.F_FM1_SEL(GND),
	.F_FM1_SIZE({GND, GND}),
	.F_FM1_TRANS1(GND),
	.F_FM1_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM1_WRITE(GND),
	.F_HM0_RDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.F_HM0_READY(HREADY_M_pre_20_iv_i),
	.F_HM0_RESP(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.F_HM1_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM1_READY(VCC),
	.F_HM1_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(SOFT_M3_RESET_i),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(FCCC_1_GL0),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(BIBUF_0_Y),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[31:0]),
	.PER2_FABRIC_PREADY(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.PER2_FABRIC_PSLVERR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.RCGF(SERDES_IF_0_EPCS_3_RX_DATA[9:0]),
	.RX_CLKPF(FCCC_0_GL0),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(FCCC_0_GL1),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(SOFT_RESET_F2M_i),
	.XCLK_FAB(VCC),
	.CLK_MDDR_APB(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[10:2]),
	.MDDR_FABRIC_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.MDDR_FABRIC_PSEL(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.MDDR_FABRIC_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[15:0]),
	.MDDR_FABRIC_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.PRESET_N(FIC_2_APB_M_PRESET_N),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND, MDDR_DM_RDQS_1_PAD_Y, MDDR_DM_RDQS_0_PAD_Y}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, MDDR_DQ_15_PAD_Y, MDDR_DQ_14_PAD_Y, MDDR_DQ_13_PAD_Y, MDDR_DQ_12_PAD_Y, MDDR_DQ_11_PAD_Y, MDDR_DQ_10_PAD_Y, MDDR_DQ_9_PAD_Y, MDDR_DQ_8_PAD_Y, MDDR_DQ_7_PAD_Y, MDDR_DQ_6_PAD_Y, MDDR_DQ_5_PAD_Y, MDDR_DQ_4_PAD_Y, MDDR_DQ_3_PAD_Y, MDDR_DQ_2_PAD_Y, MDDR_DQ_1_PAD_Y, MDDR_DQ_0_PAD_Y}),
	.DRAM_DQS_IN({GND, GND, GND, MDDR_DQS_1_PAD_Y, MDDR_DQS_0_PAD_Y}),
	.DRAM_FIFO_WE_IN({GND, GND, MDDR_DQS_TMATCH_0_IN_PAD_Y}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO0B_IN(GND),
	.MGPIO10B_IN(GND),
	.MGPIO1B_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MGPIO27A_IN(GND),
	.MGPIO28A_IN(GND),
	.MGPIO29A_IN(GND),
	.MGPIO2B_IN(GND),
	.MGPIO30A_IN(GND),
	.MGPIO31A_IN(GND),
	.MGPIO3B_IN(GND),
	.MGPIO4B_IN(GND),
	.MGPIO5B_IN(GND),
	.MGPIO6B_IN(GND),
	.MGPIO7B_IN(GND),
	.MGPIO8B_IN(GND),
	.MGPIO9B_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(MMUART_0_RXD_PAD_Y),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(SPI_0_CLK_PAD_Y),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(SPI_0_DI_PAD_Y),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(SPI_0_SS0_PAD_Y),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.USBD_DATA0_IN(GND),
	.USBD_DATA1_IN(GND),
	.USBD_DATA2_IN(GND),
	.USBD_DATA3_IN(GND),
	.USBD_DATA4_IN(GND),
	.USBD_DATA5_IN(GND),
	.USBD_DATA6_IN(GND),
	.USBD_DATA7_MGPIO23B_IN(GND),
	.USBD_DIR_IN(GND),
	.USBD_NXT_IN(GND),
	.USBD_STP_IN(GND),
	.USBD_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR_net_0[15:0]),
	.DRAM_BA(DRAM_BA_net_0[2:0]),
	.DRAM_CASN(MSS_ADLIB_INST_DRAM_CASN),
	.DRAM_CKE(MSS_ADLIB_INST_DRAM_CKE),
	.DRAM_CLK(MSS_ADLIB_INST_DRAM_CLK),
	.DRAM_CSN(MSS_ADLIB_INST_DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT_net_0[4:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT_net_0[35:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT_net_0[4:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT_net_0[2:0]),
	.DRAM_ODT(MSS_ADLIB_INST_DRAM_ODT),
	.DRAM_RASN(MSS_ADLIB_INST_DRAM_RASN),
	.DRAM_RSTN(MSS_ADLIB_INST_DRAM_RSTN),
	.DRAM_WEN(MSS_ADLIB_INST_DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO0B_OUT(MGPIO0B_OUT),
	.MGPIO10B_OUT(MGPIO10B_OUT),
	.MGPIO1B_OUT(MGPIO1B_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MGPIO27A_OUT(MGPIO27A_OUT),
	.MGPIO28A_OUT(MGPIO28A_OUT),
	.MGPIO29A_OUT(MGPIO29A_OUT),
	.MGPIO2B_OUT(MGPIO2B_OUT),
	.MGPIO30A_OUT(MGPIO30A_OUT),
	.MGPIO31A_OUT(MGPIO31A_OUT),
	.MGPIO3B_OUT(MGPIO3B_OUT),
	.MGPIO4B_OUT(MGPIO4B_OUT),
	.MGPIO5B_OUT(MGPIO5B_OUT),
	.MGPIO6B_OUT(MGPIO6B_OUT),
	.MGPIO7B_OUT(MGPIO7B_OUT),
	.MGPIO8B_OUT(MGPIO8B_OUT),
	.MGPIO9B_OUT(MGPIO9B_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.USBD_DATA0_OUT(USBD_DATA0_OUT),
	.USBD_DATA1_OUT(USBD_DATA1_OUT),
	.USBD_DATA2_OUT(USBD_DATA2_OUT),
	.USBD_DATA3_OUT(USBD_DATA3_OUT),
	.USBD_DATA4_OUT(USBD_DATA4_OUT),
	.USBD_DATA5_OUT(USBD_DATA5_OUT),
	.USBD_DATA6_OUT(USBD_DATA6_OUT),
	.USBD_DATA7_MGPIO23B_OUT(USBD_DATA7_MGPIO23B_OUT),
	.USBD_DIR_OUT(USBD_DIR_OUT),
	.USBD_NXT_OUT(USBD_NXT_OUT),
	.USBD_STP_OUT(USBD_STP_OUT),
	.USBD_XCLK_OUT(USBD_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE_net_0[4:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE_net_0[35:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE_net_0[4:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO0B_OE(MGPIO0B_OE),
	.MGPIO10B_OE(MGPIO10B_OE),
	.MGPIO1B_OE(MGPIO1B_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MGPIO27A_OE(MGPIO27A_OE),
	.MGPIO28A_OE(MGPIO28A_OE),
	.MGPIO29A_OE(MGPIO29A_OE),
	.MGPIO2B_OE(MGPIO2B_OE),
	.MGPIO30A_OE(MGPIO30A_OE),
	.MGPIO31A_OE(MGPIO31A_OE),
	.MGPIO3B_OE(MGPIO3B_OE),
	.MGPIO4B_OE(MGPIO4B_OE),
	.MGPIO5B_OE(MGPIO5B_OE),
	.MGPIO6B_OE(MGPIO6B_OE),
	.MGPIO7B_OE(MGPIO7B_OE),
	.MGPIO8B_OE(MGPIO8B_OE),
	.MGPIO9B_OE(MGPIO9B_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE),
	.USBD_DATA0_OE(USBD_DATA0_OE),
	.USBD_DATA1_OE(USBD_DATA1_OE),
	.USBD_DATA2_OE(USBD_DATA2_OE),
	.USBD_DATA3_OE(USBD_DATA3_OE),
	.USBD_DATA4_OE(USBD_DATA4_OE),
	.USBD_DATA5_OE(USBD_DATA5_OE),
	.USBD_DATA6_OE(USBD_DATA6_OE),
	.USBD_DATA7_MGPIO23B_OE(USBD_DATA7_MGPIO23B_OE),
	.USBD_DIR_OE(USBD_DIR_OE),
	.USBD_NXT_OE(USBD_NXT_OE),
	.USBD_STP_OE(USBD_STP_OE),
	.USBD_XCLK_OE(USBD_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000003612000000000000000000000000000000000000000000000000000000000000000000000000000000000001203610000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C37C000200006092C0104143FFFFE4000000000020400000000F0F11C000000005F40010842108421000001FE34001FF8000000400000000000891007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
// @9:1288
  BIBUF_DIFF MDDR_DQS_1_PAD (
	.PADN(MDDR_DQS_N[1]),
	.PADP(MDDR_DQS[1]),
	.Y(MDDR_DQS_1_PAD_Y),
	.D(DRAM_DQS_OUT_net_0[1]),
	.E(DRAM_DQS_OE_net_0[1])
);
defparam MDDR_DQS_1_PAD.IOSTD="SSTL15I";
// @9:1274
  BIBUF_DIFF MDDR_DQS_0_PAD (
	.PADN(MDDR_DQS_N[0]),
	.PADP(MDDR_DQS[0]),
	.Y(MDDR_DQS_0_PAD_Y),
	.D(DRAM_DQS_OUT_net_0[0]),
	.E(DRAM_DQS_OE_net_0[0])
);
defparam MDDR_DQS_0_PAD.IOSTD="SSTL15I";
// @9:1019
  OUTBUF_DIFF MDDR_CLK_PAD (
	.PADN(MDDR_CLK_N),
	.PADP(MDDR_CLK),
	.D(MSS_ADLIB_INST_DRAM_CLK)
);
defparam MDDR_CLK_PAD.IOSTD="SSTL15I";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb_MSS */

module Webserver_TCP_sb (
  MDDR_DQ,
  MDDR_DM_RDQS,
  MDDR_BA,
  MDDR_ADDR,
  Webserver_TCP_sb_0_MAC_TBI_TCGF,
  SERDES_IF_0_EPCS_3_RX_DATA,
  MDDR_DQS_N,
  MDDR_DQS,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA,
  FIC_2_APB_M_PRESET_N,
  SPI_0_SS0,
  SPI_0_DO,
  SPI_0_DI,
  SPI_0_CLK,
  MMUART_0_TXD,
  MMUART_0_RXD,
  MDDR_WE_N,
  MDDR_RESET_N,
  MDDR_RAS_N,
  MDDR_ODT,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_CS_N,
  MDDR_CKE,
  MDDR_CAS_N,
  GPIO_3_M2F_c,
  GPIO_4_M2F_c,
  GPIO_2_M2F_c,
  GPIO_1_M2F_c,
  GPIO_0_M2F_c,
  PHY_MDC_c,
  Webserver_TCP_sb_0_MAC_TBI_MDO_EN,
  Webserver_TCP_sb_0_MAC_TBI_MDO,
  GPIO_5_M2F_c,
  GPIO_6_M2F_c,
  GPIO_7_M2F_c,
  FCCC_1_GL0,
  BIBUF_0_Y,
  FCCC_0_GL0,
  FCCC_0_GL1,
  MDDR_CLK_N,
  MDDR_CLK,
  Webserver_TCP_sb_0_SDIF3_PHY_RESET_N,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE,
  Webserver_TCP_sb_0_INIT_APB_S_PCLK,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR,
  Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY,
  DEVRST_N
)
;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
output [2:0] MDDR_BA ;
output [15:0] MDDR_ADDR ;
output [9:0] Webserver_TCP_sb_0_MAC_TBI_TCGF ;
input [9:0] SERDES_IF_0_EPCS_3_RX_DATA ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
output [13:2] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR ;
output [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA ;
input [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA ;
output FIC_2_APB_M_PRESET_N ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
output SPI_0_DO ;
input SPI_0_DI ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
output MMUART_0_TXD ;
input MMUART_0_RXD ;
output MDDR_WE_N ;
output MDDR_RESET_N ;
output MDDR_RAS_N ;
output MDDR_ODT ;
output MDDR_DQS_TMATCH_0_OUT ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_CS_N ;
output MDDR_CKE ;
output MDDR_CAS_N ;
output GPIO_3_M2F_c ;
output GPIO_4_M2F_c ;
output GPIO_2_M2F_c ;
output GPIO_1_M2F_c ;
output GPIO_0_M2F_c ;
output PHY_MDC_c ;
output Webserver_TCP_sb_0_MAC_TBI_MDO_EN ;
output Webserver_TCP_sb_0_MAC_TBI_MDO ;
output GPIO_5_M2F_c ;
output GPIO_6_M2F_c ;
output GPIO_7_M2F_c ;
input FCCC_1_GL0 ;
input BIBUF_0_Y ;
input FCCC_0_GL0 ;
input FCCC_0_GL1 ;
output MDDR_CLK_N ;
output MDDR_CLK ;
output Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
output Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
output Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
input Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
input DEVRST_N ;
wire FIC_2_APB_M_PRESET_N ;
wire SPI_0_SS0 ;
wire SPI_0_DO ;
wire SPI_0_DI ;
wire SPI_0_CLK ;
wire MMUART_0_TXD ;
wire MMUART_0_RXD ;
wire MDDR_WE_N ;
wire MDDR_RESET_N ;
wire MDDR_RAS_N ;
wire MDDR_ODT ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_CS_N ;
wire MDDR_CKE ;
wire MDDR_CAS_N ;
wire GPIO_3_M2F_c ;
wire GPIO_4_M2F_c ;
wire GPIO_2_M2F_c ;
wire GPIO_1_M2F_c ;
wire GPIO_0_M2F_c ;
wire PHY_MDC_c ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO_EN ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO ;
wire GPIO_5_M2F_c ;
wire GPIO_6_M2F_c ;
wire GPIO_7_M2F_c ;
wire FCCC_1_GL0 ;
wire BIBUF_0_Y ;
wire FCCC_0_GL0 ;
wire FCCC_0_GL1 ;
wire MDDR_CLK_N ;
wire MDDR_CLK ;
wire Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
wire DEVRST_N ;
wire [0:0] masterAddrInProg;
wire [1:1] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS;
wire [0:0] M0GATEDHSIZE;
wire [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA;
wire [31:0] CoreAHBLite_0_AHBmslave0_HRDATA;
wire [27:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [1:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE;
wire [0:0] MDATASEL;
wire [1:0] CoreAHBLite_0_AHBmslave0_HSIZE;
wire [31:0] CoreAHBLite_0_AHBmslave0_HWDATA;
wire [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA;
wire [16:2] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR;
wire [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA;
wire [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA;
wire [31:0] Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire N_29_1 ;
wire CoreAHBLite_0_AHBmslave0_HREADY ;
wire HREADY_M_pre_20_iv_i ;
wire defSlaveSMNextState ;
wire un1_SDATASELInt_18_i ;
wire N_6 ;
wire GATEDHTRANS_i_m2 ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire MSS_HPMS_READY_int_arst ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_39_i ;
wire N_37_i ;
wire N_35_i ;
wire N_33_i ;
wire N_31_i ;
wire N_63_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_55_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_47_i ;
wire N_65_i ;
wire MSS_HPMS_READY_int ;
wire INIT_DONE_int ;
wire CORERESETP_0_SDIF_RELEASED ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_SOFT_SDIF3_PHY_RESET ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire MSS_RESET_N_M2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire GND ;
wire VCC ;
//@30:500
// @25:1194
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @25:578
  Webserver_TCP_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @25:676
  CoreAHBLite_Z4 CoreAHBLite_0 (
	.masterAddrInProg_0(masterAddrInProg[0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE[0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.CoreAHBLite_0_AHBmslave0_HRDATA(CoreAHBLite_0_AHBmslave0_HRDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[16]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[15]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[14]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[13]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.MDATASEL_0(MDATASEL[0]),
	.CoreAHBLite_0_AHBmslave0_HSIZE(CoreAHBLite_0_AHBmslave0_HSIZE[1:0]),
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.N_29_1(N_29_1),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.defSlaveSMNextState(defSlaveSMNextState),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.N_6(N_6),
	.GATEDHTRANS_i_m2(GATEDHTRANS_i_m2),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.N_45_i(N_45_i),
	.N_43_i(N_43_i),
	.N_41_i(N_41_i),
	.N_39_i(N_39_i),
	.N_37_i(N_37_i),
	.N_35_i(N_35_i),
	.N_33_i(N_33_i),
	.N_31_i(N_31_i),
	.N_63_i(N_63_i),
	.N_61_i(N_61_i),
	.N_59_i(N_59_i),
	.N_57_i(N_57_i),
	.N_55_i(N_55_i),
	.N_53_i(N_53_i),
	.N_51_i(N_51_i),
	.N_49_i(N_49_i),
	.N_47_i(N_47_i),
	.N_65_i(N_65_i)
);
// @25:957
  Webserver_TCP_sb_COREAHBLSRAM_0_0_COREAHBLSRAM_19s_32s_32s_32768s_512s_0s COREAHBLSRAM_0_0 (
	.CoreAHBLite_0_AHBmslave0_HRDATA(CoreAHBLite_0_AHBmslave0_HRDATA[31:0]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE[0]),
	.CoreAHBLite_0_AHBmslave0_HWDATA(CoreAHBLite_0_AHBmslave0_HWDATA[31:0]),
	.CoreAHBLite_0_AHBmslave0_HSIZE(CoreAHBLite_0_AHBmslave0_HSIZE[1:0]),
	.masterAddrInProg_0(masterAddrInProg[0]),
	.MDATASEL_0(MDATASEL[0]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.GL0_INST(GL0_INST),
	.N_65_i(N_65_i),
	.N_45_i(N_45_i),
	.N_43_i(N_43_i),
	.N_41_i(N_41_i),
	.N_39_i(N_39_i),
	.N_37_i(N_37_i),
	.N_35_i(N_35_i),
	.N_33_i(N_33_i),
	.N_31_i(N_31_i),
	.N_63_i(N_63_i),
	.N_61_i(N_61_i),
	.N_59_i(N_59_i),
	.N_57_i(N_57_i),
	.N_55_i(N_55_i),
	.N_53_i(N_53_i),
	.N_51_i(N_51_i),
	.N_49_i(N_49_i),
	.N_47_i(N_47_i),
	.N_6(N_6),
	.CoreAHBLite_0_AHBmslave0_HREADY(CoreAHBLite_0_AHBmslave0_HREADY),
	.N_29_1(N_29_1),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.defSlaveSMNextState(defSlaveSMNextState),
	.GATEDHTRANS_i_m2(GATEDHTRANS_i_m2)
);
// @25:989
  CoreConfigP_Z5 CORECONFIGP_0 (
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[16:2]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[31:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[31:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[31:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13:2]),
	.INIT_DONE_int(INIT_DONE_int),
	.CORERESETP_0_SDIF_RELEASED(CORERESETP_0_SDIF_RELEASED),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY(Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.CORECONFIGP_0_SOFT_SDIF3_PHY_RESET(CORECONFIGP_0_SOFT_SDIF3_PHY_RESET),
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK_i(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE)
);
// @25:1110
  CoreResetP_Z6 CORERESETP_0 (
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.CORECONFIGP_0_SOFT_SDIF3_PHY_RESET(CORECONFIGP_0_SOFT_SDIF3_PHY_RESET),
	.Webserver_TCP_sb_0_SDIF3_PHY_RESET_N(Webserver_TCP_sb_0_SDIF3_PHY_RESET_N),
	.INIT_DONE_int_1z(INIT_DONE_int),
	.CORERESETP_0_SDIF_RELEASED(CORERESETP_0_SDIF_RELEASED),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.GL0_INST(GL0_INST)
);
// @25:1181
  Webserver_TCP_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @25:1202
  Webserver_TCP_sb_MSS Webserver_TCP_sb_MSS_0 (
	.MDDR_DQS(MDDR_DQS[1:0]),
	.MDDR_DQS_N(MDDR_DQS_N[1:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[15:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[10:2]),
	.SERDES_IF_0_EPCS_3_RX_DATA(SERDES_IF_0_EPCS_3_RX_DATA[9:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.Webserver_TCP_sb_0_MAC_TBI_TCGF(Webserver_TCP_sb_0_MAC_TBI_TCGF[9:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[16:2]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_13(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[13]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_14(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[14]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_15(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[15]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_16(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[16]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_DM_RDQS(MDDR_DM_RDQS[1:0]),
	.MDDR_DQ(MDDR_DQ[15:0]),
	.MDDR_CLK(MDDR_CLK),
	.MDDR_CLK_N(MDDR_CLK_N),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.FCCC_0_GL1(FCCC_0_GL1),
	.FCCC_0_GL0(FCCC_0_GL0),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.BIBUF_0_Y(BIBUF_0_Y),
	.FCCC_1_GL0(FCCC_1_GL0),
	.LOCK(LOCK),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.GL0_INST(GL0_INST),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.GPIO_7_M2F_c(GPIO_7_M2F_c),
	.GPIO_6_M2F_c(GPIO_6_M2F_c),
	.GPIO_5_M2F_c(GPIO_5_M2F_c),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(Webserver_TCP_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.Webserver_TCP_sb_0_MAC_TBI_MDO(Webserver_TCP_sb_0_MAC_TBI_MDO),
	.Webserver_TCP_sb_0_MAC_TBI_MDO_EN(Webserver_TCP_sb_0_MAC_TBI_MDO_EN),
	.PHY_MDC_c(PHY_MDC_c),
	.GPIO_0_M2F_c(GPIO_0_M2F_c),
	.GPIO_1_M2F_c(GPIO_1_M2F_c),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(Webserver_TCP_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.GPIO_2_M2F_c(GPIO_2_M2F_c),
	.GPIO_4_M2F_c(GPIO_4_M2F_c),
	.GPIO_3_M2F_c(GPIO_3_M2F_c),
	.MDDR_CAS_N(MDDR_CAS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_WE_N(MDDR_WE_N),
	.MMUART_0_RXD(MMUART_0_RXD),
	.MMUART_0_TXD(MMUART_0_TXD),
	.SPI_0_CLK(SPI_0_CLK),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_SS0(SPI_0_SS0),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK_i(Webserver_TCP_sb_0_INIT_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Webserver_TCP_sb */

module top (
  DEVRST_N,
  MDDR_DQS_TMATCH_0_IN,
  MMUART_0_RXD,
  REFCLK1_N,
  REFCLK1_P,
  RXD0_N,
  RXD0_P,
  RXD1_N,
  RXD1_P,
  RXD2_N,
  RXD2_P,
  RXD3_N,
  RXD3_P,
  SPI_0_DI,
  GPIO_0_M2F,
  GPIO_1_M2F,
  GPIO_2_M2F,
  GPIO_3_M2F,
  GPIO_4_M2F,
  GPIO_5_M2F,
  GPIO_6_M2F,
  GPIO_7_M2F,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CLK,
  MDDR_CLK_N,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  MMUART_0_TXD,
  PHY_MDC,
  PHY_RST,
  SPI_0_DO,
  TXD0_N,
  TXD0_P,
  TXD1_N,
  TXD1_P,
  TXD2_N,
  TXD2_P,
  TXD3_N,
  TXD3_P,
  MDDR_DM_RDQS,
  MDDR_DQ,
  MDDR_DQS,
  MDDR_DQS_N,
  PHY_MDIO,
  SPI_0_CLK,
  SPI_0_SS0
)
;
input DEVRST_N ;
input MDDR_DQS_TMATCH_0_IN ;
input MMUART_0_RXD ;
input REFCLK1_N ;
input REFCLK1_P ;
input RXD0_N ;
input RXD0_P ;
input RXD1_N ;
input RXD1_P ;
input RXD2_N ;
input RXD2_P ;
input RXD3_N ;
input RXD3_P ;
input SPI_0_DI ;
output GPIO_0_M2F ;
output GPIO_1_M2F ;
output GPIO_2_M2F ;
output GPIO_3_M2F ;
output GPIO_4_M2F ;
output GPIO_5_M2F ;
output GPIO_6_M2F ;
output GPIO_7_M2F ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CLK ;
output MDDR_CLK_N ;
output MDDR_CS_N ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
output MMUART_0_TXD /* synthesis syn_tristate = 1 */ ;
output PHY_MDC ;
output PHY_RST ;
output SPI_0_DO /* synthesis syn_tristate = 1 */ ;
output TXD0_N ;
output TXD0_P ;
output TXD1_N ;
output TXD1_P ;
output TXD2_N ;
output TXD2_P ;
output TXD3_N ;
output TXD3_P ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
inout PHY_MDIO /* synthesis syn_tristate = 1 */ ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MMUART_0_RXD ;
wire REFCLK1_N ;
wire REFCLK1_P ;
wire RXD0_N ;
wire RXD0_P ;
wire RXD1_N ;
wire RXD1_P ;
wire RXD2_N ;
wire RXD2_P ;
wire RXD3_N ;
wire RXD3_P ;
wire SPI_0_DI ;
wire GPIO_0_M2F ;
wire GPIO_1_M2F ;
wire GPIO_2_M2F ;
wire GPIO_3_M2F ;
wire GPIO_4_M2F ;
wire GPIO_5_M2F ;
wire GPIO_6_M2F ;
wire GPIO_7_M2F ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire MMUART_0_TXD ;
wire PHY_MDC ;
wire PHY_RST ;
wire SPI_0_DO ;
wire TXD0_N ;
wire TXD0_P ;
wire TXD1_N ;
wire TXD1_P ;
wire TXD2_N ;
wire TXD2_P ;
wire TXD3_N ;
wire TXD3_P ;
wire PHY_MDIO ;
wire SPI_0_CLK ;
wire SPI_0_SS0 ;
wire [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA;
wire [13:2] Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR;
wire [31:0] Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA;
wire [9:0] SERDES_IF_0_EPCS_3_RX_DATA;
wire [9:0] Webserver_TCP_sb_0_MAC_TBI_TCGF;
wire FCCC_0_LOCK ;
wire FCCC_1_LOCK ;
wire BIBUF_0_Y ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO ;
wire FCCC_0_GL0 ;
wire FCCC_0_GL1 ;
wire FCCC_1_GL0 ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx ;
wire Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE ;
wire Webserver_TCP_sb_0_INIT_APB_S_PCLK ;
wire Webserver_TCP_sb_0_SDIF3_PHY_RESET_N ;
wire VCC ;
wire GND ;
wire \Webserver_TCP_sb_0.Webserver_TCP_sb_MSS_0.FIC_2_APB_M_PRESET_N  ;
wire GPIO_0_M2F_c ;
wire GPIO_1_M2F_c ;
wire GPIO_2_M2F_c ;
wire GPIO_3_M2F_c ;
wire GPIO_4_M2F_c ;
wire GPIO_5_M2F_c ;
wire GPIO_6_M2F_c ;
wire GPIO_7_M2F_c ;
wire PHY_MDC_c ;
wire PHY_RST_c ;
wire Webserver_TCP_sb_0_MAC_TBI_MDO_EN ;
wire SERDES_IF_0_EPCS_3_RX_CLK ;
wire SERDES_IF_0_EPCS_3_TX_CLK ;
// @30:420
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(PHY_MDIO),
	.D(Webserver_TCP_sb_0_MAC_TBI_MDO),
	.E(Webserver_TCP_sb_0_MAC_TBI_MDO_EN)
);
// @30:88
  OUTBUF GPIO_0_M2F_obuf (
	.PAD(GPIO_0_M2F),
	.D(GPIO_0_M2F_c)
);
// @30:89
  OUTBUF GPIO_1_M2F_obuf (
	.PAD(GPIO_1_M2F),
	.D(GPIO_1_M2F_c)
);
// @30:90
  OUTBUF GPIO_2_M2F_obuf (
	.PAD(GPIO_2_M2F),
	.D(GPIO_2_M2F_c)
);
// @30:91
  OUTBUF GPIO_3_M2F_obuf (
	.PAD(GPIO_3_M2F),
	.D(GPIO_3_M2F_c)
);
// @30:92
  OUTBUF GPIO_4_M2F_obuf (
	.PAD(GPIO_4_M2F),
	.D(GPIO_4_M2F_c)
);
// @30:93
  OUTBUF GPIO_5_M2F_obuf (
	.PAD(GPIO_5_M2F),
	.D(GPIO_5_M2F_c)
);
// @30:94
  OUTBUF GPIO_6_M2F_obuf (
	.PAD(GPIO_6_M2F),
	.D(GPIO_6_M2F_c)
);
// @30:95
  OUTBUF GPIO_7_M2F_obuf (
	.PAD(GPIO_7_M2F),
	.D(GPIO_7_M2F_c)
);
// @30:109
  OUTBUF PHY_MDC_obuf (
	.PAD(PHY_MDC),
	.D(PHY_MDC_c)
);
// @30:110
  OUTBUF PHY_RST_obuf (
	.PAD(PHY_RST),
	.D(PHY_RST_c)
);
// @30:411
  AND2 AND2_0 (
	.Y(PHY_RST_c),
	.A(FCCC_0_LOCK),
	.B(FCCC_1_LOCK)
);
// @30:431
  top_FCCC_0_FCCC FCCC_0 (
	.SERDES_IF_0_EPCS_3_RX_CLK(SERDES_IF_0_EPCS_3_RX_CLK),
	.FCCC_0_LOCK(FCCC_0_LOCK),
	.FCCC_0_GL1(FCCC_0_GL1),
	.FCCC_0_GL0(FCCC_0_GL0)
);
// @30:441
  top_FCCC_1_FCCC FCCC_1 (
	.SERDES_IF_0_EPCS_3_TX_CLK(SERDES_IF_0_EPCS_3_TX_CLK),
	.FCCC_1_LOCK(FCCC_1_LOCK),
	.FCCC_1_GL0(FCCC_1_GL0)
);
// @30:450
  top_SERDES_IF_0_SERDES_IF SERDES_IF_0 (
	.Webserver_TCP_sb_0_MAC_TBI_TCGF(Webserver_TCP_sb_0_MAC_TBI_TCGF[9:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[31:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13:2]),
	.SERDES_IF_0_EPCS_3_RX_DATA(SERDES_IF_0_EPCS_3_RX_DATA[9:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[31:0]),
	.TXD0_N(TXD0_N),
	.TXD1_N(TXD1_N),
	.TXD2_N(TXD2_N),
	.TXD3_N(TXD3_N),
	.TXD0_P(TXD0_P),
	.TXD1_P(TXD1_P),
	.TXD2_P(TXD2_P),
	.TXD3_P(TXD3_P),
	.RXD0_N(RXD0_N),
	.RXD1_N(RXD1_N),
	.RXD2_N(RXD2_N),
	.RXD3_N(RXD3_N),
	.RXD0_P(RXD0_P),
	.RXD1_P(RXD1_P),
	.RXD2_P(RXD2_P),
	.RXD3_P(RXD3_P),
	.Webserver_TCP_sb_0_SDIF3_PHY_RESET_N(Webserver_TCP_sb_0_SDIF3_PHY_RESET_N),
	.FIC_2_APB_M_PRESET_N(\Webserver_TCP_sb_0.Webserver_TCP_sb_MSS_0.FIC_2_APB_M_PRESET_N ),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.SERDES_IF_0_EPCS_3_TX_CLK(SERDES_IF_0_EPCS_3_TX_CLK),
	.SERDES_IF_0_EPCS_3_RX_CLK(SERDES_IF_0_EPCS_3_RX_CLK),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY(Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY),
	.REFCLK1_P(REFCLK1_P),
	.REFCLK1_N(REFCLK1_N)
);
// @30:500
  Webserver_TCP_sb Webserver_TCP_sb_0 (
	.MDDR_DQ(MDDR_DQ[15:0]),
	.MDDR_DM_RDQS(MDDR_DM_RDQS[1:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.Webserver_TCP_sb_0_MAC_TBI_TCGF(Webserver_TCP_sb_0_MAC_TBI_TCGF[9:0]),
	.SERDES_IF_0_EPCS_3_RX_DATA(SERDES_IF_0_EPCS_3_RX_DATA[9:0]),
	.MDDR_DQS_N(MDDR_DQS_N[1:0]),
	.MDDR_DQS(MDDR_DQS[1:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PADDR[13:2]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWDATA[31:0]),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA(Webserver_TCP_sb_0_SDIF3_INIT_APB_PRDATA[31:0]),
	.FIC_2_APB_M_PRESET_N(\Webserver_TCP_sb_0.Webserver_TCP_sb_MSS_0.FIC_2_APB_M_PRESET_N ),
	.SPI_0_SS0(SPI_0_SS0),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_CLK(SPI_0_CLK),
	.MMUART_0_TXD(MMUART_0_TXD),
	.MMUART_0_RXD(MMUART_0_RXD),
	.MDDR_WE_N(MDDR_WE_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CAS_N(MDDR_CAS_N),
	.GPIO_3_M2F_c(GPIO_3_M2F_c),
	.GPIO_4_M2F_c(GPIO_4_M2F_c),
	.GPIO_2_M2F_c(GPIO_2_M2F_c),
	.GPIO_1_M2F_c(GPIO_1_M2F_c),
	.GPIO_0_M2F_c(GPIO_0_M2F_c),
	.PHY_MDC_c(PHY_MDC_c),
	.Webserver_TCP_sb_0_MAC_TBI_MDO_EN(Webserver_TCP_sb_0_MAC_TBI_MDO_EN),
	.Webserver_TCP_sb_0_MAC_TBI_MDO(Webserver_TCP_sb_0_MAC_TBI_MDO),
	.GPIO_5_M2F_c(GPIO_5_M2F_c),
	.GPIO_6_M2F_c(GPIO_6_M2F_c),
	.GPIO_7_M2F_c(GPIO_7_M2F_c),
	.FCCC_1_GL0(FCCC_1_GL0),
	.BIBUF_0_Y(BIBUF_0_Y),
	.FCCC_0_GL0(FCCC_0_GL0),
	.FCCC_0_GL1(FCCC_0_GL1),
	.MDDR_CLK_N(MDDR_CLK_N),
	.MDDR_CLK(MDDR_CLK),
	.Webserver_TCP_sb_0_SDIF3_PHY_RESET_N(Webserver_TCP_sb_0_SDIF3_PHY_RESET_N),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PENABLE),
	.Webserver_TCP_sb_0_INIT_APB_S_PCLK(Webserver_TCP_sb_0_INIT_APB_S_PCLK),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE(Webserver_TCP_sb_0_SDIF3_INIT_APB_PWRITE),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSELx),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR(Webserver_TCP_sb_0_SDIF3_INIT_APB_PSLVERR),
	.Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY(Webserver_TCP_sb_0_SDIF3_INIT_APB_PREADY),
	.DEVRST_N(DEVRST_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top */

