#[doc = "Register `CPU_PERI_TIMEOUT_ADDR` reader"]
pub type R = crate::R<CPU_PERI_TIMEOUT_ADDR_SPEC>;
#[doc = "Field `CPU_PERI_TIMEOUT_ADDR` reader - Represents the address information of abnormal access."]
pub type CPU_PERI_TIMEOUT_ADDR_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:31 - Represents the address information of abnormal access."]
    #[inline(always)]
    pub fn cpu_peri_timeout_addr(&self) -> CPU_PERI_TIMEOUT_ADDR_R {
        CPU_PERI_TIMEOUT_ADDR_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CPU_PERI_TIMEOUT_ADDR")
            .field("cpu_peri_timeout_addr", &self.cpu_peri_timeout_addr())
            .finish()
    }
}
#[doc = "CPU_PERI_TIMEOUT_ADDR register\n\nYou can [`read`](crate::Reg::read) this register and get [`cpu_peri_timeout_addr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CPU_PERI_TIMEOUT_ADDR_SPEC;
impl crate::RegisterSpec for CPU_PERI_TIMEOUT_ADDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpu_peri_timeout_addr::R`](R) reader structure"]
impl crate::Readable for CPU_PERI_TIMEOUT_ADDR_SPEC {}
#[doc = "`reset()` method sets CPU_PERI_TIMEOUT_ADDR to value 0"]
impl crate::Resettable for CPU_PERI_TIMEOUT_ADDR_SPEC {
    const RESET_VALUE: u32 = 0;
}
