package jp.ac.nara_k.info.verilog_netlist.module

class OutputWire(override val ident: String) extends IdentifiedSignal
