{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626866263275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626866263281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 19:17:42 2021 " "Processing started: Wed Jul 21 19:17:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626866263281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626866263281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rs232 -c Rs232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rs232 -c Rs232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626866263281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1626866263918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tb " "Found entity 1: Rs232_tb" {  } { { "../testbench/Rs232_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232 " "Found entity 1: Rs232" {  } { { "../rtl/Rs232.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tx_tb " "Found entity 1: Rs232_tx_tb" {  } { { "../testbench/Rs232_tx_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_tx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tx " "Found entity 1: Rs232_tx" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_rx_tb " "Found entity 1: Rs232_rx_tb" {  } { { "../testbench/Rs232_rx_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_rx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_rx " "Found entity 1: Rs232_rx" {  } { { "../rtl/Rs232_rx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866264054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866264054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rs232 " "Elaborating entity \"Rs232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626866264110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rs232_tx Rs232_tx:Rs232_tx_inst " "Elaborating entity \"Rs232_tx\" for hierarchy \"Rs232_tx:Rs232_tx_inst\"" {  } { { "../rtl/Rs232.v" "Rs232_tx_inst" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626866264126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rs232_rx Rs232_rx:Rs232_rx_inst " "Elaborating entity \"Rs232_rx\" for hierarchy \"Rs232_rx:Rs232_rx_inst\"" {  } { { "../rtl/Rs232.v" "Rs232_rx_inst" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626866264154 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 22 -1 0 } } { "../rtl/Rs232_rx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_rx.v" 28 -1 0 } } { "../rtl/Rs232_rx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_rx.v" 27 -1 0 } } { "../rtl/Rs232_rx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_rx.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1626866264825 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1626866264826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1626866265068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626866265729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626866265729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626866265790 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626866265790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626866265790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626866265790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626866265836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 19:17:45 2021 " "Processing ended: Wed Jul 21 19:17:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626866265836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626866265836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626866265836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626866265836 ""}
