MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  45.70ps 45.70ps 45.70ps 45.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  66.90ps 66.90ps 66.90ps 66.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  63.00ps 63.00ps 63.00ps 63.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  90.80ps 90.80ps 90.80ps 90.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  47.40ps 47.40ps 47.40ps 47.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  46.40ps 46.40ps 46.40ps 46.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  98.70ps 98.70ps 98.70ps 98.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  101.20ps 101.20ps 101.20ps 101.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  53.40ps 53.40ps 53.40ps 53.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  100.70ps 100.70ps 100.70ps 100.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  54.80ps 54.80ps 54.80ps 54.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  56.10ps 56.10ps 56.10ps 56.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  67.20ps 67.20ps 67.20ps 67.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  60.10ps 60.10ps 60.10ps 60.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  80.80ps 80.80ps 80.80ps 80.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  43.80ps 43.80ps 43.80ps 43.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  72.20ps 72.20ps 72.20ps 72.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  44.90ps 44.90ps 44.90ps 44.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  58.00ps 58.00ps 58.00ps 58.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  84.50ps 84.50ps 84.50ps 84.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  63.50ps 63.50ps 63.50ps 63.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  64.30ps 64.30ps 64.30ps 64.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  88.10ps 88.10ps 88.10ps 88.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  42.40ps 42.40ps 42.40ps 42.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  42.40ps 42.40ps 42.40ps 42.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  51.50ps 51.50ps 51.50ps 51.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  61.80ps 61.80ps 61.80ps 61.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  47.30ps 47.30ps 47.30ps 47.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  49.80ps 49.80ps 49.80ps 49.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  58.60ps 58.60ps 58.60ps 58.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  95.00ps 95.00ps 95.00ps 95.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  59.60ps 59.60ps 59.60ps 59.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  63.40ps 63.40ps 63.40ps 63.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  68.00ps 68.00ps 68.00ps 68.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  56.70ps 56.70ps 56.70ps 56.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  68.10ps 68.10ps 68.10ps 68.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  46.50ps 46.50ps 46.50ps 46.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  56.10ps 56.10ps 56.10ps 56.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  50.90ps 50.90ps 50.90ps 50.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  47.20ps 47.20ps 47.20ps 47.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  35.80ps 35.80ps 35.80ps 35.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  39.80ps 39.80ps 39.80ps 39.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  45.80ps 45.80ps 45.80ps 45.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  49.30ps 49.30ps 49.30ps 49.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  47.40ps 47.40ps 47.40ps 47.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  36.70ps 36.70ps 36.70ps 36.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  48.80ps 48.80ps 48.80ps 48.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  44.90ps 44.90ps 44.90ps 44.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  54.60ps 54.60ps 54.60ps 54.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  33.40ps 33.40ps 33.40ps 33.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  54.60ps 54.60ps 54.60ps 54.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  86.90ps 86.90ps 86.90ps 86.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  52.10ps 52.10ps 52.10ps 52.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  50.10ps 50.10ps 50.10ps 50.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  37.10ps 37.10ps 37.10ps 37.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  50.60ps 50.60ps 50.60ps 50.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  45.80ps 45.80ps 45.80ps 45.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  33.40ps 33.40ps 33.40ps 33.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  53.30ps 53.30ps 53.30ps 53.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  43.20ps 43.20ps 43.20ps 43.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  41.30ps 41.30ps 41.30ps 41.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  70.80ps 70.80ps 70.80ps 70.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  48.70ps 48.70ps 48.70ps 48.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  38.50ps 38.50ps 38.50ps 38.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  48.00ps 48.00ps 48.00ps 48.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  50.00ps 50.00ps 50.00ps 50.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  60.80ps 60.80ps 60.80ps 60.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  39.10ps 39.10ps 39.10ps 39.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  33.00ps 33.00ps 33.00ps 33.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  36.40ps 36.40ps 36.40ps 36.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  44.70ps 44.70ps 44.70ps 44.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  46.30ps 46.30ps 46.30ps 46.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  39.20ps 39.20ps 39.20ps 39.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  42.60ps 42.60ps 42.60ps 42.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  48.10ps 48.10ps 48.10ps 48.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  37.70ps 37.70ps 37.70ps 37.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  34.30ps 34.30ps 34.30ps 34.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  33.20ps 33.20ps 33.20ps 33.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  45.30ps 45.30ps 45.30ps 45.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  45.80ps 45.80ps 45.80ps 45.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  38.20ps 38.20ps 38.20ps 38.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  45.70ps 45.70ps 45.70ps 45.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  31.80ps 31.80ps 31.80ps 31.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  37.00ps 37.00ps 37.00ps 37.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  39.10ps 39.10ps 39.10ps 39.10ps 0pf view_tc
