#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561161195570 .scope module, "reg_file_tb" "reg_file_tb" 2 4;
 .timescale -9 -9;
v0x5611611c5470_0 .var "CLK", 0 0;
v0x5611611c5530_0 .var "IN", 31 0;
v0x5611611c55d0_0 .var "INADDRESS", 4 0;
v0x5611611c56d0_0 .net "OUT1", 31 0, v0x5611611c4510_0;  1 drivers
v0x5611611c57a0_0 .var "OUT1ADDRESS", 4 0;
v0x5611611c5890_0 .net "OUT2", 31 0, v0x5611611c4720_0;  1 drivers
v0x5611611c5960_0 .var "OUT2ADDRESS", 4 0;
v0x5611611c5a30_0 .var "RESET", 0 0;
v0x5611611c5b00_0 .var "WRITE", 0 0;
S_0x5611611a4d40 .scope task, "check_reg" "check_reg" 2 68, 2 68 0, S_0x561161195570;
 .timescale -9 -9;
v0x561161169c00_0 .var "address1", 4 0;
v0x5611611c3ba0_0 .var "address2", 4 0;
v0x5611611c3c80_0 .var "expected_value1", 31 0;
v0x5611611c3d40_0 .var "expected_value2", 31 0;
TD_reg_file_tb.check_reg ;
    %load/vec4 v0x561161169c00_0;
    %store/vec4 v0x5611611c57a0_0, 0, 5;
    %load/vec4 v0x5611611c3ba0_0;
    %store/vec4 v0x5611611c5960_0, 0, 5;
    %load/vec4 v0x5611611c56d0_0;
    %load/vec4 v0x5611611c3c80_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5611611c5890_0;
    %load/vec4 v0x5611611c3d40_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 78 "$display", "out1 : %h | out2 : %h | expected1 : %h | expected2 : %h", v0x5611611c56d0_0, v0x5611611c5890_0, v0x5611611c3c80_0, v0x5611611c3d40_0 {0 0 0};
    %vpi_call 2 80 "$error", "Mismatch detected!" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 85 "$display", "Testbench success for Check values in the register." {0 0 0};
T_0.1 ;
    %end;
S_0x5611611c3e20 .scope module, "uut" "reg_file" 2 27, 3 1 0, S_0x561161195570;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x5611611c4290_0 .net "CLK", 0 0, v0x5611611c5470_0;  1 drivers
v0x5611611c4370_0 .net "IN", 31 0, v0x5611611c5530_0;  1 drivers
v0x5611611c4450_0 .net "INADDRESS", 4 0, v0x5611611c55d0_0;  1 drivers
v0x5611611c4510_0 .var "OUT1", 31 0;
v0x5611611c45f0_0 .net "OUT1ADDRESS", 4 0, v0x5611611c57a0_0;  1 drivers
v0x5611611c4720_0 .var "OUT2", 31 0;
v0x5611611c4800_0 .net "OUT2ADDRESS", 4 0, v0x5611611c5960_0;  1 drivers
v0x5611611c48e0_0 .net "RESET", 0 0, v0x5611611c5a30_0;  1 drivers
v0x5611611c49a0_0 .net "WRITE", 0 0, v0x5611611c5b00_0;  1 drivers
v0x5611611c4a60_0 .var/i "i", 31 0;
v0x5611611c4b40 .array "regFile", 31 0, 31 0;
v0x5611611c4b40_0 .array/port v0x5611611c4b40, 0;
v0x5611611c4b40_1 .array/port v0x5611611c4b40, 1;
v0x5611611c4b40_2 .array/port v0x5611611c4b40, 2;
E_0x5611611a1340/0 .event edge, v0x5611611c45f0_0, v0x5611611c4b40_0, v0x5611611c4b40_1, v0x5611611c4b40_2;
v0x5611611c4b40_3 .array/port v0x5611611c4b40, 3;
v0x5611611c4b40_4 .array/port v0x5611611c4b40, 4;
v0x5611611c4b40_5 .array/port v0x5611611c4b40, 5;
v0x5611611c4b40_6 .array/port v0x5611611c4b40, 6;
E_0x5611611a1340/1 .event edge, v0x5611611c4b40_3, v0x5611611c4b40_4, v0x5611611c4b40_5, v0x5611611c4b40_6;
v0x5611611c4b40_7 .array/port v0x5611611c4b40, 7;
v0x5611611c4b40_8 .array/port v0x5611611c4b40, 8;
v0x5611611c4b40_9 .array/port v0x5611611c4b40, 9;
v0x5611611c4b40_10 .array/port v0x5611611c4b40, 10;
E_0x5611611a1340/2 .event edge, v0x5611611c4b40_7, v0x5611611c4b40_8, v0x5611611c4b40_9, v0x5611611c4b40_10;
v0x5611611c4b40_11 .array/port v0x5611611c4b40, 11;
v0x5611611c4b40_12 .array/port v0x5611611c4b40, 12;
v0x5611611c4b40_13 .array/port v0x5611611c4b40, 13;
v0x5611611c4b40_14 .array/port v0x5611611c4b40, 14;
E_0x5611611a1340/3 .event edge, v0x5611611c4b40_11, v0x5611611c4b40_12, v0x5611611c4b40_13, v0x5611611c4b40_14;
v0x5611611c4b40_15 .array/port v0x5611611c4b40, 15;
v0x5611611c4b40_16 .array/port v0x5611611c4b40, 16;
v0x5611611c4b40_17 .array/port v0x5611611c4b40, 17;
v0x5611611c4b40_18 .array/port v0x5611611c4b40, 18;
E_0x5611611a1340/4 .event edge, v0x5611611c4b40_15, v0x5611611c4b40_16, v0x5611611c4b40_17, v0x5611611c4b40_18;
v0x5611611c4b40_19 .array/port v0x5611611c4b40, 19;
v0x5611611c4b40_20 .array/port v0x5611611c4b40, 20;
v0x5611611c4b40_21 .array/port v0x5611611c4b40, 21;
v0x5611611c4b40_22 .array/port v0x5611611c4b40, 22;
E_0x5611611a1340/5 .event edge, v0x5611611c4b40_19, v0x5611611c4b40_20, v0x5611611c4b40_21, v0x5611611c4b40_22;
v0x5611611c4b40_23 .array/port v0x5611611c4b40, 23;
v0x5611611c4b40_24 .array/port v0x5611611c4b40, 24;
v0x5611611c4b40_25 .array/port v0x5611611c4b40, 25;
v0x5611611c4b40_26 .array/port v0x5611611c4b40, 26;
E_0x5611611a1340/6 .event edge, v0x5611611c4b40_23, v0x5611611c4b40_24, v0x5611611c4b40_25, v0x5611611c4b40_26;
v0x5611611c4b40_27 .array/port v0x5611611c4b40, 27;
v0x5611611c4b40_28 .array/port v0x5611611c4b40, 28;
v0x5611611c4b40_29 .array/port v0x5611611c4b40, 29;
v0x5611611c4b40_30 .array/port v0x5611611c4b40, 30;
E_0x5611611a1340/7 .event edge, v0x5611611c4b40_27, v0x5611611c4b40_28, v0x5611611c4b40_29, v0x5611611c4b40_30;
v0x5611611c4b40_31 .array/port v0x5611611c4b40, 31;
E_0x5611611a1340/8 .event edge, v0x5611611c4b40_31, v0x5611611c4800_0;
E_0x5611611a1340 .event/or E_0x5611611a1340/0, E_0x5611611a1340/1, E_0x5611611a1340/2, E_0x5611611a1340/3, E_0x5611611a1340/4, E_0x5611611a1340/5, E_0x5611611a1340/6, E_0x5611611a1340/7, E_0x5611611a1340/8;
E_0x5611611a1790 .event posedge, v0x5611611c4290_0;
S_0x5611611c5120 .scope task, "write_reg" "write_reg" 2 55, 2 55 0, S_0x561161195570;
 .timescale -9 -9;
v0x5611611c52b0_0 .var "address", 4 0;
v0x5611611c5390_0 .var "data", 31 0;
TD_reg_file_tb.write_reg ;
    %load/vec4 v0x5611611c5390_0;
    %store/vec4 v0x5611611c5530_0, 0, 32;
    %load/vec4 v0x5611611c52b0_0;
    %store/vec4 v0x5611611c55d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5611611c5b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5611611c5b00_0, 0, 1;
    %vpi_call 2 63 "$display", "Testbench success for Write values to the register." {0 0 0};
    %end;
    .scope S_0x5611611c3e20;
T_2 ;
    %wait E_0x5611611a1790;
    %load/vec4 v0x5611611c48e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5611611c4a60_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5611611c4a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5611611c4a60_0;
    %store/vec4a v0x5611611c4b40, 4, 0;
    %load/vec4 v0x5611611c4a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5611611c4a60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5611611c49a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %delay 1, 0;
    %load/vec4 v0x5611611c4370_0;
    %load/vec4 v0x5611611c4450_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5611611c4b40, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5611611c3e20;
T_3 ;
    %wait E_0x5611611a1340;
    %delay 2, 0;
    %load/vec4 v0x5611611c45f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5611611c4b40, 4;
    %store/vec4 v0x5611611c4510_0, 0, 32;
    %load/vec4 v0x5611611c4800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5611611c4b40, 4;
    %store/vec4 v0x5611611c4720_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561161195570;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x5611611c5470_0;
    %inv;
    %store/vec4 v0x5611611c5470_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561161195570;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5611611c5470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5611611c5530_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5611611c55d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5611611c57a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5611611c5960_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5611611c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5611611c5a30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5611611c5a30_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5611611c5390_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5611611c52b0_0, 0, 5;
    %fork TD_reg_file_tb.write_reg, S_0x5611611c5120;
    %join;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v0x5611611c5390_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5611611c52b0_0, 0, 5;
    %fork TD_reg_file_tb.write_reg, S_0x5611611c5120;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x561161169c00_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5611611c3ba0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5611611c3c80_0, 0, 32;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v0x5611611c3d40_0, 0, 32;
    %fork TD_reg_file_tb.check_reg, S_0x5611611a4d40;
    %join;
    %vpi_call 2 112 "$display", "Testbench complete." {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "././reg_file.v";
