#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Apr  4 18:34:19 2021
# Process ID: 8004
# Current directory: C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1
# Command line: vivado.exe -log soc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_wrapper.tcl -notrace
# Log file: C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper.vdi
# Journal file: C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'soc_processing_system7_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_bram_ctrl_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_rst_ps7_0_50M_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_shift_ram_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_counter_binary_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_counter_binary_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_n_x_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_n_x_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_n_x_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_reduced_logic_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_1_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_2_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_2_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_3_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_4_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_4_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_5_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_6_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_6_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_6_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_6_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_7_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_7_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_4_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_4_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_4' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_2_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_3_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_div_gen_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_shift_ram_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_cordic_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_counter_binary_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_shift_ram_0_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_7' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_n_x_0_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_8' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_0_4' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_s_3_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_3_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xbip_dsp48_macro_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_1_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_1_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_3_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_gpio_1_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_3_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_3_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_bram_ctrl_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_div_gen_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_shift_ram_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconstant_0_5' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xbip_dsp48_macro_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_1_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconstant_2_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_2_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_2_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_2_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_3_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_3_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_4_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_bram_ctrl_0_bram_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_clk_wiz_0_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xbip_dsp48_macro_0_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_11' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_12' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_12/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_cordic_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconstant_0_7' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_5_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_0_5' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconstant_0_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_0_6' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_0_7' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_reduced_logic_1_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_2' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_7_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_7_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconstant_0_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_bram_ctrl_1_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_axi_bram_ctrl_2_bram_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_2_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlconcat_0_8' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_counter_binary_0_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_9' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_5' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_6' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_10' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_7_0' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_7_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_13' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_13/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_c_shift_ram_0_5' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_0_14' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_0_8' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_0_13' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_13/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_div_gen_0_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_xlslice_1_3' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_1_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_1_7' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_reduced_logic_0_7' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'soc_util_vector_logic_2_1' generated file not found 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_2_1/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 363.141 ; gain = 76.023
Command: link_design -top soc_wrapper -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_0/soc_axi_bram_ctrl_0_0.dcp' for cell 'soc_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_1/soc_axi_bram_ctrl_0_1.dcp' for cell 'soc_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_1_0/soc_axi_bram_ctrl_1_0.dcp' for cell 'soc_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_0/soc_axi_gpio_0_0.dcp' for cell 'soc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_1/soc_axi_gpio_0_1.dcp' for cell 'soc_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/soc_axi_gpio_1_0.dcp' for cell 'soc_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_smc_0/soc_axi_smc_0.dcp' for cell 'soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.dcp' for cell 'soc_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_processing_system7_0_0/soc_processing_system7_0_0.dcp' for cell 'soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/soc_rst_ps7_0_50M_0.dcp' for cell 'soc_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_13/soc_util_vector_logic_0_13.dcp' for cell 'soc_i/control_unit/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_9/soc_xlconcat_0_9.dcp' for cell 'soc_i/control_unit/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_4/soc_xlconstant_0_4.dcp' for cell 'soc_i/control_unit/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_2/soc_c_counter_binary_0_2.dcp' for cell 'soc_i/control_unit/acc_state/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_7/soc_util_vector_logic_0_7.dcp' for cell 'soc_i/control_unit/acc_state/n_x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_3/soc_n_x_0_3.dcp' for cell 'soc_i/control_unit/acc_state/n_x_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_8/soc_util_vector_logic_0_8.dcp' for cell 'soc_i/control_unit/acc_state/s_0_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_3_1/soc_s_3_1.dcp' for cell 'soc_i/control_unit/acc_state/s_0_c'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_1/soc_s_0_1.dcp' for cell 'soc_i/control_unit/acc_state/s_1_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_2/soc_s_0_2.dcp' for cell 'soc_i/control_unit/acc_state/s_2_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_3/soc_s_0_3.dcp' for cell 'soc_i/control_unit/acc_state/s_3_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_5/soc_util_reduced_logic_0_5.dcp' for cell 'soc_i/control_unit/acc_state/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_4/soc_xlslice_0_4.dcp' for cell 'soc_i/control_unit/acc_state/x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_x_0_0/soc_x_0_0.dcp' for cell 'soc_i/control_unit/acc_state/x_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_4/soc_xlconcat_0_4.dcp' for cell 'soc_i/control_unit/acc_state/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_0/soc_xlconcat_0_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_0_0/soc_c_0_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_1_1/soc_c_1_1.dcp' for cell 'soc_i/control_unit/avg_err_state/c_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_2_0/soc_c_2_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_3_0/soc_c_3_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_4_0/soc_c_4_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_5_0/soc_c_5_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_6_0/soc_c_6_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_7_0/soc_c_7_0.dcp' for cell 'soc_i/control_unit/avg_err_state/c_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_1/soc_c_counter_binary_0_1.dcp' for cell 'soc_i/control_unit/avg_err_state/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_3/soc_util_vector_logic_0_3.dcp' for cell 'soc_i/control_unit/avg_err_state/n_x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_0/soc_n_x_0_0.dcp' for cell 'soc_i/control_unit/avg_err_state/n_x_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_1/soc_n_x_0_1.dcp' for cell 'soc_i/control_unit/avg_err_state/n_x_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_n_x_0_2/soc_n_x_0_2.dcp' for cell 'soc_i/control_unit/avg_err_state/n_x_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_2/soc_util_reduced_logic_0_2.dcp' for cell 'soc_i/control_unit/avg_err_state/s_0_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_0_0/soc_s_0_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_1_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_1_1/soc_s_1_1.dcp' for cell 'soc_i/control_unit/avg_err_state/s_2_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_2_0/soc_s_2_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_3_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_3_0/soc_s_3_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_4_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_4_0/soc_s_4_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_5_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_5_0/soc_s_5_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_6_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_6_0/soc_s_6_0.dcp' for cell 'soc_i/control_unit/avg_err_state/s_7_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_s_4_1/soc_s_4_1.dcp' for cell 'soc_i/control_unit/avg_err_state/s_8_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_3/soc_util_reduced_logic_0_3.dcp' for cell 'soc_i/control_unit/avg_err_state/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_4/soc_util_vector_logic_0_4.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_5/soc_util_vector_logic_0_5.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_1_0/soc_util_vector_logic_1_0.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_2_0/soc_util_vector_logic_2_0.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_3_0/soc_util_vector_logic_3_0.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_3_1/soc_util_vector_logic_3_1.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_5_0/soc_util_vector_logic_5_0.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_7_0/soc_util_vector_logic_7_0.dcp' for cell 'soc_i/control_unit/avg_err_state/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_1/soc_xlslice_0_1.dcp' for cell 'soc_i/control_unit/avg_err_state/x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_2/soc_xlslice_0_2.dcp' for cell 'soc_i/control_unit/avg_err_state/x_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_1_0/soc_xlslice_1_0.dcp' for cell 'soc_i/control_unit/avg_err_state/x_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_1_1/soc_xlslice_1_1.dcp' for cell 'soc_i/control_unit/avg_err_state/x_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_2/soc_xlconcat_0_2.dcp' for cell 'soc_i/control_unit/avg_err_state/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_3/soc_xlconstant_0_3.dcp' for cell 'soc_i/control_unit/avg_err_state/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_2_0/soc_xlslice_2_0.dcp' for cell 'soc_i/datapath/acc_group/b_00'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_0_0/soc_b_0_0.dcp' for cell 'soc_i/datapath/acc_group/b_01'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_1_0/soc_b_1_0.dcp' for cell 'soc_i/datapath/acc_group/b_02'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_2_0/soc_b_2_0.dcp' for cell 'soc_i/datapath/acc_group/b_03'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_0_1/soc_b_0_1.dcp' for cell 'soc_i/datapath/acc_group/b_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_1_1/soc_b_1_1.dcp' for cell 'soc_i/datapath/acc_group/b_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_2_1/soc_b_2_1.dcp' for cell 'soc_i/datapath/acc_group/b_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_b_3_0/soc_b_3_0.dcp' for cell 'soc_i/datapath/acc_group/b_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_4/soc_util_reduced_logic_0_4.dcp' for cell 'soc_i/datapath/acc_group/util_reduced_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_9/soc_util_vector_logic_0_9.dcp' for cell 'soc_i/datapath/acc_group/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_6/soc_util_vector_logic_0_6.dcp' for cell 'soc_i/datapath/acc_group/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_10/soc_util_vector_logic_0_10.dcp' for cell 'soc_i/datapath/acc_group/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_1/soc_xbip_dsp48_macro_0_1.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_1_1/soc_xbip_dsp48_macro_1_1.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_2_1/soc_xbip_dsp48_macro_2_1.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_0/soc_xbip_dsp48_macro_0_0.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_1_0/soc_xbip_dsp48_macro_1_0.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_2_0/soc_xbip_dsp48_macro_2_0.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_0_2/soc_xbip_dsp48_macro_0_2.dcp' for cell 'soc_i/datapath/acc_group/xbip_dsp48_macro_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_1_0/soc_xlconcat_1_0.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_2_1/soc_xlconcat_2_1.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_3_1/soc_xlconcat_3_1.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_4_0/soc_xlconcat_4_0.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_1_1/soc_xlconcat_1_1.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_1_2/soc_xlconcat_1_2.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_2_0/soc_xlconcat_2_0.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_3_0/soc_xlconcat_3_0.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_1/soc_xlconcat_0_1.dcp' for cell 'soc_i/datapath/acc_group/xlconcat_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_0_5/soc_xlconstant_0_5.dcp' for cell 'soc_i/datapath/acc_group/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlconstant_2_1/soc_xlconstant_2_1.dcp' for cell 'soc_i/datapath/acc_group/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_10/soc_xlslice_0_10.dcp' for cell 'soc_i/datapath/acc_group/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_0_11/soc_xlslice_0_11.dcp' for cell 'soc_i/datapath/acc_group/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_1_2/soc_xlslice_1_2.dcp' for cell 'soc_i/datapath/acc_group/xlslice_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xlslice_3_0/soc_xlslice_3_0.dcp' for cell 'soc_i/datapath/acc_group/xlslice_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_0/soc_c_counter_binary_0_0.dcp' for cell 'soc_i/datapath/addr_cont/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_0/soc_util_reduced_logic_0_0.dcp' for cell 'soc_i/datapath/addr_cont/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_vector_logic_0_0/soc_util_vector_logic_0_0.dcp' for cell 'soc_i/datapath/addr_cont/util_vector_logic_0'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 1269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_processing_system7_0_0/soc_processing_system7_0_0.xdc] for cell 'soc_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_processing_system7_0_0/soc_processing_system7_0_0.xdc] for cell 'soc_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_1/bd_776a_psr_aclk_0_board.xdc] for cell 'soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_1/bd_776a_psr_aclk_0_board.xdc] for cell 'soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_1/bd_776a_psr_aclk_0.xdc] for cell 'soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_1/bd_776a_psr_aclk_0.xdc] for cell 'soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/soc_rst_ps7_0_50M_0_board.xdc] for cell 'soc_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/soc_rst_ps7_0_50M_0_board.xdc] for cell 'soc_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/soc_rst_ps7_0_50M_0.xdc] for cell 'soc_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_rst_ps7_0_50M_0/soc_rst_ps7_0_50M_0.xdc] for cell 'soc_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_0/soc_axi_gpio_0_0_board.xdc] for cell 'soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_0/soc_axi_gpio_0_0_board.xdc] for cell 'soc_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_0/soc_axi_gpio_0_0.xdc] for cell 'soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_0/soc_axi_gpio_0_0.xdc] for cell 'soc_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_1/soc_axi_gpio_0_1_board.xdc] for cell 'soc_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_1/soc_axi_gpio_0_1_board.xdc] for cell 'soc_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_1/soc_axi_gpio_0_1.xdc] for cell 'soc_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_0_1/soc_axi_gpio_0_1.xdc] for cell 'soc_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/soc_axi_gpio_1_0_board.xdc] for cell 'soc_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/soc_axi_gpio_1_0_board.xdc] for cell 'soc_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/soc_axi_gpio_1_0.xdc] for cell 'soc_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_gpio_1_0/soc_axi_gpio_1_0.xdc] for cell 'soc_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_board.xdc] for cell 'soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_board.xdc] for cell 'soc_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc] for cell 'soc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.191 ; gain = 585.270
Finished Parsing XDC File [c:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc] for cell 'soc_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 232 instances

113 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1532.191 ; gain = 1169.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1532.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 68 inverter(s) to 251 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12dd4bf1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1540.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 258 cells and removed 409 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 12459099e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 202 cells and removed 1717 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1472012c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1540.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4278 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1472012c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1540.859 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 122591fbe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 12 cells and removed 36 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1540.859 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b46e715d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1540.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.310 | TNS=-1971.975 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 100c2ce27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 100c2ce27

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1794.895 ; gain = 254.035
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1794.895 ; gain = 262.703
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
Command: report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1794.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d4f320db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d401ff6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154f1d7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154f1d7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1794.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 154f1d7c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 218846e1f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218846e1f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13897e50a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ad0338e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ccd3e73

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11ccd3e73

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19b29bb38

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2857d6f95

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 21669342b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2adbccf9c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f9f17bc5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1794.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f9f17bc5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16ffcfb2c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16ffcfb2c

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.650. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 128bbb17d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:13 . Memory (MB): peak = 1794.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 128bbb17d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:13 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 128bbb17d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:14 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 128bbb17d

Time (s): cpu = 00:02:40 ; elapsed = 00:02:14 . Memory (MB): peak = 1794.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1944e46b8

Time (s): cpu = 00:02:41 ; elapsed = 00:02:14 . Memory (MB): peak = 1794.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1944e46b8

Time (s): cpu = 00:02:41 ; elapsed = 00:02:14 . Memory (MB): peak = 1794.895 ; gain = 0.000
Ending Placer Task | Checksum: febc2b50

Time (s): cpu = 00:02:41 ; elapsed = 00:02:14 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:47 ; elapsed = 00:02:19 . Memory (MB): peak = 1794.895 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_wrapper_utilization_placed.rpt -pb soc_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1794.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1794.895 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 32c668ec ConstDB: 0 ShapeSum: cbf5c264 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b576af7d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 1931.164 ; gain = 136.270
Post Restoration Checksum: NetGraph: 442bce23 NumContArr: 714ae15a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b576af7d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 1931.164 ; gain = 136.270

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b576af7d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1931.164 ; gain = 136.270

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b576af7d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1931.164 ; gain = 136.270
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21b698fa1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2003.020 ; gain = 208.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.726| TNS=-2560.845| WHS=-0.406 | THS=-3180.117|

Phase 2 Router Initialization | Checksum: 196f01be9

Time (s): cpu = 00:01:46 ; elapsed = 00:01:26 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 152b8afc1

Time (s): cpu = 00:01:52 ; elapsed = 00:01:29 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1851
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.929| TNS=-3920.799| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f40a3543

Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.948| TNS=-3922.865| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1406f6697

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 2046.609 ; gain = 251.715
Phase 4 Rip-up And Reroute | Checksum: 1406f6697

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 116679114

Time (s): cpu = 00:02:08 ; elapsed = 00:01:39 . Memory (MB): peak = 2046.609 ; gain = 251.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.776| TNS=-3290.927| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1510cdf5d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1510cdf5d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 2046.609 ; gain = 251.715
Phase 5 Delay and Skew Optimization | Checksum: 1510cdf5d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12be438b2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2046.609 ; gain = 251.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.776| TNS=-2960.182| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 155f24347

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2046.609 ; gain = 251.715
Phase 6 Post Hold Fix | Checksum: 155f24347

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12651 %
  Global Horizontal Routing Utilization  = 1.5262 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 167c0aeb2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167c0aeb2

Time (s): cpu = 00:02:14 ; elapsed = 00:01:42 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db7435e5

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 2046.609 ; gain = 251.715

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.776| TNS=-2960.182| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1db7435e5

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 2046.609 ; gain = 251.715
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 2046.609 ; gain = 251.715

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:48 . Memory (MB): peak = 2046.609 ; gain = 251.715
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2046.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_wrapper_drc_routed.rpt -pb soc_wrapper_drc_routed.pb -rpx soc_wrapper_drc_routed.rpx
Command: report_drc -file soc_wrapper_drc_routed.rpt -pb soc_wrapper_drc_routed.pb -rpx soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file soc_wrapper_methodology_drc_routed.rpt -pb soc_wrapper_methodology_drc_routed.pb -rpx soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_wrapper_methodology_drc_routed.rpt -pb soc_wrapper_methodology_drc_routed.pb -rpx soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dell_/Documents/vivado_zncc/bram_comm_2/bram_comm_2.runs/impl_1/soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2058.715 ; gain = 12.105
INFO: [runtcl-4] Executing : report_power -file soc_wrapper_power_routed.rpt -pb soc_wrapper_power_summary_routed.pb -rpx soc_wrapper_power_routed.rpx
Command: report_power -file soc_wrapper_power_routed.rpt -pb soc_wrapper_power_summary_routed.pb -rpx soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
184 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2136.539 ; gain = 77.824
INFO: [runtcl-4] Executing : report_route_status -file soc_wrapper_route_status.rpt -pb soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file soc_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx soc_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.539 ; gain = 0.000
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
Command: write_bitstream -force soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output soc_i/datapath/acc_group/xbip_dsp48_macro_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output soc_i/datapath/acc_group/xbip_dsp48_macro_4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell soc_i/datapath/acc_group/xbip_dsp48_macro_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell soc_i/datapath/acc_group/xbip_dsp48_macro_5/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are soc_i/datapath/bram_res/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/acc_group/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/acc_group/xbip_dsp48_macro_3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/acc_group/xbip_dsp48_macro_6/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[5].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[5].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/avg_pair/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[5].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: soc_i/datapath/zncc_cont/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings, 60 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
260 Infos, 160 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2641.207 ; gain = 504.668
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 18:42:45 2021...
