{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 13:49:10 2024 " "Info: Processing started: Sat Jun 22 13:49:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab8.v(138) " "Warning (10268): Verilog HDL information at lab8.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"DMemory\";  expecting \";\" lab8.v(707) " "Error (10170): Verilog HDL syntax error at lab8.v(707) near text \"DMemory\";  expecting \";\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 707 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab8.v(710) " "Warning (10273): Verilog HDL warning at lab8.v(710): extended using \"x\" or \"z\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 710 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Data_Memory lab8.v(689) " "Error (10112): Ignored design unit \"Data_Memory\" at lab8.v(689) due to previous errors" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 689 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_ssd lab8.v(727) " "Error (10112): Ignored design unit \"hex_ssd\" at lab8.v(727) due to previous errors" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 727 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Error: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 22 13:49:10 2024 " "Error: Processing ended: Sat Jun 22 13:49:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
