#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunghye Park
    tagline: Master Student of CAD & Soc Design
    avatar: SHP.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: shpark96@postech.ac.kr
    website: sunghyepark.github.io/online-cv/ #do not add http://
    github: sunghyepark

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Elementary

    interests:
      - item: Design Automation for Quantum Computing
        link:

      - item: VLSI CAD
        link:

career-profile:
    title: Career Profile
    summary: |
      Sunghye Park is currently a Master student in the Department of Electrical Engineering, 
      Pohang University of Science and Technology (POSTECH), Korea. She is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)  
      
      Her current research interests include Quantum computing and VLSI CAD.  
      
education:
    - degree: Ph.D in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Feb.2021 - (Ongoing) 
      details: | 
          - Advisor: Prof. Seokhyeong Kang 

    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Feb.2019 - Feb.2021
      details: | 
          - Advisor: Prof. Seokhyeong Kang 
          
    - degree: B.Sc in Electronics Engineering
      university: Kyungpook National University, Daegu, Republic of Korea 
      time: Mar.2015 - Feb.2019
       
experiences:
    - role: Graduate Student 
      time: Feb.2019 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang
      details: |
    
    - role: Undergraduate Student Researcher 
      time: Jun.2018 - Jul.2017
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang 
      details: |
      
    - role: Undergraduate Student Researcher 
      time: Feb.2018 - May.2017
      company: Mobile SOC & Microprocessor Lab in KNU, Prof. Joonho Kong  
      details: |
      
      
      
      
projects:
    title: Projects

    assignments:
      - title: Scalable Quantum Computer Technology Platform Center
        tagline: "NRF, Jul.2019 - Feb.2026"
        
      - title: Wafer-Scale Deep Learning Accelerator Placement (ISPD contest 2020)
        tagline: "Cerebras, with Minhyuk Kweon, Jongho Yoon, Daeyeon Kim, Sung-yun Lee, Jan.2019 - Present"
        
      - title: Graphene Barristor-based Ternary Logic Architecture Research
        tagline: "NRF, with Sunmean Kim, Aug.2016 - Jul.2021"
        
        
publications:
    # very confusing but publication --> journal and conference... site.data.data error
    title: Papers 
    papers:
      - title: "A Fast and Scalable Qubit-Mapping Method for Noisy Intermediate-Scale Quantum Computers"
        authors:  <strong>Sunghye Park</strong>, Daeyeon Kim, Minhyuk Kweon, Jae-Yoon Sim and Seokhyeong Kang
        conference: "<I>2022 59th ACM/IEEE Design Automation Conference (DAC)</I>, 2022, accepted"

      - title: "A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits"
        authors:  Sunmean Kim, Sung-Yun Lee, <strong>Sunghye Park</strong> and Seokhyeong Kang
        conference: "<I>IEEE  Transactions on Circuits and Systems I: Regular Papers (TCAS-I)</I>, 2020"
    
      - title: "Multi-Threshold Voltages Graphene Barristor-Based Ternary ALU"
        authors: <strong>Sunghye Park</strong>, Sunmean Kim and Seokhyeong Kang
        conference: "<I>International SoC Design Conference (ISOCC)</I>, Oct, 2019"
        
      - title: "Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic"
        authors: Sunmean Kim, Sung-Yun Lee, <strong>Sunghye Park</strong> and Seokhyeong Kang
        conference: "<I>IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL)</I>, May, 2019"
        
        
patents:
    # very confusing but publication --> journal and conference... site.data.data error
    title: Patents 
    papers:
      - title: "TERNARY LOGIC CIRCUIT DEVICE II," US (Applied), KR 10-2021-0055864 (Applied)"
        authors:  Sunmean Kim, Sung-Yun Lee, <strong>Sunghye Park</strong> and Seokhyeong Kang
    
      - title: "TERNARY LOGIC CIRCUIT DEVICE I," US (Applied), KR 10-2021-0055863 (Applied)"
        authors: Sunmean Kim, Sung-Yun Lee, <strong>Sunghye Park</strong> and Seokhyeong Kang
        
      - title: "APPARATUS FOR LOW POWER TERNARY LOGIC CIRCUIT," US 17-175570 (Applied), KR 10-2020-0129024 (Applied)"
        authors: Sunmean Kim, Sung-Yun Lee, <strong>Sunghye Park</strong> and Seokhyeong Kang
        
        
awards:
    title: Awards
    awards:
        - title: "Honorable mention in the ISPD Contest 2020 (Wafer-Scale Deep Learning Accelerator Placemnet)"
    
        - title: "Best paper award at SoC conference (in Korea), 2019"
    
skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux
        level: 85%

      - name: C++
        level: 85%

      - name: Verilog
        level: 70%
        
        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
