// Seed: 1506514352
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3;
  assign id_2 = id_1[-1];
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    assign id_14 = 1;
  endgenerate
  localparam id_16 = id_3, id_17 = -1 || id_4, id_18 = 1, id_19 = id_17, id_20 = -1, id_21 = -1;
  always_latch id_12.id_8 = id_18;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_7
  );
endmodule
