Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinzx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameShell_tb_behav xil_defaultlib.GameShell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bitmaps
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [system_clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.VGA [vga_default]
Compiling architecture behavioral of entity xil_defaultlib.letter_disp [letter_disp_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_shell [vga_shell_default]
Compiling architecture behavioral of entity xil_defaultlib.Game_Shell [game_shell_default]
Compiling architecture behavioral of entity xil_defaultlib.gameshell_tb
Built simulation snapshot GameShell_tb_behav
