{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669031660262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669031660269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 19:54:20 2022 " "Processing started: Mon Nov 21 19:54:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669031660269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031660269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uControl2130 -c uControl2130 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uControl2130 -c uControl2130" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031660269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669031661425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669031661425 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ROM2432.bdf " "Can't analyze file -- file ROM2432.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669031670145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uarreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uARReg " "Found entity 1: uARReg" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Found entity 1: Timing" {  } { { "Timing.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/Timing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodec " "Found entity 1: decodec" {  } { { "decodec.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/decodec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodeb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodeb " "Found entity 1: decodeb" {  } { { "decodeb.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/decodeb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodea " "Found entity 1: decodea" {  } { { "decodea.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/decodea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_4 " "Found entity 1: decode2_4" {  } { { "decode2_4.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/decode2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol2130.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucontrol2130.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uControl2130 " "Found entity 1: uControl2130" {  } { { "uControl2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031670211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uControl2130 " "Elaborating entity \"uControl2130\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669031670507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2_4 decode2_4:inst6 " "Elaborating entity \"decode2_4\" for hierarchy \"decode2_4:inst6\"" {  } { { "uControl2130.bdf" "inst6" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 416 176 288 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom2130.bdf 1 1 " "Using design file rom2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2130 " "Found entity 1: ROM2130" {  } { { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031670559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669031670559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2130 ROM2130:inst7 " "Elaborating entity \"ROM2130\" for hierarchy \"ROM2130:inst7\"" {  } { { "uControl2130.bdf" "inst7" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 64 640 840 160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670562 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ucode.hex " "Can't find a definition for parameter LPM_FILE -- assuming ucode.hex was intended to be a quoted string" {  } { { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1669031670563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM ROM2130:inst7\|LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"ROM2130:inst7\|LPM_ROM:inst\"" {  } { { "rom2130.bdf" "inst" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM2130:inst7\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst7\|LPM_ROM:inst\"" {  } { { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM2130:inst7\|LPM_ROM:inst " "Instantiated megafunction \"ROM2130:inst7\|LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ucode.hex " "Parameter \"LPM_FILE\" = \"ucode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669031670649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669031670649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669031670649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669031670649 ""}  } { { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669031670649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM2130:inst7\|LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM2130:inst7\|LPM_ROM:inst\|altrom:srom ROM2130:inst7\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"ROM2130:inst7\|LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block ROM2130:inst7\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"ROM2130:inst7\|LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "rom2130.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031670949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2501 " "Found entity 1: altsyncram_2501" {  } { { "db/altsyncram_2501.tdf" "" { Text "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/db/altsyncram_2501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031671030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031671030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2501 ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated " "Elaborating entity \"altsyncram_2501\" for hierarchy \"ROM2130:inst7\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst5 " "Elaborating entity \"Timing\" for hierarchy \"Timing:inst5\"" {  } { { "uControl2130.bdf" "inst5" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 256 176 288 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Timing:inst5\|21mux:inst10 " "Elaborating entity \"21mux\" for hierarchy \"Timing:inst5\|21mux:inst10\"" {  } { { "Timing.bdf" "inst10" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/Timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timing:inst5\|21mux:inst10 " "Elaborated megafunction instantiation \"Timing:inst5\|21mux:inst10\"" {  } { { "Timing.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/Timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uARReg uARReg:inst1 " "Elaborating entity \"uARReg\" for hierarchy \"uARReg:inst1\"" {  } { { "uControl2130.bdf" "inst1" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 64 424 576 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:inst " "Elaborating entity \"uControl\" for hierarchy \"uControl:inst\"" {  } { { "uControl2130.bdf" "inst" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 64 176 328 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodec decodec:inst4 " "Elaborating entity \"decodec\" for hierarchy \"decodec:inst4\"" {  } { { "uControl2130.bdf" "inst4" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 400 800 896 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeb decodeb:inst3 " "Elaborating entity \"decodeb\" for hierarchy \"decodeb:inst3\"" {  } { { "uControl2130.bdf" "inst3" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 256 432 544 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodea decodea:inst2 " "Elaborating entity \"decodea\" for hierarchy \"decodea:inst2\"" {  } { { "uControl2130.bdf" "inst2" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uControl2130.bdf" { { 200 800 912 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031671308 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[23\] M\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[23\]\" to the node \"M\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[22\] M\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[22\]\" to the node \"M\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[21\] M\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[21\]\" to the node \"M\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[20\] M\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[20\]\" to the node \"M\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[19\] M\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[19\]\" to the node \"M\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[18\] M\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[18\]\" to the node \"M\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[17\] M\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[17\]\" to the node \"M\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[16\] M\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[16\]\" to the node \"M\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[15\] M\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[15\]\" to the node \"M\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[14\] M\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[14\]\" to the node \"M\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[13\] M\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[13\]\" to the node \"M\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[12\] M\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[12\]\" to the node \"M\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[11\] M\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[11\]\" to the node \"M\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[10\] M\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[10\]\" to the node \"M\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[9\] M\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[9\]\" to the node \"M\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[8\] M\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[8\]\" to the node \"M\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[7\] M\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[7\]\" to the node \"M\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[6\] M\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[6\]\" to the node \"M\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[5\] M\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[5\]\" to the node \"M\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[4\] M\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[4\]\" to the node \"M\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[3\] M\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[3\]\" to the node \"M\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[2\] M\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[2\]\" to the node \"M\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[1\] M\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[1\]\" to the node \"M\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[0\] M\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[0\]\" to the node \"M\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[5\] uARReg:inst1\|inst45 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[5\]\" to the node \"uARReg:inst1\|inst45\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[4\] uARReg:inst1\|inst44 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[4\]\" to the node \"uARReg:inst1\|inst44\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[3\] uARReg:inst1\|inst43 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[3\]\" to the node \"uARReg:inst1\|inst43\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[2\] uARReg:inst1\|inst42 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[2\]\" to the node \"uARReg:inst1\|inst42\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[1\] uARReg:inst1\|inst41 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[1\]\" to the node \"uARReg:inst1\|inst41\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst7\|lpm_rom:inst\|otri\[0\] uARReg:inst1\|inst40 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[0\]\" to the node \"uARReg:inst1\|inst40\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669031671800 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1669031671800 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[16\] decode2_4:inst6\|inst6 " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[16\]\" to the node \"decode2_4:inst6\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[15\] decode2_4:inst6\|inst7 " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[15\]\" to the node \"decode2_4:inst6\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[14\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[14\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[13\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[13\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[12\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[12\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[11\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[11\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[10\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[10\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[9\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[9\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[8\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[8\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[7\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[7\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst7\|lpm_rom:inst\|otri\[6\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst7\|lpm_rom:inst\|otri\[6\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669031671801 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669031671801 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst44 uARReg:inst1\|inst44~_emulated uARReg:inst1\|inst44~1 " "Register \"uARReg:inst1\|inst44\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst44~_emulated\" and latch \"uARReg:inst1\|inst44~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { { 144 536 600 224 "inst44" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669031671802 "|uControl2130|uARReg:inst1|inst44"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst43 uARReg:inst1\|inst43~_emulated uARReg:inst1\|inst43~1 " "Register \"uARReg:inst1\|inst43\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst43~_emulated\" and latch \"uARReg:inst1\|inst43~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { { 24 536 600 104 "inst43" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669031671802 "|uControl2130|uARReg:inst1|inst43"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst42 uARReg:inst1\|inst42~_emulated uARReg:inst1\|inst42~1 " "Register \"uARReg:inst1\|inst42\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst42~_emulated\" and latch \"uARReg:inst1\|inst42~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669031671802 "|uControl2130|uARReg:inst1|inst42"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst41 uARReg:inst1\|inst41~_emulated uARReg:inst1\|inst41~1 " "Register \"uARReg:inst1\|inst41\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst41~_emulated\" and latch \"uARReg:inst1\|inst41~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { { 144 368 432 224 "inst41" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669031671802 "|uControl2130|uARReg:inst1|inst41"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst40 uARReg:inst1\|inst40~_emulated uARReg:inst1\|inst40~1 " "Register \"uARReg:inst1\|inst40\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst40~_emulated\" and latch \"uARReg:inst1\|inst40~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/xhd0728/Documents/Quartus Files/uControl2130/uARReg.bdf" { { 24 368 432 104 "inst40" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669031671802 "|uControl2130|uARReg:inst1|inst40"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669031671802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669031671876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669031672360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031672360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669031672456 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669031672456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669031672456 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669031672456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669031672456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669031672471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 19:54:32 2022 " "Processing ended: Mon Nov 21 19:54:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669031672471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669031672471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669031672471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031672471 ""}
