{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000127459,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000108232,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.44769e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000108232,
	"finish__design__instance__count__class:fill_cell": 1046,
	"finish__design__instance__area__class:fill_cell": 4118.95,
	"finish__design__instance__count__class:tap_cell": 152,
	"finish__design__instance__area__class:tap_cell": 190.182,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 225.216,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 70.0672,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 95.0912,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4266.59,
	"finish__design__instance__count": 2237,
	"finish__design__instance__area": 11801.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 5.08787,
	"finish__timing__hold__ws": 0.427475,
	"finish__timing__fmax__clock:core_clock": 2.05055e+08,
	"finish__timing__fmax": 2.05055e+08,
	"finish__clock__skew__setup": 0.00740175,
	"finish__clock__skew__hold": 0.00740175,
	"finish__timing__drv__max_slew_limit": 0.518008,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.724459,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000636939,
	"finish__power__switching__total": 0.000244757,
	"finish__power__leakage__total": 3.47681e-09,
	"finish__power__total": 0.000881699,
	"finish__design__io": 36,
	"finish__design__die__area": 13819,
	"finish__design__core__area": 11801.3,
	"finish__design__instance__count": 1191,
	"finish__design__instance__area": 7682.37,
	"finish__design__instance__count__stdcell": 1191,
	"finish__design__instance__area__stdcell": 7682.37,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.650975,
	"finish__design__instance__utilization__stdcell": 0.650975,
	"finish__design__rows": 36,
	"finish__design__rows:unithd": 36,
	"finish__design__sites": 9432,
	"finish__design__sites:unithd": 9432,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}