

================================================================
== Vivado HLS Report for 'canny_grad_computation'
================================================================
* Date:           Fri Jul 06 13:00:30 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1053697|  1053697|  1053697|  1053697|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1053696|  1053696|      1029|          -|          -|  1024|    no    |
        | + Loop 1.1  |     1027|     1027|         5|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    138|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      88|     10|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      88|    172|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |element_grad_fu_177_p2  |     +    |      0|  0|   9|           9|           9|
    |i_V_fu_111_p2           |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_123_p2           |     +    |      0|  0|  11|          11|           1|
    |neg_i1_fu_149_p2        |     -    |      0|  0|   8|           1|           8|
    |neg_i_fu_129_p2         |     -    |      0|  0|   8|           1|           8|
    |abs_gx_fu_141_p3        |  Select  |      0|  0|   8|           1|           8|
    |abs_gy_fu_161_p3        |  Select  |      0|  0|   8|           1|           8|
    |dir_g_1_fu_288_p3       |  Select  |      0|  0|   3|           1|           3|
    |dir_g_2_fu_300_p3       |  Select  |      0|  0|   3|           1|           3|
    |dir_g_3_cast_fu_333_p3  |  Select  |      0|  0|   2|           1|           2|
    |dir_g_6_fu_349_p3       |  Select  |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_307_p3      |  Select  |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_340_p3      |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_84           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp3_fu_321_p2      |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_345_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp10_fu_327_p2         |    and   |      0|  0|   1|           1|           1|
    |abscond_i1_fu_155_p2    |   icmp   |      0|  0|   3|           8|           1|
    |abscond_i_fu_135_p2     |   icmp   |      0|  0|   3|           8|           1|
    |exitcond4_fu_105_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_117_p2      |   icmp   |      0|  0|   5|          11|          12|
    |tmp_36_fu_183_p2        |   icmp   |      0|  0|   3|           8|           1|
    |tmp_37_fu_199_p2        |   icmp   |      0|  0|   3|           8|           8|
    |tmp_38_fu_189_p2        |   icmp   |      0|  0|   3|           8|           1|
    |tmp_41_fu_244_p2        |   icmp   |      0|  0|   3|           9|           9|
    |ult1_fu_221_p2          |   icmp   |      0|  0|   3|           9|           9|
    |ult2_fu_227_p2          |   icmp   |      0|  0|   3|           8|           8|
    |ult3_fu_250_p2          |   icmp   |      0|  0|   3|           9|           9|
    |ult_fu_195_p2           |   icmp   |      0|  0|   3|           8|           8|
    |ap_sig_bdd_161          |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_72           |    or    |      0|  0|   1|           1|           1|
    |or_cond7_fu_261_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond8_fu_283_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_266_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_203_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp9_fu_279_p2          |    or    |      0|  0|   1|           1|           1|
    |rev1_fu_231_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_295_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev9_fu_256_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_270_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_315_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 138|         162|         157|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |p_8_reg_94             |  11|          2|   11|         22|
    |p_s_reg_83             |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         10|   24|         50|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |abs_gx_reg_392                          |   8|   0|    8|          0|
    |abs_gy_reg_401                          |   8|   0|    8|          0|
    |abscond_i_reg_387                       |   1|   0|    1|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                   |   1|   0|    1|          0|
    |ap_reg_ppstg_abscond_i_reg_387_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_36_reg_415_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_38_reg_421_pp0_it2     |   1|   0|    1|          0|
    |dir_g_1_reg_463                         |   2|   0|    2|          0|
    |element_grad_reg_410                    |   9|   0|    9|          0|
    |exitcond_reg_378                        |   1|   0|    1|          0|
    |i_V_reg_373                             |  11|   0|   11|          0|
    |or_cond7_reg_458                        |   1|   0|    1|          0|
    |p_8_reg_94                              |  11|   0|   11|          0|
    |p_s_reg_83                              |  11|   0|   11|          0|
    |rev1_reg_442                            |   1|   0|    1|          0|
    |rev2_reg_468                            |   1|   0|    1|          0|
    |sel_tmp1_reg_473                        |   2|   0|    2|          0|
    |sel_tmp3_reg_478                        |   1|   0|    1|          0|
    |tmp10_reg_483                           |   1|   0|    1|          0|
    |tmp8_reg_432                            |   1|   0|    1|          0|
    |tmp_36_reg_415                          |   1|   0|    1|          0|
    |tmp_38_reg_421                          |   1|   0|    1|          0|
    |tmp_41_reg_447                          |   1|   0|    1|          0|
    |ult1_reg_437                            |   1|   0|    1|          0|
    |ult3_reg_453                            |   1|   0|    1|          0|
    |ult_reg_427                             |   1|   0|    1|          0|
    |element_grad_reg_410                    |   0|   9|    9|          0|
    |exitcond_reg_378                        |   0|   1|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  88|  10|   98|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_done                        | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|grad_x_data_stream_V_dout      |  in |    8|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_x_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_x_data_stream_V_read      | out |    1|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_y_data_stream_V_dout      |  in |    8|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_y_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_y_data_stream_V_read      | out |    1|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_out_data_stream_V_din     | out |   16|   ap_fifo  | grad_out_data_stream_V |    pointer   |
|grad_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | grad_out_data_stream_V |    pointer   |
|grad_out_data_stream_V_write   | out |    1|   ap_fifo  | grad_out_data_stream_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %grad_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %grad_y_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %grad_x_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 1.57ns
:3  br label %.loopexit


 <State 2>: 3.68ns
ST_2: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i11 [ 0, %0 ], [ %i_V, %.preheader ]

ST_2: exitcond4 [1/1] 2.11ns
.loopexit:1  %exitcond4 = icmp eq i11 %p_s, -1024

ST_2: stg_14 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i_V [1/1] 1.84ns
.loopexit:3  %i_V = add i11 %p_s, 1

ST_2: stg_16 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond4, label %1, label %.preheader

ST_2: stg_17 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.11ns
ST_3: p_8 [1/1] 0.00ns
.preheader:0  %p_8 = phi i11 [ %j_V, %_ifconv ], [ 0, %.loopexit ]

ST_3: exitcond [1/1] 2.11ns
.preheader:1  %exitcond = icmp eq i11 %p_8, -1024

ST_3: stg_20 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_3: j_V [1/1] 1.84ns
.preheader:3  %j_V = add i11 %p_8, 1

ST_3: stg_22 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %_ifconv


 <State 4>: 4.37ns
ST_4: tmp_34 [1/1] 0.00ns
_ifconv:2  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1866)

ST_4: stg_24 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_44 [1/1] 1.00ns
_ifconv:4  %tmp_44 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %grad_x_data_stream_V)

ST_4: empty [1/1] 0.00ns
_ifconv:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1866, i32 %tmp_34)

ST_4: tmp_35 [1/1] 0.00ns
_ifconv:6  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1866)

ST_4: stg_28 [1/1] 0.00ns
_ifconv:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_45 [1/1] 1.00ns
_ifconv:8  %tmp_45 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %grad_y_data_stream_V)

ST_4: empty_18 [1/1] 0.00ns
_ifconv:9  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1866, i32 %tmp_35)

ST_4: neg_i [1/1] 1.72ns
_ifconv:10  %neg_i = sub i8 0, %tmp_44

ST_4: abscond_i [1/1] 2.00ns
_ifconv:11  %abscond_i = icmp ne i8 %tmp_44, 0

ST_4: abs_gx [1/1] 1.37ns
_ifconv:12  %abs_gx = select i1 %abscond_i, i8 %tmp_44, i8 %neg_i

ST_4: neg_i1 [1/1] 1.72ns
_ifconv:13  %neg_i1 = sub i8 0, %tmp_45

ST_4: abscond_i1 [1/1] 2.00ns
_ifconv:14  %abscond_i1 = icmp ne i8 %tmp_45, 0

ST_4: abs_gy [1/1] 1.37ns
_ifconv:15  %abs_gy = select i1 %abscond_i1, i8 %tmp_45, i8 %neg_i1

ST_4: tmp_131_cast [1/1] 0.00ns
_ifconv:16  %tmp_131_cast = zext i8 %tmp_44 to i9

ST_4: tmp_132_cast [1/1] 0.00ns
_ifconv:17  %tmp_132_cast = zext i8 %tmp_45 to i9

ST_4: element_grad [1/1] 1.72ns
_ifconv:18  %element_grad = add i9 %tmp_132_cast, %tmp_131_cast

ST_4: tmp_36 [1/1] 2.00ns
_ifconv:21  %tmp_36 = icmp eq i8 %tmp_44, 0

ST_4: tmp_38 [1/1] 2.00ns
_ifconv:24  %tmp_38 = icmp eq i8 %tmp_45, 0


 <State 5>: 3.37ns
ST_5: ult [1/1] 2.00ns
_ifconv:19  %ult = icmp ult i8 %abs_gy, %abs_gx

ST_5: tmp_37 [1/1] 2.00ns
_ifconv:23  %tmp_37 = icmp ugt i8 %abs_gx, %abs_gy

ST_5: tmp8 [1/1] 1.37ns
_ifconv:25  %tmp8 = or i1 %tmp_38, %tmp_37

ST_5: tmp_136_cast [1/1] 0.00ns
_ifconv:27  %tmp_136_cast = zext i8 %abs_gx to i9

ST_5: tmp_137_cast [1/1] 0.00ns
_ifconv:28  %tmp_137_cast = zext i8 %abs_gy to i9

ST_5: tmp_39 [1/1] 0.00ns
_ifconv:29  %tmp_39 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %abs_gy, i1 false)

ST_5: ult1 [1/1] 2.03ns
_ifconv:30  %ult1 = icmp ult i9 %tmp_39, %tmp_136_cast

ST_5: ult2 [1/1] 2.00ns
_ifconv:33  %ult2 = icmp ult i8 %abs_gx, %abs_gy

ST_5: rev1 [1/1] 1.37ns
_ifconv:34  %rev1 = xor i1 %ult2, true

ST_5: tmp_40 [1/1] 0.00ns
_ifconv:37  %tmp_40 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %abs_gx, i1 false)

ST_5: tmp_41 [1/1] 2.03ns
_ifconv:38  %tmp_41 = icmp ugt i9 %tmp_137_cast, %tmp_40

ST_5: ult3 [1/1] 2.03ns
_ifconv:40  %ult3 = icmp ult i9 %tmp_40, %tmp_137_cast


 <State 6>: 4.11ns
ST_6: rev9 [1/1] 1.37ns
_ifconv:20  %rev9 = xor i1 %ult, true

ST_6: or_cond7 [1/1] 1.37ns
_ifconv:22  %or_cond7 = or i1 %rev9, %tmp_36

ST_6: or_cond [1/1] 1.37ns
_ifconv:26  %or_cond = or i1 %tmp8, %tmp_36

ST_6: rev [1/1] 1.37ns
_ifconv:31  %rev = xor i1 %ult1, true

ST_6: dir_g_cast [1/1] 0.00ns
_ifconv:32  %dir_g_cast = zext i1 %rev to i2

ST_6: tmp9 [1/1] 1.37ns
_ifconv:35  %tmp9 = or i1 %rev1, %tmp_38

ST_6: or_cond8 [1/1] 1.37ns
_ifconv:36  %or_cond8 = or i1 %tmp9, %abscond_i

ST_6: dir_g_1 [1/1] 1.37ns
_ifconv:39  %dir_g_1 = select i1 %tmp_41, i2 -2, i2 1

ST_6: rev2 [1/1] 1.37ns
_ifconv:41  %rev2 = xor i1 %ult3, true

ST_6: dir_g_2 [1/1] 1.37ns
_ifconv:43  %dir_g_2 = select i1 %tmp_41, i2 -2, i2 -1

ST_6: sel_tmp1 [1/1] 1.37ns
_ifconv:44  %sel_tmp1 = select i1 %or_cond7, i2 %dir_g_2, i2 %dir_g_cast

ST_6: sel_tmp2 [1/1] 1.37ns
_ifconv:45  %sel_tmp2 = xor i1 %or_cond, true

ST_6: sel_tmp3 [1/1] 1.37ns
_ifconv:46  %sel_tmp3 = and i1 %or_cond7, %sel_tmp2

ST_6: tmp10 [1/1] 1.37ns
_ifconv:48  %tmp10 = and i1 %or_cond, %or_cond8


 <State 7>: 3.74ns
ST_7: tmp_s [1/1] 0.00ns
_ifconv:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1805)

ST_7: stg_69 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: dir_g_3_cast [1/1] 1.37ns
_ifconv:42  %dir_g_3_cast = select i1 %rev2, i2 -1, i2 0

ST_7: sel_tmp4 [1/1] 1.37ns
_ifconv:47  %sel_tmp4 = select i1 %sel_tmp3, i2 %dir_g_1, i2 %sel_tmp1

ST_7: sel_tmp6 [1/1] 1.37ns
_ifconv:49  %sel_tmp6 = and i1 %tmp10, %or_cond7

ST_7: dir_g_6 [1/1] 1.37ns
_ifconv:50  %dir_g_6 = select i1 %sel_tmp6, i2 %dir_g_3_cast, i2 %sel_tmp4

ST_7: element_final [1/1] 0.00ns
_ifconv:51  %element_final = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %element_grad, i2 %dir_g_6)

ST_7: tmp_43 [1/1] 0.00ns
_ifconv:52  %tmp_43 = zext i11 %element_final to i16

ST_7: tmp_42 [1/1] 0.00ns
_ifconv:53  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1864)

ST_7: stg_77 [1/1] 0.00ns
_ifconv:54  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_78 [1/1] 1.00ns
_ifconv:55  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %grad_out_data_stream_V, i16 %tmp_43)

ST_7: empty_19 [1/1] 0.00ns
_ifconv:56  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1864, i32 %tmp_42)

ST_7: empty_20 [1/1] 0.00ns
_ifconv:57  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1805, i32 %tmp_s)

ST_7: stg_81 [1/1] 0.00ns
_ifconv:58  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ grad_x_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xccd87572e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xccd87588d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_out_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xccd8758a80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8         (specinterface    ) [ 00000000]
stg_9         (specinterface    ) [ 00000000]
stg_10        (specinterface    ) [ 00000000]
stg_11        (br               ) [ 01111111]
p_s           (phi              ) [ 00100000]
exitcond4     (icmp             ) [ 00111111]
stg_14        (speclooptripcount) [ 00000000]
i_V           (add              ) [ 01111111]
stg_16        (br               ) [ 00111111]
stg_17        (ret              ) [ 00000000]
p_8           (phi              ) [ 00010000]
exitcond      (icmp             ) [ 00111111]
stg_20        (speclooptripcount) [ 00000000]
j_V           (add              ) [ 00111111]
stg_22        (br               ) [ 01111111]
tmp_34        (specregionbegin  ) [ 00000000]
stg_24        (specprotocol     ) [ 00000000]
tmp_44        (read             ) [ 00000000]
empty         (specregionend    ) [ 00000000]
tmp_35        (specregionbegin  ) [ 00000000]
stg_28        (specprotocol     ) [ 00000000]
tmp_45        (read             ) [ 00000000]
empty_18      (specregionend    ) [ 00000000]
neg_i         (sub              ) [ 00000000]
abscond_i     (icmp             ) [ 00010110]
abs_gx        (select           ) [ 00010100]
neg_i1        (sub              ) [ 00000000]
abscond_i1    (icmp             ) [ 00000000]
abs_gy        (select           ) [ 00010100]
tmp_131_cast  (zext             ) [ 00000000]
tmp_132_cast  (zext             ) [ 00000000]
element_grad  (add              ) [ 00010111]
tmp_36        (icmp             ) [ 00010110]
tmp_38        (icmp             ) [ 00010110]
ult           (icmp             ) [ 00010010]
tmp_37        (icmp             ) [ 00000000]
tmp8          (or               ) [ 00010010]
tmp_136_cast  (zext             ) [ 00000000]
tmp_137_cast  (zext             ) [ 00000000]
tmp_39        (bitconcatenate   ) [ 00000000]
ult1          (icmp             ) [ 00010010]
ult2          (icmp             ) [ 00000000]
rev1          (xor              ) [ 00010010]
tmp_40        (bitconcatenate   ) [ 00000000]
tmp_41        (icmp             ) [ 00010010]
ult3          (icmp             ) [ 00010010]
rev9          (xor              ) [ 00000000]
or_cond7      (or               ) [ 00010001]
or_cond       (or               ) [ 00000000]
rev           (xor              ) [ 00000000]
dir_g_cast    (zext             ) [ 00000000]
tmp9          (or               ) [ 00000000]
or_cond8      (or               ) [ 00000000]
dir_g_1       (select           ) [ 00010001]
rev2          (xor              ) [ 00010001]
dir_g_2       (select           ) [ 00000000]
sel_tmp1      (select           ) [ 00010001]
sel_tmp2      (xor              ) [ 00000000]
sel_tmp3      (and              ) [ 00010001]
tmp10         (and              ) [ 00010001]
tmp_s         (specregionbegin  ) [ 00000000]
stg_69        (specpipeline     ) [ 00000000]
dir_g_3_cast  (select           ) [ 00000000]
sel_tmp4      (select           ) [ 00000000]
sel_tmp6      (and              ) [ 00000000]
dir_g_6       (select           ) [ 00000000]
element_final (bitconcatenate   ) [ 00000000]
tmp_43        (zext             ) [ 00000000]
tmp_42        (specregionbegin  ) [ 00000000]
stg_77        (specprotocol     ) [ 00000000]
stg_78        (write            ) [ 00000000]
empty_19      (specregionend    ) [ 00000000]
empty_20      (specregionend    ) [ 00000000]
stg_81        (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="grad_x_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grad_y_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grad_out_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_out_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1866"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1864"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_44_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_45_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="stg_78_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/7 "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_s_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="1"/>
<pin id="85" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_s_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="p_8_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="1"/>
<pin id="96" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_8 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_8_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="exitcond4_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="exitcond_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="neg_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="abscond_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="abs_gx_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_gx/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="neg_i1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i1/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="abscond_i1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i1/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="abs_gy_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_gy/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_131_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_cast/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_132_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_cast/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="element_grad_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="element_grad/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_36_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_38_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ult_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_37_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_136_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136_cast/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_137_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_137_cast/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_39_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ult1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ult2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rev1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_40_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_41_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ult3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult3/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rev9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev9/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_cond7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="2"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_cond_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="2"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="rev_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="dir_g_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dir_g_cast/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="2"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_cond8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="2"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="dir_g_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_1/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="rev2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="dir_g_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="0" index="2" bw="2" slack="0"/>
<pin id="304" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_2/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sel_tmp1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sel_tmp2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sel_tmp3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dir_g_3_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_3_cast/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sel_tmp4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="2" slack="1"/>
<pin id="343" dir="0" index="2" bw="2" slack="1"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sel_tmp6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="dir_g_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="0" index="2" bw="2" slack="0"/>
<pin id="353" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_6/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="element_final_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="3"/>
<pin id="360" dir="0" index="2" bw="2" slack="0"/>
<pin id="361" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="element_final/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_43_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="exitcond4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="exitcond_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="abscond_i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="abscond_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="abs_gx_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="abs_gx "/>
</bind>
</comp>

<comp id="401" class="1005" name="abs_gy_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="abs_gy "/>
</bind>
</comp>

<comp id="410" class="1005" name="element_grad_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="3"/>
<pin id="412" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="element_grad "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_36_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="2"/>
<pin id="417" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_38_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="427" class="1005" name="ult_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp8_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="437" class="1005" name="ult1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="rev1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_41_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="453" class="1005" name="ult3_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="or_cond7_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="463" class="1005" name="dir_g_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="1"/>
<pin id="465" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dir_g_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="rev2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sel_tmp1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="sel_tmp3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp10_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="87" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="87" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="98" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="98" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="64" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="64" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="64" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="129" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="70" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="149" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="64" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="70" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="70" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="208" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="211" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="237" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="211" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="261" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="275" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="266" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="261" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="266" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="283" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="333" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="340" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="372"><net_src comp="105" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="111" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="381"><net_src comp="117" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="123" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="390"><net_src comp="135" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="395"><net_src comp="141" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="404"><net_src comp="161" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="413"><net_src comp="177" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="418"><net_src comp="183" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="424"><net_src comp="189" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="430"><net_src comp="195" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="435"><net_src comp="203" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="440"><net_src comp="221" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="445"><net_src comp="231" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="450"><net_src comp="244" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="456"><net_src comp="250" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="461"><net_src comp="261" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="466"><net_src comp="288" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="471"><net_src comp="295" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="476"><net_src comp="307" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="481"><net_src comp="321" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="486"><net_src comp="327" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="345" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: grad_out_data_stream_V | {7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		stg_16 : 2
	State 3
		exitcond : 1
		j_V : 1
		stg_22 : 2
	State 4
		empty : 1
		empty_18 : 1
		abs_gx : 1
		abs_gy : 1
		element_grad : 1
	State 5
		tmp8 : 1
		ult1 : 1
		rev1 : 1
		tmp_41 : 1
		ult3 : 1
	State 6
		sel_tmp1 : 1
	State 7
		element_final : 1
		tmp_43 : 2
		stg_78 : 3
		empty_19 : 1
		empty_20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   exitcond4_fu_105   |    0    |    4    |
|          |    exitcond_fu_117   |    0    |    4    |
|          |   abscond_i_fu_135   |    0    |    3    |
|          |   abscond_i1_fu_155  |    0    |    3    |
|          |     tmp_36_fu_183    |    0    |    3    |
|   icmp   |     tmp_38_fu_189    |    0    |    3    |
|          |      ult_fu_195      |    0    |    3    |
|          |     tmp_37_fu_199    |    0    |    3    |
|          |      ult1_fu_221     |    0    |    3    |
|          |      ult2_fu_227     |    0    |    3    |
|          |     tmp_41_fu_244    |    0    |    3    |
|          |      ult3_fu_250     |    0    |    3    |
|----------|----------------------|---------|---------|
|          |      i_V_fu_111      |    0    |    11   |
|    add   |      j_V_fu_123      |    0    |    11   |
|          |  element_grad_fu_177 |    0    |    8    |
|----------|----------------------|---------|---------|
|          |     abs_gx_fu_141    |    0    |    8    |
|          |     abs_gy_fu_161    |    0    |    8    |
|          |    dir_g_1_fu_288    |    0    |    2    |
|  select  |    dir_g_2_fu_300    |    0    |    2    |
|          |    sel_tmp1_fu_307   |    0    |    2    |
|          |  dir_g_3_cast_fu_333 |    0    |    2    |
|          |    sel_tmp4_fu_340   |    0    |    2    |
|          |    dir_g_6_fu_349    |    0    |    2    |
|----------|----------------------|---------|---------|
|    sub   |     neg_i_fu_129     |    0    |    8    |
|          |     neg_i1_fu_149    |    0    |    8    |
|----------|----------------------|---------|---------|
|          |      tmp8_fu_203     |    0    |    1    |
|          |    or_cond7_fu_261   |    0    |    1    |
|    or    |    or_cond_fu_266    |    0    |    1    |
|          |      tmp9_fu_279     |    0    |    1    |
|          |    or_cond8_fu_283   |    0    |    1    |
|----------|----------------------|---------|---------|
|          |      rev1_fu_231     |    0    |    1    |
|          |      rev9_fu_256     |    0    |    1    |
|    xor   |      rev_fu_270      |    0    |    1    |
|          |      rev2_fu_295     |    0    |    1    |
|          |    sel_tmp2_fu_315   |    0    |    1    |
|----------|----------------------|---------|---------|
|          |    sel_tmp3_fu_321   |    0    |    1    |
|    and   |     tmp10_fu_327     |    0    |    1    |
|          |    sel_tmp6_fu_345   |    0    |    1    |
|----------|----------------------|---------|---------|
|   read   |   tmp_44_read_fu_64  |    0    |    0    |
|          |   tmp_45_read_fu_70  |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |  stg_78_write_fu_76  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_131_cast_fu_169 |    0    |    0    |
|          |  tmp_132_cast_fu_173 |    0    |    0    |
|   zext   |  tmp_136_cast_fu_208 |    0    |    0    |
|          |  tmp_137_cast_fu_211 |    0    |    0    |
|          |   dir_g_cast_fu_275  |    0    |    0    |
|          |     tmp_43_fu_364    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_39_fu_214    |    0    |    0    |
|bitconcatenate|     tmp_40_fu_237    |    0    |    0    |
|          | element_final_fu_357 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   125   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   abs_gx_reg_392   |    8   |
|   abs_gy_reg_401   |    8   |
|  abscond_i_reg_387 |    1   |
|   dir_g_1_reg_463  |    2   |
|element_grad_reg_410|    9   |
|  exitcond4_reg_369 |    1   |
|  exitcond_reg_378  |    1   |
|     i_V_reg_373    |   11   |
|     j_V_reg_382    |   11   |
|  or_cond7_reg_458  |    1   |
|     p_8_reg_94     |   11   |
|     p_s_reg_83     |   11   |
|    rev1_reg_442    |    1   |
|    rev2_reg_468    |    1   |
|  sel_tmp1_reg_473  |    2   |
|  sel_tmp3_reg_478  |    1   |
|    tmp10_reg_483   |    1   |
|    tmp8_reg_432    |    1   |
|   tmp_36_reg_415   |    1   |
|   tmp_38_reg_421   |    1   |
|   tmp_41_reg_447   |    1   |
|    ult1_reg_437    |    1   |
|    ult3_reg_453    |    1   |
|     ult_reg_427    |    1   |
+--------------------+--------+
|        Total       |   88   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   125  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   125  |
+-----------+--------+--------+
