Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -9951  -897263            233     2415        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  11950                     83.682 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          233       -9951    -897263            233        2415          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          233       -9951    -897263            233        2415          0              0

Path 3:
   Slack (not met):                         -9951ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      11725ps (50.6% logic, 49.4% route, logic stage 7)
   - Delay of the launching clock:           1053ps
   = Slack:                                 -9951ps

   Instance/Pin or Net Name                                      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                              
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                           CLOCK-PORT    -                      -     launch     r               0                                                                                                    
   clk                                                           Clock net   192          (fanout=1022)       1053                     -                                                                                                    
   RBB_43/CLK                                                    RBB_6L       43  [TILE 0 0, RBB 16 18]          -     r            1053                                                                                                    
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_43/DQ                                                     RBB_6L       43  [TILE 0 0, RBB 16 18]        800     r            1853     {inst144: $auto$ff.cc:266:slice$1942 (FDE,site=dff)}                                           
   address[2]                                                    Net         134            (fanout=17)       1187                     -                                                                                                    
   RBB_43/A1                                                     RBB_6L       43  [TILE 0 0, RBB 16 18]          -     r            3040                                                                                                    
   RBB_43/A                                                      RBB_6L       43  [TILE 0 0, RBB 16 18]        763     r            3803     {inst43: $abc$200890$lut$aiger200889$321 (LUT,site=alut)}                                      
   $techmap200930$abc$200890$lut$aiger200889$322.A[1]            Net          34             (fanout=2)        518                     -                                                                                                    
   RBB_43/C1                                                     RBB_6L       43  [TILE 0 0, RBB 16 18]          -     r            4321                                                                                                    
   RBB_43/C                                                      RBB_6L       43  [TILE 0 0, RBB 16 18]        711     r            5032     {inst44: $abc$200890$lut$aiger200889$322 (LUT,site=clut)}                                      
   $techmap200931$abc$200890$lut$aiger200889$329.A[4]            Net         283             (fanout=2)        615                     -                                                                                                    
   RBB_43/D4                                                     RBB_6L       43  [TILE 0 0, RBB 16 18]          -     r            5647                                                                                                    
   RBB_43/D                                                      RBB_6L       43  [TILE 0 0, RBB 16 18]        694     r            6341     {inst46: $abc$200890$lut$aiger200889$329 (LUT,site=dlut)}                                      
   $techmap200932$abc$200890$lut$aiger200889$376.A[4]            Net          86             (fanout=1)       1299                     -                                                                                                    
   RBB_42/A4                                                     RBB_6L       42  [TILE 0 0, RBB 25 12]          -     r            7640                                                                                                    
   RBB_42/A                                                      RBB_6L       42  [TILE 0 0, RBB 25 12]        763     r            8403     {inst49: $abc$200890$lut$aiger200889$376 (LUT,site=alut)}                                      
   $techmap200951$abc$200890$lut$aiger200889$442.A[4]            Net          62             (fanout=1)        545                     -                                                                                                    
   RBB_42/C3                                                     RBB_6L       42  [TILE 0 0, RBB 25 12]          -     r            8948                                                                                                    
   RBB_42/C                                                      RBB_6L       42  [TILE 0 0, RBB 25 12]        711     r            9659     {inst60: $abc$200890$lut$aiger200889$442 (LUT,site=clut,cluto)}                                
   $techmap200952$auto$abc9_ops.cc:1550:reintegrate$200900.A[4]  Net          59             (fanout=1)        539                     -                                                                                                    
   RBB_42/D4                                                     RBB_6L       42  [TILE 0 0, RBB 25 12]          -     r           10198                                                                                                    
   RBB_42/D                                                      RBB_6L       42  [TILE 0 0, RBB 25 12]        694     r           10892     {inst114: $auto$abc9_ops.cc:1550:reintegrate$200900 (LUT,site=dlut)}                           
   $abc$200890$procmux$1295_Y                                    Net         301             (fanout=1)       1094                     -                                                                                                    
   RBB_3/O[0]                                                    IOB           3   [TILE 0 0, RBB 31 8]          -     r           11986     {inst176: $auto$ff.cc:266:slice$2612 (FDE)} {(output_port) inst217: g_217_COL_Green_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_3/CLK                                                     IOB           3   [TILE 0 0, RBB 31 8]        792     r           12778                                                                                                    
   clk                                                           Clock net   192          (fanout=1022)       -977                     -                                                                                                    
   clk                                                           CLOCK-PORT    -                      -    capture     r           11801                                                                                                    
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 2:
   Slack (not met):                         -9925ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      11771ps (53.8% logic, 46.2% route, logic stage 7)
   - Delay of the launching clock:            981ps
   = Slack:                                 -9925ps

   Instance/Pin or Net Name                                                         Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                         
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                              CLOCK-PORT    -                      -     launch     r               0                                                                                               
   clk                                                                              Clock net   192          (fanout=1022)        981                     -                                                                                               
   RBB_22/CLK                                                                       RBB_6L       22  [TILE 0 0, RBB 22 14]          -     r             981                                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_22/BQ                                                                        RBB_6L       22  [TILE 0 0, RBB 22 14]        800     r            1781     {inst187: $auto$ff.cc:266:slice$2623 (FD,site=bff)}                                       
   timer_counter[1]                                                                 Net         168             (fanout=2)       1662                     -                                                                                               
   RBB_40/A3                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            3443                                                                                               
   RBB_40/A                                                                         RBB_6L       40  [TILE 0 0, RBB 28 12]        763     r            4206     {inst29: $abc$200890$lut$aiger200889$218 (LUT,site=alut)}                                 
   $techmap200919$abc$200890$lut$aiger200889$222.A[4]                               Net          50             (fanout=2)        646                     -                                                                                               
   RBB_40/B5                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            4852                                                                                               
   RBB_40/B                                                                         RBB_6L       40  [TILE 0 0, RBB 28 12]        731     r            5583     {inst30: $abc$200890$lut$aiger200889$222 (LUT,site=blut)}                                 
   $techmap200920$abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1406.A[2]  Net         321             (fanout=2)        608                     -                                                                                               
   RBB_40/C5                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            6191                                                                                               
   RBB_40/CMUX                                                                      RBB_6L       40  [TILE 0 0, RBB 28 12]        871     r            7062     {inst100: $abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1406 (LUT,site=cluto)}  
   $techmap200921$abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1413.A[1]  Net         287            (fanout=26)        625                     -                                                                                               
   RBB_40/D5                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            7687                                                                                               
   RBB_40/DMUX                                                                      RBB_6L       40  [TILE 0 0, RBB 28 12]        882     r            8569     {inst101: $abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1413 (LUT,site=dluto)}  
   $techmap200922$abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1427.A[1]  Net         302             (fanout=7)        487                     -                                                                                               
   RBB_40/C2                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            9056                                                                                               
   RBB_40/C                                                                         RBB_6L       40  [TILE 0 0, RBB 28 12]        711     r            9767     {inst102: $abc$200890$lut$auto$opt_dff.cc:219:make_patterns_logic$1427 (LUT,site=clut)}   
   $techmap200969$abc$200890$lut$auto$rtlil.cc:2661:AndGate$197432.A[1]             Net         119             (fanout=3)        614                     -                                                                                               
   RBB_40/D2                                                                        RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r           10381                                                                                               
   RBB_40/D                                                                         RBB_6L       40  [TILE 0 0, RBB 28 12]        694     r           11075     {inst103: $abc$200890$lut$auto$rtlil.cc:2661:AndGate$197432 (LUT,site=dlut)}              
   $abc$200890$auto$rtlil.cc:2661:AndGate$197432                                    Net         316             (fanout=1)        800                     -                                                                                               
   RBB_4/SR                                                                         IOB           4   [TILE 0 0, RBB 31 9]          -     r           11875     {inst174: $auto$ff.cc:266:slice$2610 (FDRE)} {(output_port) inst221: g_221_ROW_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                                        IOB           4   [TILE 0 0, RBB 31 9]        877     r           12752                                                                                               
   clk                                                                              Clock net   192          (fanout=1022)       -977                     -                                                                                               
   clk                                                                              CLOCK-PORT    -                      -    capture     r           11775                                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 1:
   Slack (not met):                         -9816ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                      11641ps (44.0% logic, 56.0% route, logic stage 6)
   - Delay of the launching clock:           1010ps
   = Slack:                                 -9816ps

   Instance/Pin or Net Name                                      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                            
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                           CLOCK-PORT    -                      -     launch     r               0                                                                                  
   clk                                                           Clock net   192          (fanout=1022)       1010                     -                                                                                  
   RBB_25/CLK                                                    RBB_6L       25  [TILE 0 0, RBB 16 12]          -     r            1010                                                                                  
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_25/CQ                                                     RBB_6L       25  [TILE 0 0, RBB 16 12]        800     r            1810     {inst145: $auto$ff.cc:266:slice$1943 (FDE,site=cff)}                         
   address[3]                                                    Net         135            (fanout=36)       1424                     -                                                                                  
   RBB_43/A5                                                     RBB_6L       43  [TILE 0 0, RBB 16 18]          -     r            3234                                                                                  
   RBB_43/AMUX                                                   RBB_6L       43  [TILE 0 0, RBB 16 18]        818     r            4052     {inst45: $abc$200890$lut$aiger200889$324 (LUT,site=aluto)}                   
   $techmap200931$abc$200890$lut$aiger200889$329.A[3]            Net         284             (fanout=4)       1194                     -                                                                                  
   RBB_52/A3                                                     RBB_6L       52  [TILE 0 0, RBB 13 20]          -     r            5246                                                                                  
   RBB_52/A                                                      RBB_6L       52  [TILE 0 0, RBB 13 20]        763     r            6009     {inst81: $abc$200890$lut$aiger200889$646 (LUT,site=alut)}                    
   $techmap200936$abc$200890$lut$aiger200889$699.A[4]            Net         217             (fanout=1)        889                     -                                                                                  
   RBB_53/D5                                                     RBB_6L       53  [TILE 0 0, RBB 13 18]          -     r            6898                                                                                  
   RBB_53/D                                                      RBB_6L       53  [TILE 0 0, RBB 13 18]        632     r            7530     {inst84: $abc$200890$lut$aiger200889$699 (LUT,site=dlut)}                    
   $techmap200937$abc$200890$lut$aiger200889$863.A[4]            Net         220             (fanout=1)        613                     -                                                                                  
   RBB_53/C5                                                     RBB_6L       53  [TILE 0 0, RBB 13 18]          -     r            8143                                                                                  
   RBB_53/C                                                      RBB_6L       53  [TILE 0 0, RBB 13 18]        733     r            8876     {inst99: $abc$200890$lut$aiger200889$863 (LUT,site=clut)}                    
   $techmap200938$auto$abc9_ops.cc:1550:reintegrate$200899.A[2]  Net         223             (fanout=1)        616                     -                                                                                  
   RBB_53/B6                                                     RBB_6L       53  [TILE 0 0, RBB 13 18]          -     r            9492                                                                                  
   RBB_53/B                                                      RBB_6L       53  [TILE 0 0, RBB 13 18]        583     r           10075     {inst210: $auto$xilinx_dffopt.cc:341:execute$201031 (LUT,site=blut,bluto)}   
   $auto$xilinx_dffopt.cc:347:execute$201032                     Net          95             (fanout=1)       1784                     -                                                                                  
   RBB_6/O[0]                                                    IOB           6  [TILE 0 0, RBB 31 23]          -     r           11859     {inst233: COL_Red_OUT (FD)} {(output_port) inst219: g_219_COL_Red_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                                                     IOB           6  [TILE 0 0, RBB 31 23]        792     r           12651                                                                                  
   clk                                                           Clock net   192          (fanout=1022)       -985                     -                                                                                  
   clk                                                           CLOCK-PORT    -                      -    capture     r           11666                                                                                  
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (met):                              2415ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            927ps
   + Propagation time:                       2584ps (57.0% logic, 43.0% route, logic stage 1)
   - Delay of the capturing clock:            946ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2415ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                      
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                            
   clk                        Clock net   192          (fanout=1022)        927                     -                                                                                                                            
   RBB_40/CLK                 RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r             927                                                                                                                            
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_40/AQ                  RBB_6L       40  [TILE 0 0, RBB 28 12]        800     r            1727     {inst186: $auto$ff.cc:266:slice$2622 (FD,site=aff)}                                                                    
   timer_counter[0]           Net         169             (fanout=2)       1112                     -                                                                                                                            
   RBB_40/A4                  RBB_6L       40  [TILE 0 0, RBB 28 12]          -     r            2839     {inst24: $abc$200890$lut$0\timer_counter[9:0][0] (LUT,site=aluto)} {inst186: $auto$ff.cc:266:slice$2622 (FD,site=aff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_40/CLK                 RBB_6L       40  [TILE 0 0, RBB 28 12]        672     r            3511                                                                                                                            
   clk                        Clock net   192          (fanout=1022)       -946                     -                                                                                                                            
   clk                        CLOCK-PORT    -                      -    capture     r            2565                                                                                                                            
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (met):                              2532ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            970ps
   + Propagation time:                       2739ps (58.3% logic, 41.7% route, logic stage 1)
   - Delay of the capturing clock:           1027ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2532ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                    
   clk                        Clock net   192          (fanout=1022)        970                     -                                                                                                                                    
   RBB_53/CLK                 RBB_6L       53  [TILE 0 0, RBB 13 18]          -     r             970                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_53/BQ                  RBB_6L       53  [TILE 0 0, RBB 13 18]        800     r            1770     {inst175: $auto$ff.cc:266:slice$2611 (FD,site=bff)}                                                                            
   COL_Red                    Net         190             (fanout=1)       1141                     -                                                                                                                                    
   RBB_53/B1                  RBB_6L       53  [TILE 0 0, RBB 13 18]          -     r            2911     {inst210: $auto$xilinx_dffopt.cc:341:execute$201031 (LUT,site=blut,bluto)} {inst175: $auto$ff.cc:266:slice$2611 (FD,site=bff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_53/CLK                 RBB_6L       53  [TILE 0 0, RBB 13 18]        798     r            3709                                                                                                                                    
   clk                        Clock net   192          (fanout=1022)      -1027                     -                                                                                                                                    
   clk                        CLOCK-PORT    -                      -    capture     r            2682                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2534ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            981ps
   + Propagation time:                       2713ps (58.9% logic, 41.1% route, logic stage 1)
   - Delay of the capturing clock:           1010ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2534ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                    
   clk                        Clock net   192          (fanout=1022)        981                     -                                                                                                                                    
   RBB_47/CLK                 RBB_6L       47  [TILE 0 0, RBB 16 14]          -     r             981                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_47/BQ                  RBB_6L       47  [TILE 0 0, RBB 16 14]        800     r            1781     {inst147: $auto$ff.cc:266:slice$1945 (FD,site=bff)}                                                                            
   address[5]                 Net         137            (fanout=38)       1115                     -                                                                                                                                    
   RBB_47/B1                  RBB_6L       47  [TILE 0 0, RBB 16 14]          -     r            2896     {inst204: $auto$xilinx_dffopt.cc:341:execute$201017 (LUT,site=blut,bluto)} {inst147: $auto$ff.cc:266:slice$1945 (FD,site=bff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_47/CLK                 RBB_6L       47  [TILE 0 0, RBB 16 14]        798     r            3694                                                                                                                                    
   clk                        Clock net   192          (fanout=1022)      -1010                     -                                                                                                                                    
   clk                        CLOCK-PORT    -                      -    capture     r            2684                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













