<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: real edge event tests
should_fail: 1
tags: 6.12
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>
time_elapsed: 0.088s
ram usage: 11816 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html#l-10" target="file-frame">tests/chapter-6/6.12--real_edge.sv:10</a>: Unsupported: Non-single bit wide signal pos/negedge sensitivity: &#39;top.a&#39;
 always @(posedge a)
          ^~~~~~~
%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html#l-9" target="file-frame">tests/chapter-6/6.12--real_edge.sv:9</a>: Unsupported: Clock edge on non-single bit signal: &#39;top.a&#39;
 real a = 0.5;
      ^
%Error: Exiting due to 2 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
scr.sh: 3: scr.sh: ./vbuild/vmain: not found

</pre>
</body>