
TEA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007524  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08007638  08007638  00017638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007958  08007958  000209c0  2**0
                  CONTENTS
  4 .ARM          00000008  08007958  08007958  00017958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007960  08007960  000209c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007960  08007960  00017960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007968  08007968  00017968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c0  20000000  0800796c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200009c0  0800832c  000209c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b70  0800832c  00020b70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa43  00000000  00000000  000209e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002277  00000000  00000000  0003042c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010a0  00000000  00000000  000326a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fa8  00000000  00000000  00033748  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015e18  00000000  00000000  000346f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b71f  00000000  00000000  0004a508  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076987  00000000  00000000  00055c27  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc5ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005864  00000000  00000000  000cc62c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c0 	.word	0x200009c0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800761c 	.word	0x0800761c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009c4 	.word	0x200009c4
 800014c:	0800761c 	.word	0x0800761c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295
 8000f58:	f000 b974 	b.w	8001244 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f806 	bl	8000f74 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__udivmoddi4>:
 8000f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f78:	468c      	mov	ip, r1
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	9e08      	ldr	r6, [sp, #32]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d14b      	bne.n	800101a <__udivmoddi4+0xa6>
 8000f82:	428a      	cmp	r2, r1
 8000f84:	4615      	mov	r5, r2
 8000f86:	d967      	bls.n	8001058 <__udivmoddi4+0xe4>
 8000f88:	fab2 f282 	clz	r2, r2
 8000f8c:	b14a      	cbz	r2, 8000fa2 <__udivmoddi4+0x2e>
 8000f8e:	f1c2 0720 	rsb	r7, r2, #32
 8000f92:	fa01 f302 	lsl.w	r3, r1, r2
 8000f96:	fa20 f707 	lsr.w	r7, r0, r7
 8000f9a:	4095      	lsls	r5, r2
 8000f9c:	ea47 0c03 	orr.w	ip, r7, r3
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fa6:	fbbc f7fe 	udiv	r7, ip, lr
 8000faa:	fa1f f885 	uxth.w	r8, r5
 8000fae:	fb0e c317 	mls	r3, lr, r7, ip
 8000fb2:	fb07 f908 	mul.w	r9, r7, r8
 8000fb6:	0c21      	lsrs	r1, r4, #16
 8000fb8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000fbc:	4599      	cmp	r9, r3
 8000fbe:	d909      	bls.n	8000fd4 <__udivmoddi4+0x60>
 8000fc0:	18eb      	adds	r3, r5, r3
 8000fc2:	f107 31ff 	add.w	r1, r7, #4294967295
 8000fc6:	f080 811c 	bcs.w	8001202 <__udivmoddi4+0x28e>
 8000fca:	4599      	cmp	r9, r3
 8000fcc:	f240 8119 	bls.w	8001202 <__udivmoddi4+0x28e>
 8000fd0:	3f02      	subs	r7, #2
 8000fd2:	442b      	add	r3, r5
 8000fd4:	eba3 0309 	sub.w	r3, r3, r9
 8000fd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fdc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fe0:	fb00 f108 	mul.w	r1, r0, r8
 8000fe4:	b2a4      	uxth	r4, r4
 8000fe6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fea:	42a1      	cmp	r1, r4
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0x8e>
 8000fee:	192c      	adds	r4, r5, r4
 8000ff0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ff4:	f080 8107 	bcs.w	8001206 <__udivmoddi4+0x292>
 8000ff8:	42a1      	cmp	r1, r4
 8000ffa:	f240 8104 	bls.w	8001206 <__udivmoddi4+0x292>
 8000ffe:	3802      	subs	r0, #2
 8001000:	442c      	add	r4, r5
 8001002:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001006:	2700      	movs	r7, #0
 8001008:	1a64      	subs	r4, r4, r1
 800100a:	b11e      	cbz	r6, 8001014 <__udivmoddi4+0xa0>
 800100c:	2300      	movs	r3, #0
 800100e:	40d4      	lsrs	r4, r2
 8001010:	e9c6 4300 	strd	r4, r3, [r6]
 8001014:	4639      	mov	r1, r7
 8001016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101a:	428b      	cmp	r3, r1
 800101c:	d909      	bls.n	8001032 <__udivmoddi4+0xbe>
 800101e:	2e00      	cmp	r6, #0
 8001020:	f000 80ec 	beq.w	80011fc <__udivmoddi4+0x288>
 8001024:	2700      	movs	r7, #0
 8001026:	e9c6 0100 	strd	r0, r1, [r6]
 800102a:	4638      	mov	r0, r7
 800102c:	4639      	mov	r1, r7
 800102e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001032:	fab3 f783 	clz	r7, r3
 8001036:	2f00      	cmp	r7, #0
 8001038:	d148      	bne.n	80010cc <__udivmoddi4+0x158>
 800103a:	428b      	cmp	r3, r1
 800103c:	d302      	bcc.n	8001044 <__udivmoddi4+0xd0>
 800103e:	4282      	cmp	r2, r0
 8001040:	f200 80fb 	bhi.w	800123a <__udivmoddi4+0x2c6>
 8001044:	1a84      	subs	r4, r0, r2
 8001046:	eb61 0303 	sbc.w	r3, r1, r3
 800104a:	2001      	movs	r0, #1
 800104c:	469c      	mov	ip, r3
 800104e:	2e00      	cmp	r6, #0
 8001050:	d0e0      	beq.n	8001014 <__udivmoddi4+0xa0>
 8001052:	e9c6 4c00 	strd	r4, ip, [r6]
 8001056:	e7dd      	b.n	8001014 <__udivmoddi4+0xa0>
 8001058:	b902      	cbnz	r2, 800105c <__udivmoddi4+0xe8>
 800105a:	deff      	udf	#255	; 0xff
 800105c:	fab2 f282 	clz	r2, r2
 8001060:	2a00      	cmp	r2, #0
 8001062:	f040 808f 	bne.w	8001184 <__udivmoddi4+0x210>
 8001066:	2701      	movs	r7, #1
 8001068:	1b49      	subs	r1, r1, r5
 800106a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800106e:	fa1f f985 	uxth.w	r9, r5
 8001072:	fbb1 fef8 	udiv	lr, r1, r8
 8001076:	fb08 111e 	mls	r1, r8, lr, r1
 800107a:	fb09 f00e 	mul.w	r0, r9, lr
 800107e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001082:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8001086:	4298      	cmp	r0, r3
 8001088:	d907      	bls.n	800109a <__udivmoddi4+0x126>
 800108a:	18eb      	adds	r3, r5, r3
 800108c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8001090:	d202      	bcs.n	8001098 <__udivmoddi4+0x124>
 8001092:	4298      	cmp	r0, r3
 8001094:	f200 80cd 	bhi.w	8001232 <__udivmoddi4+0x2be>
 8001098:	468e      	mov	lr, r1
 800109a:	1a1b      	subs	r3, r3, r0
 800109c:	fbb3 f0f8 	udiv	r0, r3, r8
 80010a0:	fb08 3310 	mls	r3, r8, r0, r3
 80010a4:	fb09 f900 	mul.w	r9, r9, r0
 80010a8:	b2a4      	uxth	r4, r4
 80010aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010ae:	45a1      	cmp	r9, r4
 80010b0:	d907      	bls.n	80010c2 <__udivmoddi4+0x14e>
 80010b2:	192c      	adds	r4, r5, r4
 80010b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80010b8:	d202      	bcs.n	80010c0 <__udivmoddi4+0x14c>
 80010ba:	45a1      	cmp	r9, r4
 80010bc:	f200 80b6 	bhi.w	800122c <__udivmoddi4+0x2b8>
 80010c0:	4618      	mov	r0, r3
 80010c2:	eba4 0409 	sub.w	r4, r4, r9
 80010c6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80010ca:	e79e      	b.n	800100a <__udivmoddi4+0x96>
 80010cc:	f1c7 0520 	rsb	r5, r7, #32
 80010d0:	40bb      	lsls	r3, r7
 80010d2:	fa22 fc05 	lsr.w	ip, r2, r5
 80010d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80010da:	fa21 f405 	lsr.w	r4, r1, r5
 80010de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010e2:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e6:	fa1f f88c 	uxth.w	r8, ip
 80010ea:	fb0e 4419 	mls	r4, lr, r9, r4
 80010ee:	fa20 f305 	lsr.w	r3, r0, r5
 80010f2:	40b9      	lsls	r1, r7
 80010f4:	fb09 fa08 	mul.w	sl, r9, r8
 80010f8:	4319      	orrs	r1, r3
 80010fa:	0c0b      	lsrs	r3, r1, #16
 80010fc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001100:	45a2      	cmp	sl, r4
 8001102:	fa02 f207 	lsl.w	r2, r2, r7
 8001106:	fa00 f307 	lsl.w	r3, r0, r7
 800110a:	d90b      	bls.n	8001124 <__udivmoddi4+0x1b0>
 800110c:	eb1c 0404 	adds.w	r4, ip, r4
 8001110:	f109 30ff 	add.w	r0, r9, #4294967295
 8001114:	f080 8088 	bcs.w	8001228 <__udivmoddi4+0x2b4>
 8001118:	45a2      	cmp	sl, r4
 800111a:	f240 8085 	bls.w	8001228 <__udivmoddi4+0x2b4>
 800111e:	f1a9 0902 	sub.w	r9, r9, #2
 8001122:	4464      	add	r4, ip
 8001124:	eba4 040a 	sub.w	r4, r4, sl
 8001128:	fbb4 f0fe 	udiv	r0, r4, lr
 800112c:	fb0e 4410 	mls	r4, lr, r0, r4
 8001130:	fb00 fa08 	mul.w	sl, r0, r8
 8001134:	b289      	uxth	r1, r1
 8001136:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800113a:	45a2      	cmp	sl, r4
 800113c:	d908      	bls.n	8001150 <__udivmoddi4+0x1dc>
 800113e:	eb1c 0404 	adds.w	r4, ip, r4
 8001142:	f100 31ff 	add.w	r1, r0, #4294967295
 8001146:	d26b      	bcs.n	8001220 <__udivmoddi4+0x2ac>
 8001148:	45a2      	cmp	sl, r4
 800114a:	d969      	bls.n	8001220 <__udivmoddi4+0x2ac>
 800114c:	3802      	subs	r0, #2
 800114e:	4464      	add	r4, ip
 8001150:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001154:	fba0 8902 	umull	r8, r9, r0, r2
 8001158:	eba4 040a 	sub.w	r4, r4, sl
 800115c:	454c      	cmp	r4, r9
 800115e:	4641      	mov	r1, r8
 8001160:	46ce      	mov	lr, r9
 8001162:	d354      	bcc.n	800120e <__udivmoddi4+0x29a>
 8001164:	d051      	beq.n	800120a <__udivmoddi4+0x296>
 8001166:	2e00      	cmp	r6, #0
 8001168:	d069      	beq.n	800123e <__udivmoddi4+0x2ca>
 800116a:	1a5a      	subs	r2, r3, r1
 800116c:	eb64 040e 	sbc.w	r4, r4, lr
 8001170:	fa04 f505 	lsl.w	r5, r4, r5
 8001174:	fa22 f307 	lsr.w	r3, r2, r7
 8001178:	40fc      	lsrs	r4, r7
 800117a:	431d      	orrs	r5, r3
 800117c:	e9c6 5400 	strd	r5, r4, [r6]
 8001180:	2700      	movs	r7, #0
 8001182:	e747      	b.n	8001014 <__udivmoddi4+0xa0>
 8001184:	4095      	lsls	r5, r2
 8001186:	f1c2 0320 	rsb	r3, r2, #32
 800118a:	fa21 f003 	lsr.w	r0, r1, r3
 800118e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001192:	fbb0 f7f8 	udiv	r7, r0, r8
 8001196:	fa1f f985 	uxth.w	r9, r5
 800119a:	fb08 0017 	mls	r0, r8, r7, r0
 800119e:	fa24 f303 	lsr.w	r3, r4, r3
 80011a2:	4091      	lsls	r1, r2
 80011a4:	fb07 fc09 	mul.w	ip, r7, r9
 80011a8:	430b      	orrs	r3, r1
 80011aa:	0c19      	lsrs	r1, r3, #16
 80011ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80011b0:	458c      	cmp	ip, r1
 80011b2:	fa04 f402 	lsl.w	r4, r4, r2
 80011b6:	d907      	bls.n	80011c8 <__udivmoddi4+0x254>
 80011b8:	1869      	adds	r1, r5, r1
 80011ba:	f107 30ff 	add.w	r0, r7, #4294967295
 80011be:	d231      	bcs.n	8001224 <__udivmoddi4+0x2b0>
 80011c0:	458c      	cmp	ip, r1
 80011c2:	d92f      	bls.n	8001224 <__udivmoddi4+0x2b0>
 80011c4:	3f02      	subs	r7, #2
 80011c6:	4429      	add	r1, r5
 80011c8:	eba1 010c 	sub.w	r1, r1, ip
 80011cc:	fbb1 f0f8 	udiv	r0, r1, r8
 80011d0:	fb08 1c10 	mls	ip, r8, r0, r1
 80011d4:	fb00 fe09 	mul.w	lr, r0, r9
 80011d8:	b299      	uxth	r1, r3
 80011da:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011de:	458e      	cmp	lr, r1
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x27e>
 80011e2:	1869      	adds	r1, r5, r1
 80011e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80011e8:	d218      	bcs.n	800121c <__udivmoddi4+0x2a8>
 80011ea:	458e      	cmp	lr, r1
 80011ec:	d916      	bls.n	800121c <__udivmoddi4+0x2a8>
 80011ee:	3802      	subs	r0, #2
 80011f0:	4429      	add	r1, r5
 80011f2:	eba1 010e 	sub.w	r1, r1, lr
 80011f6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80011fa:	e73a      	b.n	8001072 <__udivmoddi4+0xfe>
 80011fc:	4637      	mov	r7, r6
 80011fe:	4630      	mov	r0, r6
 8001200:	e708      	b.n	8001014 <__udivmoddi4+0xa0>
 8001202:	460f      	mov	r7, r1
 8001204:	e6e6      	b.n	8000fd4 <__udivmoddi4+0x60>
 8001206:	4618      	mov	r0, r3
 8001208:	e6fb      	b.n	8001002 <__udivmoddi4+0x8e>
 800120a:	4543      	cmp	r3, r8
 800120c:	d2ab      	bcs.n	8001166 <__udivmoddi4+0x1f2>
 800120e:	ebb8 0102 	subs.w	r1, r8, r2
 8001212:	eb69 020c 	sbc.w	r2, r9, ip
 8001216:	3801      	subs	r0, #1
 8001218:	4696      	mov	lr, r2
 800121a:	e7a4      	b.n	8001166 <__udivmoddi4+0x1f2>
 800121c:	4618      	mov	r0, r3
 800121e:	e7e8      	b.n	80011f2 <__udivmoddi4+0x27e>
 8001220:	4608      	mov	r0, r1
 8001222:	e795      	b.n	8001150 <__udivmoddi4+0x1dc>
 8001224:	4607      	mov	r7, r0
 8001226:	e7cf      	b.n	80011c8 <__udivmoddi4+0x254>
 8001228:	4681      	mov	r9, r0
 800122a:	e77b      	b.n	8001124 <__udivmoddi4+0x1b0>
 800122c:	3802      	subs	r0, #2
 800122e:	442c      	add	r4, r5
 8001230:	e747      	b.n	80010c2 <__udivmoddi4+0x14e>
 8001232:	f1ae 0e02 	sub.w	lr, lr, #2
 8001236:	442b      	add	r3, r5
 8001238:	e72f      	b.n	800109a <__udivmoddi4+0x126>
 800123a:	4638      	mov	r0, r7
 800123c:	e707      	b.n	800104e <__udivmoddi4+0xda>
 800123e:	4637      	mov	r7, r6
 8001240:	e6e8      	b.n	8001014 <__udivmoddi4+0xa0>
 8001242:	bf00      	nop

08001244 <__aeabi_idiv0>:
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <DWT_Delay_Init+0x58>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	4a13      	ldr	r2, [pc, #76]	; (80012a0 <DWT_Delay_Init+0x58>)
 8001252:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001256:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001258:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <DWT_Delay_Init+0x58>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	4a10      	ldr	r2, [pc, #64]	; (80012a0 <DWT_Delay_Init+0x58>)
 800125e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001262:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001264:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <DWT_Delay_Init+0x5c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a0e      	ldr	r2, [pc, #56]	; (80012a4 <DWT_Delay_Init+0x5c>)
 800126a:	f023 0301 	bic.w	r3, r3, #1
 800126e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <DWT_Delay_Init+0x5c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <DWT_Delay_Init+0x5c>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800127c:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <DWT_Delay_Init+0x5c>)
 800127e:	2200      	movs	r2, #0
 8001280:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001282:	bf00      	nop
     __ASM volatile ("NOP");
 8001284:	bf00      	nop
  __ASM volatile ("NOP");
 8001286:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <DWT_Delay_Init+0x5c>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001290:	2300      	movs	r3, #0
 8001292:	e000      	b.n	8001296 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001294:	2301      	movs	r3, #1
  }
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000edf0 	.word	0xe000edf0
 80012a4:	e0001000 	.word	0xe0001000

080012a8 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <DWT_Delay_us+0x3c>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80012b6:	f001 fd27 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 80012ba:	4602      	mov	r2, r0
 80012bc:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <DWT_Delay_us+0x40>)
 80012be:	fba3 2302 	umull	r2, r3, r3, r2
 80012c2:	0c9b      	lsrs	r3, r3, #18
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80012cc:	bf00      	nop
 80012ce:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <DWT_Delay_us+0x3c>)
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	1ad2      	subs	r2, r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d3f8      	bcc.n	80012ce <DWT_Delay_us+0x26>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	e0001000 	.word	0xe0001000
 80012e8:	431bde83 	.word	0x431bde83

080012ec <gpio_set_input>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
GPIO_InitTypeDef GPIO_InitStruct;

void gpio_set_input (void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <gpio_set_input+0x24>)
 80012f2:	2202      	movs	r2, #2
 80012f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <gpio_set_input+0x24>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fc:	4b04      	ldr	r3, [pc, #16]	; (8001310 <gpio_set_input+0x24>)
 80012fe:	2201      	movs	r2, #1
 8001300:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001302:	4903      	ldr	r1, [pc, #12]	; (8001310 <gpio_set_input+0x24>)
 8001304:	4803      	ldr	r0, [pc, #12]	; (8001314 <gpio_set_input+0x28>)
 8001306:	f000 fe69 	bl	8001fdc <HAL_GPIO_Init>
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000ab4 	.word	0x20000ab4
 8001314:	40010800 	.word	0x40010800

08001318 <gpio_set_output>:


void gpio_set_output (void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <gpio_set_output+0x28>)
 800131e:	2202      	movs	r2, #2
 8001320:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <gpio_set_output+0x28>)
 8001324:	2201      	movs	r2, #1
 8001326:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <gpio_set_output+0x28>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	4b04      	ldr	r3, [pc, #16]	; (8001340 <gpio_set_output+0x28>)
 8001330:	2202      	movs	r2, #2
 8001332:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	4902      	ldr	r1, [pc, #8]	; (8001340 <gpio_set_output+0x28>)
 8001336:	4803      	ldr	r0, [pc, #12]	; (8001344 <gpio_set_output+0x2c>)
 8001338:	f000 fe50 	bl	8001fdc <HAL_GPIO_Init>
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20000ab4 	.word	0x20000ab4
 8001344:	40010800 	.word	0x40010800

08001348 <ds18b20_init>:
uint16_t temp;
float temperature;


uint8_t ds18b20_init (void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	gpio_set_output ();   // set the pin as output
 800134c:	f7ff ffe4 	bl	8001318 <gpio_set_output>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin low
 8001350:	2200      	movs	r2, #0
 8001352:	2102      	movs	r1, #2
 8001354:	480f      	ldr	r0, [pc, #60]	; (8001394 <ds18b20_init+0x4c>)
 8001356:	f000 ffb2 	bl	80022be <HAL_GPIO_WritePin>
	DWT_Delay_us (480);   // delay according to datasheet
 800135a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800135e:	f7ff ffa3 	bl	80012a8 <DWT_Delay_us>

	gpio_set_input ();    // set the pin as input
 8001362:	f7ff ffc3 	bl	80012ec <gpio_set_input>
	DWT_Delay_us (80);    // delay according to datasheet
 8001366:	2050      	movs	r0, #80	; 0x50
 8001368:	f7ff ff9e 	bl	80012a8 <DWT_Delay_us>

	if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1)))    // if the pin is low i.e the presence pulse is there
 800136c:	2102      	movs	r1, #2
 800136e:	4809      	ldr	r0, [pc, #36]	; (8001394 <ds18b20_init+0x4c>)
 8001370:	f000 ff8e 	bl	8002290 <HAL_GPIO_ReadPin>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d105      	bne.n	8001386 <ds18b20_init+0x3e>
	{
		DWT_Delay_us (400);  // wait for 400 us
 800137a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800137e:	f7ff ff93 	bl	80012a8 <DWT_Delay_us>
		return 0;
 8001382:	2300      	movs	r3, #0
 8001384:	e004      	b.n	8001390 <ds18b20_init+0x48>
	}

	else
	{
		DWT_Delay_us (400);
 8001386:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800138a:	f7ff ff8d 	bl	80012a8 <DWT_Delay_us>
		return 1;
 800138e:	2301      	movs	r3, #1
	}
}
 8001390:	4618      	mov	r0, r3
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40010800 	.word	0x40010800

08001398 <write>:

void write (uint8_t data)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
	gpio_set_output ();   // set as output
 80013a2:	f7ff ffb9 	bl	8001318 <gpio_set_output>

	for (int i=0; i<8; i++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e026      	b.n	80013fa <write+0x62>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 80013ac:	79fa      	ldrb	r2, [r7, #7]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	fa42 f303 	asr.w	r3, r2, r3
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00f      	beq.n	80013dc <write+0x44>
		{
			// write 1

			gpio_set_output ();  // set as output
 80013bc:	f7ff ffac 	bl	8001318 <gpio_set_output>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin LOW
 80013c0:	2200      	movs	r2, #0
 80013c2:	2102      	movs	r1, #2
 80013c4:	4810      	ldr	r0, [pc, #64]	; (8001408 <write+0x70>)
 80013c6:	f000 ff7a 	bl	80022be <HAL_GPIO_WritePin>
			DWT_Delay_us (1);  // wait for  us
 80013ca:	2001      	movs	r0, #1
 80013cc:	f7ff ff6c 	bl	80012a8 <DWT_Delay_us>

			gpio_set_input ();  // set as input
 80013d0:	f7ff ff8c 	bl	80012ec <gpio_set_input>
			DWT_Delay_us (60);  // wait for 60 us
 80013d4:	203c      	movs	r0, #60	; 0x3c
 80013d6:	f7ff ff67 	bl	80012a8 <DWT_Delay_us>
 80013da:	e00b      	b.n	80013f4 <write+0x5c>

		else  // if the bit is low
		{
			// write 0

			gpio_set_output ();
 80013dc:	f7ff ff9c 	bl	8001318 <gpio_set_output>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin LOW
 80013e0:	2200      	movs	r2, #0
 80013e2:	2102      	movs	r1, #2
 80013e4:	4808      	ldr	r0, [pc, #32]	; (8001408 <write+0x70>)
 80013e6:	f000 ff6a 	bl	80022be <HAL_GPIO_WritePin>
			DWT_Delay_us (60);  // wait for 60 us
 80013ea:	203c      	movs	r0, #60	; 0x3c
 80013ec:	f7ff ff5c 	bl	80012a8 <DWT_Delay_us>

			gpio_set_input ();
 80013f0:	f7ff ff7c 	bl	80012ec <gpio_set_input>
	for (int i=0; i<8; i++)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3301      	adds	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2b07      	cmp	r3, #7
 80013fe:	ddd5      	ble.n	80013ac <write+0x14>
		}
	}
}
 8001400:	bf00      	nop
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40010800 	.word	0x40010800

0800140c <read>:


uint8_t read (void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001412:	2300      	movs	r3, #0
 8001414:	71fb      	strb	r3, [r7, #7]
	gpio_set_input ();
 8001416:	f7ff ff69 	bl	80012ec <gpio_set_input>

	for (int i=0;i<8;i++)
 800141a:	2300      	movs	r3, #0
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	e022      	b.n	8001466 <read+0x5a>
	{
		gpio_set_output ();   // set as output
 8001420:	f7ff ff7a 	bl	8001318 <gpio_set_output>

		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the data pin LOW
 8001424:	2200      	movs	r2, #0
 8001426:	2102      	movs	r1, #2
 8001428:	4813      	ldr	r0, [pc, #76]	; (8001478 <read+0x6c>)
 800142a:	f000 ff48 	bl	80022be <HAL_GPIO_WritePin>
		DWT_Delay_us (2);  // wait for 2 us
 800142e:	2002      	movs	r0, #2
 8001430:	f7ff ff3a 	bl	80012a8 <DWT_Delay_us>

		gpio_set_input ();  // set as input
 8001434:	f7ff ff5a 	bl	80012ec <gpio_set_input>
		if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1))  // if the pin is HIGH
 8001438:	2102      	movs	r1, #2
 800143a:	480f      	ldr	r0, [pc, #60]	; (8001478 <read+0x6c>)
 800143c:	f000 ff28 	bl	8002290 <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <read+0x4e>
		{
			value |= 1<<i;  // read = 1
 8001446:	2201      	movs	r2, #1
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	b25a      	sxtb	r2, r3
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	4313      	orrs	r3, r2
 8001456:	b25b      	sxtb	r3, r3
 8001458:	71fb      	strb	r3, [r7, #7]
		}
		DWT_Delay_us (60);  // wait for 60 us
 800145a:	203c      	movs	r0, #60	; 0x3c
 800145c:	f7ff ff24 	bl	80012a8 <DWT_Delay_us>
	for (int i=0;i<8;i++)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	3301      	adds	r3, #1
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	2b07      	cmp	r3, #7
 800146a:	ddd9      	ble.n	8001420 <read+0x14>
	}
	return value;
 800146c:	79fb      	ldrb	r3, [r7, #7]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40010800 	.word	0x40010800

0800147c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800147c:	b598      	push	{r3, r4, r7, lr}
 800147e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001480:	f000 fc78 	bl	8001d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001484:	f000 f874 	bl	8001570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001488:	f000 f946 	bl	8001718 <MX_GPIO_Init>
  MX_I2C1_Init();
 800148c:	f000 f8b6 	bl	80015fc <MX_I2C1_Init>
  MX_SPI1_Init();
 8001490:	f000 f8e2 	bl	8001658 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001494:	f000 f916 	bl	80016c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 8001498:	482c      	ldr	r0, [pc, #176]	; (800154c <main+0xd0>)
 800149a:	f002 f949 	bl	8003730 <printf>
  printf("** Test finished successfully. ** \n\r");
 800149e:	482c      	ldr	r0, [pc, #176]	; (8001550 <main+0xd4>)
 80014a0:	f002 f946 	bl	8003730 <printf>
  DWT_Delay_Init();
 80014a4:	f7ff fed0 	bl	8001248 <DWT_Delay_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	check = ds18b20_init ();
 80014a8:	f7ff ff4e 	bl	8001348 <ds18b20_init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b28      	ldr	r3, [pc, #160]	; (8001554 <main+0xd8>)
 80014b2:	701a      	strb	r2, [r3, #0]
	write (0xCC);  // skip ROM
 80014b4:	20cc      	movs	r0, #204	; 0xcc
 80014b6:	f7ff ff6f 	bl	8001398 <write>
	write (0x44);  // convert t
 80014ba:	2044      	movs	r0, #68	; 0x44
 80014bc:	f7ff ff6c 	bl	8001398 <write>

	HAL_Delay (800);
 80014c0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80014c4:	f000 fc88 	bl	8001dd8 <HAL_Delay>

	ds18b20_init ();
 80014c8:	f7ff ff3e 	bl	8001348 <ds18b20_init>
	write (0xCC);  // skip ROM
 80014cc:	20cc      	movs	r0, #204	; 0xcc
 80014ce:	f7ff ff63 	bl	8001398 <write>
	write (0xBE);  // Read Scratchpad
 80014d2:	20be      	movs	r0, #190	; 0xbe
 80014d4:	f7ff ff60 	bl	8001398 <write>

	temp_l = read();
 80014d8:	f7ff ff98 	bl	800140c <read>
 80014dc:	4603      	mov	r3, r0
 80014de:	461a      	mov	r2, r3
 80014e0:	4b1d      	ldr	r3, [pc, #116]	; (8001558 <main+0xdc>)
 80014e2:	701a      	strb	r2, [r3, #0]
	temp_h = read();
 80014e4:	f7ff ff92 	bl	800140c <read>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b1b      	ldr	r3, [pc, #108]	; (800155c <main+0xe0>)
 80014ee:	701a      	strb	r2, [r3, #0]
	temp = (temp_h<<8)|temp_l;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <main+0xe0>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	b21a      	sxth	r2, r3
 80014f8:	4b17      	ldr	r3, [pc, #92]	; (8001558 <main+0xdc>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b21b      	sxth	r3, r3
 80014fe:	4313      	orrs	r3, r2
 8001500:	b21b      	sxth	r3, r3
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b16      	ldr	r3, [pc, #88]	; (8001560 <main+0xe4>)
 8001506:	801a      	strh	r2, [r3, #0]
	temperature = (float)temp/16;
 8001508:	4b15      	ldr	r3, [pc, #84]	; (8001560 <main+0xe4>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fb71 	bl	8000bf4 <__aeabi_ui2f>
 8001512:	4603      	mov	r3, r0
 8001514:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fc77 	bl	8000e0c <__aeabi_fdiv>
 800151e:	4603      	mov	r3, r0
 8001520:	461a      	mov	r2, r3
 8001522:	4b10      	ldr	r3, [pc, #64]	; (8001564 <main+0xe8>)
 8001524:	601a      	str	r2, [r3, #0]

	printf("%f \n\r", temperature);
 8001526:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <main+0xe8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ff7c 	bl	8000428 <__aeabi_f2d>
 8001530:	4603      	mov	r3, r0
 8001532:	460c      	mov	r4, r1
 8001534:	461a      	mov	r2, r3
 8001536:	4623      	mov	r3, r4
 8001538:	480b      	ldr	r0, [pc, #44]	; (8001568 <main+0xec>)
 800153a:	f002 f8f9 	bl	8003730 <printf>
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 800153e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001542:	480a      	ldr	r0, [pc, #40]	; (800156c <main+0xf0>)
 8001544:	f000 fed3 	bl	80022ee <HAL_GPIO_TogglePin>
	check = ds18b20_init ();
 8001548:	e7ae      	b.n	80014a8 <main+0x2c>
 800154a:	bf00      	nop
 800154c:	08007638 	.word	0x08007638
 8001550:	08007688 	.word	0x08007688
 8001554:	20000000 	.word	0x20000000
 8001558:	20000a68 	.word	0x20000a68
 800155c:	20000a70 	.word	0x20000a70
 8001560:	20000a6a 	.word	0x20000a6a
 8001564:	20000a6c 	.word	0x20000a6c
 8001568:	080076b0 	.word	0x080076b0
 800156c:	40011000 	.word	0x40011000

08001570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b090      	sub	sp, #64	; 0x40
 8001574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001576:	f107 0318 	add.w	r3, r7, #24
 800157a:	2228      	movs	r2, #40	; 0x28
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f002 f8ce 	bl	8003720 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001592:	2301      	movs	r3, #1
 8001594:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001596:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a0:	2301      	movs	r3, #1
 80015a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a4:	2302      	movs	r3, #2
 80015a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015ae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b4:	f107 0318 	add.w	r3, r7, #24
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 ffd9 	bl	8002570 <HAL_RCC_OscConfig>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015c4:	f000 f94e 	bl	8001864 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c8:	230f      	movs	r3, #15
 80015ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015cc:	2302      	movs	r3, #2
 80015ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	2102      	movs	r1, #2
 80015e4:	4618      	mov	r0, r3
 80015e6:	f001 fa43 	bl	8002a70 <HAL_RCC_ClockConfig>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015f0:	f000 f938 	bl	8001864 <Error_Handler>
  }
}
 80015f4:	bf00      	nop
 80015f6:	3740      	adds	r7, #64	; 0x40
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <MX_I2C1_Init+0x50>)
 8001602:	4a13      	ldr	r2, [pc, #76]	; (8001650 <MX_I2C1_Init+0x54>)
 8001604:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <MX_I2C1_Init+0x50>)
 8001608:	4a12      	ldr	r2, [pc, #72]	; (8001654 <MX_I2C1_Init+0x58>)
 800160a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800160c:	4b0f      	ldr	r3, [pc, #60]	; (800164c <MX_I2C1_Init+0x50>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <MX_I2C1_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <MX_I2C1_Init+0x50>)
 800161a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800161e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <MX_I2C1_Init+0x50>)
 8001622:	2200      	movs	r2, #0
 8001624:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <MX_I2C1_Init+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <MX_I2C1_Init+0x50>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <MX_I2C1_Init+0x50>)
 8001634:	2200      	movs	r2, #0
 8001636:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <MX_I2C1_Init+0x50>)
 800163a:	f000 fe71 	bl	8002320 <HAL_I2C_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001644:	f000 f90e 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000a14 	.word	0x20000a14
 8001650:	40005400 	.word	0x40005400
 8001654:	000186a0 	.word	0x000186a0

08001658 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800165c:	4b17      	ldr	r3, [pc, #92]	; (80016bc <MX_SPI1_Init+0x64>)
 800165e:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <MX_SPI1_Init+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <MX_SPI1_Init+0x64>)
 8001664:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001668:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800166a:	4b14      	ldr	r3, [pc, #80]	; (80016bc <MX_SPI1_Init+0x64>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <MX_SPI1_Init+0x64>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <MX_SPI1_Init+0x64>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <MX_SPI1_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_SPI1_Init+0x64>)
 8001684:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001688:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_SPI1_Init+0x64>)
 800168c:	2200      	movs	r2, #0
 800168e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <MX_SPI1_Init+0x64>)
 8001692:	2200      	movs	r2, #0
 8001694:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_SPI1_Init+0x64>)
 8001698:	2200      	movs	r2, #0
 800169a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <MX_SPI1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <MX_SPI1_Init+0x64>)
 80016a4:	220a      	movs	r2, #10
 80016a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016a8:	4804      	ldr	r0, [pc, #16]	; (80016bc <MX_SPI1_Init+0x64>)
 80016aa:	f001 fbad 	bl	8002e08 <HAL_SPI_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016b4:	f000 f8d6 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000ac4 	.word	0x20000ac4
 80016c0:	40013000 	.word	0x40013000

080016c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	; (8001714 <MX_USART1_UART_Init+0x50>)
 80016cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016ea:	220c      	movs	r2, #12
 80016ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ee:	4b08      	ldr	r3, [pc, #32]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016fa:	4805      	ldr	r0, [pc, #20]	; (8001710 <MX_USART1_UART_Init+0x4c>)
 80016fc:	f001 fddc 	bl	80032b8 <HAL_UART_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001706:	f000 f8ad 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000a74 	.word	0x20000a74
 8001714:	40013800 	.word	0x40013800

08001718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171e:	f107 0310 	add.w	r3, r7, #16
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172c:	4b37      	ldr	r3, [pc, #220]	; (800180c <MX_GPIO_Init+0xf4>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	4a36      	ldr	r2, [pc, #216]	; (800180c <MX_GPIO_Init+0xf4>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6193      	str	r3, [r2, #24]
 8001738:	4b34      	ldr	r3, [pc, #208]	; (800180c <MX_GPIO_Init+0xf4>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f003 0310 	and.w	r3, r3, #16
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001744:	4b31      	ldr	r3, [pc, #196]	; (800180c <MX_GPIO_Init+0xf4>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a30      	ldr	r2, [pc, #192]	; (800180c <MX_GPIO_Init+0xf4>)
 800174a:	f043 0320 	orr.w	r3, r3, #32
 800174e:	6193      	str	r3, [r2, #24]
 8001750:	4b2e      	ldr	r3, [pc, #184]	; (800180c <MX_GPIO_Init+0xf4>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0320 	and.w	r3, r3, #32
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175c:	4b2b      	ldr	r3, [pc, #172]	; (800180c <MX_GPIO_Init+0xf4>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a2a      	ldr	r2, [pc, #168]	; (800180c <MX_GPIO_Init+0xf4>)
 8001762:	f043 0304 	orr.w	r3, r3, #4
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b28      	ldr	r3, [pc, #160]	; (800180c <MX_GPIO_Init+0xf4>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	4b25      	ldr	r3, [pc, #148]	; (800180c <MX_GPIO_Init+0xf4>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a24      	ldr	r2, [pc, #144]	; (800180c <MX_GPIO_Init+0xf4>)
 800177a:	f043 0308 	orr.w	r3, r3, #8
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b22      	ldr	r3, [pc, #136]	; (800180c <MX_GPIO_Init+0xf4>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800178c:	2200      	movs	r2, #0
 800178e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001792:	481f      	ldr	r0, [pc, #124]	; (8001810 <MX_GPIO_Init+0xf8>)
 8001794:	f000 fd93 	bl	80022be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2102      	movs	r1, #2
 800179c:	481d      	ldr	r0, [pc, #116]	; (8001814 <MX_GPIO_Init+0xfc>)
 800179e:	f000 fd8e 	bl	80022be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	210b      	movs	r1, #11
 80017a6:	481c      	ldr	r0, [pc, #112]	; (8001818 <MX_GPIO_Init+0x100>)
 80017a8:	f000 fd89 	bl	80022be <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	4619      	mov	r1, r3
 80017c4:	4812      	ldr	r0, [pc, #72]	; (8001810 <MX_GPIO_Init+0xf8>)
 80017c6:	f000 fc09 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ca:	2302      	movs	r3, #2
 80017cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2302      	movs	r3, #2
 80017d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4619      	mov	r1, r3
 80017e0:	480c      	ldr	r0, [pc, #48]	; (8001814 <MX_GPIO_Init+0xfc>)
 80017e2:	f000 fbfb 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 80017e6:	230b      	movs	r3, #11
 80017e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	4619      	mov	r1, r3
 80017fc:	4806      	ldr	r0, [pc, #24]	; (8001818 <MX_GPIO_Init+0x100>)
 80017fe:	f000 fbed 	bl	8001fdc <HAL_GPIO_Init>

}
 8001802:	bf00      	nop
 8001804:	3720      	adds	r7, #32
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40021000 	.word	0x40021000
 8001810:	40011000 	.word	0x40011000
 8001814:	40010800 	.word	0x40010800
 8001818:	40010c00 	.word	0x40010c00

0800181c <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001824:	1d39      	adds	r1, r7, #4
 8001826:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800182a:	2201      	movs	r2, #1
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <__io_putchar+0x20>)
 800182e:	f001 fd90 	bl	8003352 <HAL_UART_Transmit>
  return ch;
 8001832:	687b      	ldr	r3, [r7, #4]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000a74 	.word	0x20000a74

08001840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001852:	f000 faa5 	bl	8001da0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40012c00 	.word	0x40012c00

08001864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <HAL_MspInit+0x5c>)
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	4a14      	ldr	r2, [pc, #80]	; (80018cc <HAL_MspInit+0x5c>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6193      	str	r3, [r2, #24]
 8001882:	4b12      	ldr	r3, [pc, #72]	; (80018cc <HAL_MspInit+0x5c>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <HAL_MspInit+0x5c>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	4a0e      	ldr	r2, [pc, #56]	; (80018cc <HAL_MspInit+0x5c>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001898:	61d3      	str	r3, [r2, #28]
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <HAL_MspInit+0x5c>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018a6:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <HAL_MspInit+0x60>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	4a04      	ldr	r2, [pc, #16]	; (80018d0 <HAL_MspInit+0x60>)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40010000 	.word	0x40010000

080018d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b088      	sub	sp, #32
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a15      	ldr	r2, [pc, #84]	; (8001944 <HAL_I2C_MspInit+0x70>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d123      	bne.n	800193c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f4:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_I2C_MspInit+0x74>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a13      	ldr	r2, [pc, #76]	; (8001948 <HAL_I2C_MspInit+0x74>)
 80018fa:	f043 0308 	orr.w	r3, r3, #8
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_I2C_MspInit+0x74>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800190c:	23c0      	movs	r3, #192	; 0xc0
 800190e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001910:	2312      	movs	r3, #18
 8001912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001914:	2303      	movs	r3, #3
 8001916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	4619      	mov	r1, r3
 800191e:	480b      	ldr	r0, [pc, #44]	; (800194c <HAL_I2C_MspInit+0x78>)
 8001920:	f000 fb5c 	bl	8001fdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001924:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_I2C_MspInit+0x74>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_I2C_MspInit+0x74>)
 800192a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800192e:	61d3      	str	r3, [r2, #28]
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <HAL_I2C_MspInit+0x74>)
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800193c:	bf00      	nop
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40005400 	.word	0x40005400
 8001948:	40021000 	.word	0x40021000
 800194c:	40010c00 	.word	0x40010c00

08001950 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a1b      	ldr	r2, [pc, #108]	; (80019d8 <HAL_SPI_MspInit+0x88>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d12f      	bne.n	80019d0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001970:	4b1a      	ldr	r3, [pc, #104]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a19      	ldr	r2, [pc, #100]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 8001976:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	4b14      	ldr	r3, [pc, #80]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	4a13      	ldr	r2, [pc, #76]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6193      	str	r3, [r2, #24]
 8001994:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_SPI_MspInit+0x8c>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80019a0:	23b0      	movs	r3, #176	; 0xb0
 80019a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a8:	2303      	movs	r3, #3
 80019aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	4619      	mov	r1, r3
 80019b2:	480b      	ldr	r0, [pc, #44]	; (80019e0 <HAL_SPI_MspInit+0x90>)
 80019b4:	f000 fb12 	bl	8001fdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019b8:	2340      	movs	r3, #64	; 0x40
 80019ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4619      	mov	r1, r3
 80019ca:	4805      	ldr	r0, [pc, #20]	; (80019e0 <HAL_SPI_MspInit+0x90>)
 80019cc:	f000 fb06 	bl	8001fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019d0:	bf00      	nop
 80019d2:	3720      	adds	r7, #32
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40013000 	.word	0x40013000
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40010800 	.word	0x40010800

080019e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b088      	sub	sp, #32
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0310 	add.w	r3, r7, #16
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1c      	ldr	r2, [pc, #112]	; (8001a70 <HAL_UART_MspInit+0x8c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d131      	bne.n	8001a68 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a04:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a1a      	ldr	r2, [pc, #104]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a14      	ldr	r2, [pc, #80]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_UART_MspInit+0x90>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	4619      	mov	r1, r3
 8001a48:	480b      	ldr	r0, [pc, #44]	; (8001a78 <HAL_UART_MspInit+0x94>)
 8001a4a:	f000 fac7 	bl	8001fdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5c:	f107 0310 	add.w	r3, r7, #16
 8001a60:	4619      	mov	r1, r3
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <HAL_UART_MspInit+0x94>)
 8001a64:	f000 faba 	bl	8001fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a68:	bf00      	nop
 8001a6a:	3720      	adds	r7, #32
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40013800 	.word	0x40013800
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010800 	.word	0x40010800

08001a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	; 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	2019      	movs	r0, #25
 8001a92:	f000 fa78 	bl	8001f86 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8001a96:	2019      	movs	r0, #25
 8001a98:	f000 fa91 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <HAL_InitTick+0xa0>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a1e      	ldr	r2, [pc, #120]	; (8001b1c <HAL_InitTick+0xa0>)
 8001aa2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_InitTick+0xa0>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ab4:	f107 0210 	add.w	r2, r7, #16
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4611      	mov	r1, r2
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f001 f954 	bl	8002d6c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001ac4:	f001 f93e 	bl	8002d44 <HAL_RCC_GetPCLK2Freq>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad0:	4a13      	ldr	r2, [pc, #76]	; (8001b20 <HAL_InitTick+0xa4>)
 8001ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad6:	0c9b      	lsrs	r3, r3, #18
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001adc:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <HAL_InitTick+0xa8>)
 8001ade:	4a12      	ldr	r2, [pc, #72]	; (8001b28 <HAL_InitTick+0xac>)
 8001ae0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001ae2:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <HAL_InitTick+0xa8>)
 8001ae4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ae8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001aea:	4a0e      	ldr	r2, [pc, #56]	; (8001b24 <HAL_InitTick+0xa8>)
 8001aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001af0:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <HAL_InitTick+0xa8>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af6:	4b0b      	ldr	r3, [pc, #44]	; (8001b24 <HAL_InitTick+0xa8>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001afc:	4809      	ldr	r0, [pc, #36]	; (8001b24 <HAL_InitTick+0xa8>)
 8001afe:	f001 f9e4 	bl	8002eca <HAL_TIM_Base_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d104      	bne.n	8001b12 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001b08:	4806      	ldr	r0, [pc, #24]	; (8001b24 <HAL_InitTick+0xa8>)
 8001b0a:	f001 fa12 	bl	8002f32 <HAL_TIM_Base_Start_IT>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	e000      	b.n	8001b14 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3730      	adds	r7, #48	; 0x30
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	431bde83 	.word	0x431bde83
 8001b24:	20000b1c 	.word	0x20000b1c
 8001b28:	40012c00 	.word	0x40012c00

08001b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <HardFault_Handler+0x4>

08001b3e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b42:	e7fe      	b.n	8001b42 <MemManage_Handler+0x4>

08001b44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <BusFault_Handler+0x4>

08001b4a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <UsageFault_Handler+0x4>

08001b50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <TIM1_UP_IRQHandler+0x10>)
 8001b86:	f001 f9f7 	bl	8002f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000b1c 	.word	0x20000b1c

08001b94 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	e00a      	b.n	8001bbc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ba6:	f3af 8000 	nop.w
 8001baa:	4601      	mov	r1, r0
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	1c5a      	adds	r2, r3, #1
 8001bb0:	60ba      	str	r2, [r7, #8]
 8001bb2:	b2ca      	uxtb	r2, r1
 8001bb4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	dbf0      	blt.n	8001ba6 <_read+0x12>
	}

return len;
 8001bc4:	687b      	ldr	r3, [r7, #4]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	60f8      	str	r0, [r7, #12]
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e009      	b.n	8001bf4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	1c5a      	adds	r2, r3, #1
 8001be4:	60ba      	str	r2, [r7, #8]
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fe17 	bl	800181c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	dbf1      	blt.n	8001be0 <_write+0x12>
	}
	return len;
 8001bfc:	687b      	ldr	r3, [r7, #4]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <_close>:

int _close(int file)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
	return -1;
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr

08001c1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c2c:	605a      	str	r2, [r3, #4]
	return 0;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <_isatty>:

int _isatty(int file)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
	return 1;
 8001c42:	2301      	movs	r3, #1
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b085      	sub	sp, #20
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	60f8      	str	r0, [r7, #12]
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	607a      	str	r2, [r7, #4]
	return 0;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
	...

08001c68 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <_sbrk+0x50>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <_sbrk+0x16>
		heap_end = &end;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <_sbrk+0x50>)
 8001c7a:	4a10      	ldr	r2, [pc, #64]	; (8001cbc <_sbrk+0x54>)
 8001c7c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <_sbrk+0x50>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <_sbrk+0x50>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	466a      	mov	r2, sp
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d907      	bls.n	8001ca2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c92:	f001 fd1b 	bl	80036cc <__errno>
 8001c96:	4602      	mov	r2, r0
 8001c98:	230c      	movs	r3, #12
 8001c9a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	e006      	b.n	8001cb0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <_sbrk+0x50>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <_sbrk+0x50>)
 8001cac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001cae:	68fb      	ldr	r3, [r7, #12]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	200009dc 	.word	0x200009dc
 8001cbc:	20000b70 	.word	0x20000b70

08001cc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001cc4:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <SystemInit+0x5c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a14      	ldr	r2, [pc, #80]	; (8001d1c <SystemInit+0x5c>)
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001cd0:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <SystemInit+0x5c>)
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4911      	ldr	r1, [pc, #68]	; (8001d1c <SystemInit+0x5c>)
 8001cd6:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <SystemInit+0x60>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <SystemInit+0x5c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a0e      	ldr	r2, [pc, #56]	; (8001d1c <SystemInit+0x5c>)
 8001ce2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cec:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <SystemInit+0x5c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <SystemInit+0x5c>)
 8001cf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cf6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <SystemInit+0x5c>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <SystemInit+0x5c>)
 8001cfe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001d02:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <SystemInit+0x5c>)
 8001d06:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001d0a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <SystemInit+0x64>)
 8001d0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d12:	609a      	str	r2, [r3, #8]
#endif 
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	f8ff0000 	.word	0xf8ff0000
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d28:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d2a:	e003      	b.n	8001d34 <LoopCopyDataInit>

08001d2c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d2e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d30:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d32:	3104      	adds	r1, #4

08001d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d34:	480a      	ldr	r0, [pc, #40]	; (8001d60 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d38:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d3a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d3c:	d3f6      	bcc.n	8001d2c <CopyDataInit>
  ldr r2, =_sbss
 8001d3e:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d40:	e002      	b.n	8001d48 <LoopFillZerobss>

08001d42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d44:	f842 3b04 	str.w	r3, [r2], #4

08001d48 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d4a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d4c:	d3f9      	bcc.n	8001d42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d4e:	f7ff ffb7 	bl	8001cc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d52:	f001 fcc1 	bl	80036d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d56:	f7ff fb91 	bl	800147c <main>
  bx lr
 8001d5a:	4770      	bx	lr
  ldr r3, =_sidata
 8001d5c:	0800796c 	.word	0x0800796c
  ldr r0, =_sdata
 8001d60:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d64:	200009c0 	.word	0x200009c0
  ldr r2, =_sbss
 8001d68:	200009c0 	.word	0x200009c0
  ldr r3, = _ebss
 8001d6c:	20000b70 	.word	0x20000b70

08001d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d70:	e7fe      	b.n	8001d70 <ADC1_2_IRQHandler>
	...

08001d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d78:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <HAL_Init+0x28>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a07      	ldr	r2, [pc, #28]	; (8001d9c <HAL_Init+0x28>)
 8001d7e:	f043 0310 	orr.w	r3, r3, #16
 8001d82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d84:	2003      	movs	r0, #3
 8001d86:	f000 f8f3 	bl	8001f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff fe76 	bl	8001a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d90:	f7ff fd6e 	bl	8001870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40022000 	.word	0x40022000

08001da0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da4:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_IncTick+0x1c>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_IncTick+0x20>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	4a03      	ldr	r2, [pc, #12]	; (8001dc0 <HAL_IncTick+0x20>)
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr
 8001dbc:	2000000c 	.word	0x2000000c
 8001dc0:	20000b5c 	.word	0x20000b5c

08001dc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <HAL_GetTick+0x10>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	20000b5c 	.word	0x20000b5c

08001dd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de0:	f7ff fff0 	bl	8001dc4 <HAL_GetTick>
 8001de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df0:	d005      	beq.n	8001dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_Delay+0x40>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dfe:	bf00      	nop
 8001e00:	f7ff ffe0 	bl	8001dc4 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d8f7      	bhi.n	8001e00 <HAL_Delay+0x28>
  {
  }
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	2000000c 	.word	0x2000000c

08001e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4e:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	60d3      	str	r3, [r2, #12]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <__NVIC_GetPriorityGrouping+0x18>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	0a1b      	lsrs	r3, r3, #8
 8001e6e:	f003 0307 	and.w	r3, r3, #7
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	db0b      	blt.n	8001eaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 021f 	and.w	r2, r3, #31
 8001e98:	4906      	ldr	r1, [pc, #24]	; (8001eb4 <__NVIC_EnableIRQ+0x34>)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	095b      	lsrs	r3, r3, #5
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	; (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	; (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	; 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	; 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ff4f 	bl	8001e1c <__NVIC_SetPriorityGrouping>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff64 	bl	8001e64 <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ffb2 	bl	8001f0c <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff81 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff57 	bl	8001e80 <__NVIC_EnableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b08b      	sub	sp, #44	; 0x2c
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fee:	e127      	b.n	8002240 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	429a      	cmp	r2, r3
 800200a:	f040 8116 	bne.w	800223a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b12      	cmp	r3, #18
 8002014:	d034      	beq.n	8002080 <HAL_GPIO_Init+0xa4>
 8002016:	2b12      	cmp	r3, #18
 8002018:	d80d      	bhi.n	8002036 <HAL_GPIO_Init+0x5a>
 800201a:	2b02      	cmp	r3, #2
 800201c:	d02b      	beq.n	8002076 <HAL_GPIO_Init+0x9a>
 800201e:	2b02      	cmp	r3, #2
 8002020:	d804      	bhi.n	800202c <HAL_GPIO_Init+0x50>
 8002022:	2b00      	cmp	r3, #0
 8002024:	d031      	beq.n	800208a <HAL_GPIO_Init+0xae>
 8002026:	2b01      	cmp	r3, #1
 8002028:	d01c      	beq.n	8002064 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800202a:	e048      	b.n	80020be <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800202c:	2b03      	cmp	r3, #3
 800202e:	d043      	beq.n	80020b8 <HAL_GPIO_Init+0xdc>
 8002030:	2b11      	cmp	r3, #17
 8002032:	d01b      	beq.n	800206c <HAL_GPIO_Init+0x90>
          break;
 8002034:	e043      	b.n	80020be <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002036:	4a89      	ldr	r2, [pc, #548]	; (800225c <HAL_GPIO_Init+0x280>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d026      	beq.n	800208a <HAL_GPIO_Init+0xae>
 800203c:	4a87      	ldr	r2, [pc, #540]	; (800225c <HAL_GPIO_Init+0x280>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d806      	bhi.n	8002050 <HAL_GPIO_Init+0x74>
 8002042:	4a87      	ldr	r2, [pc, #540]	; (8002260 <HAL_GPIO_Init+0x284>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d020      	beq.n	800208a <HAL_GPIO_Init+0xae>
 8002048:	4a86      	ldr	r2, [pc, #536]	; (8002264 <HAL_GPIO_Init+0x288>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d01d      	beq.n	800208a <HAL_GPIO_Init+0xae>
          break;
 800204e:	e036      	b.n	80020be <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002050:	4a85      	ldr	r2, [pc, #532]	; (8002268 <HAL_GPIO_Init+0x28c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d019      	beq.n	800208a <HAL_GPIO_Init+0xae>
 8002056:	4a85      	ldr	r2, [pc, #532]	; (800226c <HAL_GPIO_Init+0x290>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d016      	beq.n	800208a <HAL_GPIO_Init+0xae>
 800205c:	4a84      	ldr	r2, [pc, #528]	; (8002270 <HAL_GPIO_Init+0x294>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d013      	beq.n	800208a <HAL_GPIO_Init+0xae>
          break;
 8002062:	e02c      	b.n	80020be <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	623b      	str	r3, [r7, #32]
          break;
 800206a:	e028      	b.n	80020be <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	3304      	adds	r3, #4
 8002072:	623b      	str	r3, [r7, #32]
          break;
 8002074:	e023      	b.n	80020be <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	3308      	adds	r3, #8
 800207c:	623b      	str	r3, [r7, #32]
          break;
 800207e:	e01e      	b.n	80020be <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	330c      	adds	r3, #12
 8002086:	623b      	str	r3, [r7, #32]
          break;
 8002088:	e019      	b.n	80020be <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d102      	bne.n	8002098 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002092:	2304      	movs	r3, #4
 8002094:	623b      	str	r3, [r7, #32]
          break;
 8002096:	e012      	b.n	80020be <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d105      	bne.n	80020ac <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a0:	2308      	movs	r3, #8
 80020a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69fa      	ldr	r2, [r7, #28]
 80020a8:	611a      	str	r2, [r3, #16]
          break;
 80020aa:	e008      	b.n	80020be <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020ac:	2308      	movs	r3, #8
 80020ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	615a      	str	r2, [r3, #20]
          break;
 80020b6:	e002      	b.n	80020be <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020b8:	2300      	movs	r3, #0
 80020ba:	623b      	str	r3, [r7, #32]
          break;
 80020bc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	2bff      	cmp	r3, #255	; 0xff
 80020c2:	d801      	bhi.n	80020c8 <HAL_GPIO_Init+0xec>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	e001      	b.n	80020cc <HAL_GPIO_Init+0xf0>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3304      	adds	r3, #4
 80020cc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	2bff      	cmp	r3, #255	; 0xff
 80020d2:	d802      	bhi.n	80020da <HAL_GPIO_Init+0xfe>
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	e002      	b.n	80020e0 <HAL_GPIO_Init+0x104>
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	3b08      	subs	r3, #8
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	210f      	movs	r1, #15
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	fa01 f303 	lsl.w	r3, r1, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	401a      	ands	r2, r3
 80020f2:	6a39      	ldr	r1, [r7, #32]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	fa01 f303 	lsl.w	r3, r1, r3
 80020fa:	431a      	orrs	r2, r3
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	2b00      	cmp	r3, #0
 800210a:	f000 8096 	beq.w	800223a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800210e:	4b59      	ldr	r3, [pc, #356]	; (8002274 <HAL_GPIO_Init+0x298>)
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	4a58      	ldr	r2, [pc, #352]	; (8002274 <HAL_GPIO_Init+0x298>)
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	6193      	str	r3, [r2, #24]
 800211a:	4b56      	ldr	r3, [pc, #344]	; (8002274 <HAL_GPIO_Init+0x298>)
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002126:	4a54      	ldr	r2, [pc, #336]	; (8002278 <HAL_GPIO_Init+0x29c>)
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	220f      	movs	r2, #15
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	4013      	ands	r3, r2
 8002148:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4b      	ldr	r2, [pc, #300]	; (800227c <HAL_GPIO_Init+0x2a0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d013      	beq.n	800217a <HAL_GPIO_Init+0x19e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4a      	ldr	r2, [pc, #296]	; (8002280 <HAL_GPIO_Init+0x2a4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00d      	beq.n	8002176 <HAL_GPIO_Init+0x19a>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a49      	ldr	r2, [pc, #292]	; (8002284 <HAL_GPIO_Init+0x2a8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d007      	beq.n	8002172 <HAL_GPIO_Init+0x196>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a48      	ldr	r2, [pc, #288]	; (8002288 <HAL_GPIO_Init+0x2ac>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d101      	bne.n	800216e <HAL_GPIO_Init+0x192>
 800216a:	2303      	movs	r3, #3
 800216c:	e006      	b.n	800217c <HAL_GPIO_Init+0x1a0>
 800216e:	2304      	movs	r3, #4
 8002170:	e004      	b.n	800217c <HAL_GPIO_Init+0x1a0>
 8002172:	2302      	movs	r3, #2
 8002174:	e002      	b.n	800217c <HAL_GPIO_Init+0x1a0>
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <HAL_GPIO_Init+0x1a0>
 800217a:	2300      	movs	r3, #0
 800217c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800217e:	f002 0203 	and.w	r2, r2, #3
 8002182:	0092      	lsls	r2, r2, #2
 8002184:	4093      	lsls	r3, r2
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	4313      	orrs	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800218c:	493a      	ldr	r1, [pc, #232]	; (8002278 <HAL_GPIO_Init+0x29c>)
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	089b      	lsrs	r3, r3, #2
 8002192:	3302      	adds	r3, #2
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d006      	beq.n	80021b4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021a6:	4b39      	ldr	r3, [pc, #228]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4938      	ldr	r1, [pc, #224]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	600b      	str	r3, [r1, #0]
 80021b2:	e006      	b.n	80021c2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021b4:	4b35      	ldr	r3, [pc, #212]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4933      	ldr	r1, [pc, #204]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021be:	4013      	ands	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d006      	beq.n	80021dc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021ce:	4b2f      	ldr	r3, [pc, #188]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	492e      	ldr	r1, [pc, #184]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
 80021da:	e006      	b.n	80021ea <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021dc:	4b2b      	ldr	r3, [pc, #172]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	4929      	ldr	r1, [pc, #164]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021e6:	4013      	ands	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d006      	beq.n	8002204 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021f6:	4b25      	ldr	r3, [pc, #148]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021f8:	689a      	ldr	r2, [r3, #8]
 80021fa:	4924      	ldr	r1, [pc, #144]	; (800228c <HAL_GPIO_Init+0x2b0>)
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	608b      	str	r3, [r1, #8]
 8002202:	e006      	b.n	8002212 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002204:	4b21      	ldr	r3, [pc, #132]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	43db      	mvns	r3, r3
 800220c:	491f      	ldr	r1, [pc, #124]	; (800228c <HAL_GPIO_Init+0x2b0>)
 800220e:	4013      	ands	r3, r2
 8002210:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d006      	beq.n	800222c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	491a      	ldr	r1, [pc, #104]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	4313      	orrs	r3, r2
 8002228:	60cb      	str	r3, [r1, #12]
 800222a:	e006      	b.n	800223a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800222c:	4b17      	ldr	r3, [pc, #92]	; (800228c <HAL_GPIO_Init+0x2b0>)
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	43db      	mvns	r3, r3
 8002234:	4915      	ldr	r1, [pc, #84]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002236:	4013      	ands	r3, r2
 8002238:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	3301      	adds	r3, #1
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	fa22 f303 	lsr.w	r3, r2, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	f47f aed0 	bne.w	8001ff0 <HAL_GPIO_Init+0x14>
  }
}
 8002250:	bf00      	nop
 8002252:	372c      	adds	r7, #44	; 0x2c
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	10210000 	.word	0x10210000
 8002260:	10110000 	.word	0x10110000
 8002264:	10120000 	.word	0x10120000
 8002268:	10310000 	.word	0x10310000
 800226c:	10320000 	.word	0x10320000
 8002270:	10220000 	.word	0x10220000
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000
 800227c:	40010800 	.word	0x40010800
 8002280:	40010c00 	.word	0x40010c00
 8002284:	40011000 	.word	0x40011000
 8002288:	40011400 	.word	0x40011400
 800228c:	40010400 	.word	0x40010400

08002290 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	887b      	ldrh	r3, [r7, #2]
 80022a2:	4013      	ands	r3, r2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022a8:	2301      	movs	r3, #1
 80022aa:	73fb      	strb	r3, [r7, #15]
 80022ac:	e001      	b.n	80022b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022ae:	2300      	movs	r3, #0
 80022b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr

080022be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
 80022c6:	460b      	mov	r3, r1
 80022c8:	807b      	strh	r3, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ce:	787b      	ldrb	r3, [r7, #1]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022d4:	887a      	ldrh	r2, [r7, #2]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022da:	e003      	b.n	80022e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022dc:	887b      	ldrh	r3, [r7, #2]
 80022de:	041a      	lsls	r2, r3, #16
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	611a      	str	r2, [r3, #16]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr

080022ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	460b      	mov	r3, r1
 80022f8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	887b      	ldrh	r3, [r7, #2]
 8002300:	4013      	ands	r3, r2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002306:	887a      	ldrh	r2, [r7, #2]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800230c:	e002      	b.n	8002314 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800230e:	887a      	ldrh	r2, [r7, #2]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	611a      	str	r2, [r3, #16]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
	...

08002320 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e10f      	b.n	8002552 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d106      	bne.n	800234c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff fac4 	bl	80018d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2224      	movs	r2, #36	; 0x24
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0201 	bic.w	r2, r2, #1
 8002362:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002364:	f000 fcda 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8002368:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	4a7b      	ldr	r2, [pc, #492]	; (800255c <HAL_I2C_Init+0x23c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d807      	bhi.n	8002384 <HAL_I2C_Init+0x64>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4a7a      	ldr	r2, [pc, #488]	; (8002560 <HAL_I2C_Init+0x240>)
 8002378:	4293      	cmp	r3, r2
 800237a:	bf94      	ite	ls
 800237c:	2301      	movls	r3, #1
 800237e:	2300      	movhi	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	e006      	b.n	8002392 <HAL_I2C_Init+0x72>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4a77      	ldr	r2, [pc, #476]	; (8002564 <HAL_I2C_Init+0x244>)
 8002388:	4293      	cmp	r3, r2
 800238a:	bf94      	ite	ls
 800238c:	2301      	movls	r3, #1
 800238e:	2300      	movhi	r3, #0
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e0db      	b.n	8002552 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4a72      	ldr	r2, [pc, #456]	; (8002568 <HAL_I2C_Init+0x248>)
 800239e:	fba2 2303 	umull	r2, r3, r2, r3
 80023a2:	0c9b      	lsrs	r3, r3, #18
 80023a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	4a64      	ldr	r2, [pc, #400]	; (800255c <HAL_I2C_Init+0x23c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d802      	bhi.n	80023d4 <HAL_I2C_Init+0xb4>
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	3301      	adds	r3, #1
 80023d2:	e009      	b.n	80023e8 <HAL_I2C_Init+0xc8>
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023da:	fb02 f303 	mul.w	r3, r2, r3
 80023de:	4a63      	ldr	r2, [pc, #396]	; (800256c <HAL_I2C_Init+0x24c>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	099b      	lsrs	r3, r3, #6
 80023e6:	3301      	adds	r3, #1
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	430b      	orrs	r3, r1
 80023ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4956      	ldr	r1, [pc, #344]	; (800255c <HAL_I2C_Init+0x23c>)
 8002404:	428b      	cmp	r3, r1
 8002406:	d80d      	bhi.n	8002424 <HAL_I2C_Init+0x104>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1e59      	subs	r1, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	fbb1 f3f3 	udiv	r3, r1, r3
 8002416:	3301      	adds	r3, #1
 8002418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241c:	2b04      	cmp	r3, #4
 800241e:	bf38      	it	cc
 8002420:	2304      	movcc	r3, #4
 8002422:	e04f      	b.n	80024c4 <HAL_I2C_Init+0x1a4>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d111      	bne.n	8002450 <HAL_I2C_Init+0x130>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1e58      	subs	r0, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6859      	ldr	r1, [r3, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	440b      	add	r3, r1
 800243a:	fbb0 f3f3 	udiv	r3, r0, r3
 800243e:	3301      	adds	r3, #1
 8002440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf0c      	ite	eq
 8002448:	2301      	moveq	r3, #1
 800244a:	2300      	movne	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	e012      	b.n	8002476 <HAL_I2C_Init+0x156>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1e58      	subs	r0, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	0099      	lsls	r1, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	fbb0 f3f3 	udiv	r3, r0, r3
 8002466:	3301      	adds	r3, #1
 8002468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800246c:	2b00      	cmp	r3, #0
 800246e:	bf0c      	ite	eq
 8002470:	2301      	moveq	r3, #1
 8002472:	2300      	movne	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_I2C_Init+0x15e>
 800247a:	2301      	movs	r3, #1
 800247c:	e022      	b.n	80024c4 <HAL_I2C_Init+0x1a4>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10e      	bne.n	80024a4 <HAL_I2C_Init+0x184>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	1e58      	subs	r0, r3, #1
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	460b      	mov	r3, r1
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	440b      	add	r3, r1
 8002494:	fbb0 f3f3 	udiv	r3, r0, r3
 8002498:	3301      	adds	r3, #1
 800249a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800249e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a2:	e00f      	b.n	80024c4 <HAL_I2C_Init+0x1a4>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	1e58      	subs	r0, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6859      	ldr	r1, [r3, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	0099      	lsls	r1, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ba:	3301      	adds	r3, #1
 80024bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	6809      	ldr	r1, [r1, #0]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69da      	ldr	r2, [r3, #28]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	430a      	orrs	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6911      	ldr	r1, [r2, #16]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	68d2      	ldr	r2, [r2, #12]
 80024fe:	4311      	orrs	r1, r2
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	6812      	ldr	r2, [r2, #0]
 8002504:	430b      	orrs	r3, r1
 8002506:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	431a      	orrs	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	000186a0 	.word	0x000186a0
 8002560:	001e847f 	.word	0x001e847f
 8002564:	003d08ff 	.word	0x003d08ff
 8002568:	431bde83 	.word	0x431bde83
 800256c:	10624dd3 	.word	0x10624dd3

08002570 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e26c      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 8087 	beq.w	800269e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002590:	4b92      	ldr	r3, [pc, #584]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f003 030c 	and.w	r3, r3, #12
 8002598:	2b04      	cmp	r3, #4
 800259a:	d00c      	beq.n	80025b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800259c:	4b8f      	ldr	r3, [pc, #572]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 030c 	and.w	r3, r3, #12
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d112      	bne.n	80025ce <HAL_RCC_OscConfig+0x5e>
 80025a8:	4b8c      	ldr	r3, [pc, #560]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b4:	d10b      	bne.n	80025ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b6:	4b89      	ldr	r3, [pc, #548]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d06c      	beq.n	800269c <HAL_RCC_OscConfig+0x12c>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d168      	bne.n	800269c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e246      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d6:	d106      	bne.n	80025e6 <HAL_RCC_OscConfig+0x76>
 80025d8:	4b80      	ldr	r3, [pc, #512]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a7f      	ldr	r2, [pc, #508]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e2:	6013      	str	r3, [r2, #0]
 80025e4:	e02e      	b.n	8002644 <HAL_RCC_OscConfig+0xd4>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10c      	bne.n	8002608 <HAL_RCC_OscConfig+0x98>
 80025ee:	4b7b      	ldr	r3, [pc, #492]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a7a      	ldr	r2, [pc, #488]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	4b78      	ldr	r3, [pc, #480]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a77      	ldr	r2, [pc, #476]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002600:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e01d      	b.n	8002644 <HAL_RCC_OscConfig+0xd4>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0xbc>
 8002612:	4b72      	ldr	r3, [pc, #456]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a71      	ldr	r2, [pc, #452]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	4b6f      	ldr	r3, [pc, #444]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a6e      	ldr	r2, [pc, #440]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	e00b      	b.n	8002644 <HAL_RCC_OscConfig+0xd4>
 800262c:	4b6b      	ldr	r3, [pc, #428]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a6a      	ldr	r2, [pc, #424]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b68      	ldr	r3, [pc, #416]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a67      	ldr	r2, [pc, #412]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 800263e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002642:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d013      	beq.n	8002674 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264c:	f7ff fbba 	bl	8001dc4 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002654:	f7ff fbb6 	bl	8001dc4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	; 0x64
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e1fa      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002666:	4b5d      	ldr	r3, [pc, #372]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0xe4>
 8002672:	e014      	b.n	800269e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002674:	f7ff fba6 	bl	8001dc4 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800267c:	f7ff fba2 	bl	8001dc4 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b64      	cmp	r3, #100	; 0x64
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e1e6      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268e:	4b53      	ldr	r3, [pc, #332]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1f0      	bne.n	800267c <HAL_RCC_OscConfig+0x10c>
 800269a:	e000      	b.n	800269e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800269c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d063      	beq.n	8002772 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026aa:	4b4c      	ldr	r3, [pc, #304]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f003 030c 	and.w	r3, r3, #12
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026b6:	4b49      	ldr	r3, [pc, #292]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f003 030c 	and.w	r3, r3, #12
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d11c      	bne.n	80026fc <HAL_RCC_OscConfig+0x18c>
 80026c2:	4b46      	ldr	r3, [pc, #280]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d116      	bne.n	80026fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ce:	4b43      	ldr	r3, [pc, #268]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <HAL_RCC_OscConfig+0x176>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d001      	beq.n	80026e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e1ba      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e6:	4b3d      	ldr	r3, [pc, #244]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4939      	ldr	r1, [pc, #228]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fa:	e03a      	b.n	8002772 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d020      	beq.n	8002746 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002704:	4b36      	ldr	r3, [pc, #216]	; (80027e0 <HAL_RCC_OscConfig+0x270>)
 8002706:	2201      	movs	r2, #1
 8002708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7ff fb5b 	bl	8001dc4 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002712:	f7ff fb57 	bl	8001dc4 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e19b      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002724:	4b2d      	ldr	r3, [pc, #180]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f0      	beq.n	8002712 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002730:	4b2a      	ldr	r3, [pc, #168]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	4927      	ldr	r1, [pc, #156]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002740:	4313      	orrs	r3, r2
 8002742:	600b      	str	r3, [r1, #0]
 8002744:	e015      	b.n	8002772 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <HAL_RCC_OscConfig+0x270>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274c:	f7ff fb3a 	bl	8001dc4 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002754:	f7ff fb36 	bl	8001dc4 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e17a      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f0      	bne.n	8002754 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d03a      	beq.n	80027f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d019      	beq.n	80027ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002786:	4b17      	ldr	r3, [pc, #92]	; (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002788:	2201      	movs	r2, #1
 800278a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278c:	f7ff fb1a 	bl	8001dc4 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002794:	f7ff fb16 	bl	8001dc4 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e15a      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a6:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <HAL_RCC_OscConfig+0x26c>)
 80027a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027b2:	2001      	movs	r0, #1
 80027b4:	f000 fb0a 	bl	8002dcc <RCC_Delay>
 80027b8:	e01c      	b.n	80027f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027ba:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <HAL_RCC_OscConfig+0x274>)
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c0:	f7ff fb00 	bl	8001dc4 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027c6:	e00f      	b.n	80027e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c8:	f7ff fafc 	bl	8001dc4 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d908      	bls.n	80027e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e140      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	42420000 	.word	0x42420000
 80027e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e8:	4b9e      	ldr	r3, [pc, #632]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1e9      	bne.n	80027c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 80a6 	beq.w	800294e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002802:	2300      	movs	r3, #0
 8002804:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002806:	4b97      	ldr	r3, [pc, #604]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10d      	bne.n	800282e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	4b94      	ldr	r3, [pc, #592]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	4a93      	ldr	r2, [pc, #588]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800281c:	61d3      	str	r3, [r2, #28]
 800281e:	4b91      	ldr	r3, [pc, #580]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800282a:	2301      	movs	r3, #1
 800282c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282e:	4b8e      	ldr	r3, [pc, #568]	; (8002a68 <HAL_RCC_OscConfig+0x4f8>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d118      	bne.n	800286c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800283a:	4b8b      	ldr	r3, [pc, #556]	; (8002a68 <HAL_RCC_OscConfig+0x4f8>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a8a      	ldr	r2, [pc, #552]	; (8002a68 <HAL_RCC_OscConfig+0x4f8>)
 8002840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002846:	f7ff fabd 	bl	8001dc4 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284e:	f7ff fab9 	bl	8001dc4 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b64      	cmp	r3, #100	; 0x64
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0fd      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002860:	4b81      	ldr	r3, [pc, #516]	; (8002a68 <HAL_RCC_OscConfig+0x4f8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f0      	beq.n	800284e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d106      	bne.n	8002882 <HAL_RCC_OscConfig+0x312>
 8002874:	4b7b      	ldr	r3, [pc, #492]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	4a7a      	ldr	r2, [pc, #488]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 800287a:	f043 0301 	orr.w	r3, r3, #1
 800287e:	6213      	str	r3, [r2, #32]
 8002880:	e02d      	b.n	80028de <HAL_RCC_OscConfig+0x36e>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x334>
 800288a:	4b76      	ldr	r3, [pc, #472]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	4a75      	ldr	r2, [pc, #468]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	6213      	str	r3, [r2, #32]
 8002896:	4b73      	ldr	r3, [pc, #460]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	4a72      	ldr	r2, [pc, #456]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	f023 0304 	bic.w	r3, r3, #4
 80028a0:	6213      	str	r3, [r2, #32]
 80028a2:	e01c      	b.n	80028de <HAL_RCC_OscConfig+0x36e>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	2b05      	cmp	r3, #5
 80028aa:	d10c      	bne.n	80028c6 <HAL_RCC_OscConfig+0x356>
 80028ac:	4b6d      	ldr	r3, [pc, #436]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	4a6c      	ldr	r2, [pc, #432]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028b2:	f043 0304 	orr.w	r3, r3, #4
 80028b6:	6213      	str	r3, [r2, #32]
 80028b8:	4b6a      	ldr	r3, [pc, #424]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4a69      	ldr	r2, [pc, #420]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	6213      	str	r3, [r2, #32]
 80028c4:	e00b      	b.n	80028de <HAL_RCC_OscConfig+0x36e>
 80028c6:	4b67      	ldr	r3, [pc, #412]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	4a66      	ldr	r2, [pc, #408]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	6213      	str	r3, [r2, #32]
 80028d2:	4b64      	ldr	r3, [pc, #400]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	4a63      	ldr	r2, [pc, #396]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	f023 0304 	bic.w	r3, r3, #4
 80028dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d015      	beq.n	8002912 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e6:	f7ff fa6d 	bl	8001dc4 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ec:	e00a      	b.n	8002904 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ee:	f7ff fa69 	bl	8001dc4 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e0ab      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002904:	4b57      	ldr	r3, [pc, #348]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0ee      	beq.n	80028ee <HAL_RCC_OscConfig+0x37e>
 8002910:	e014      	b.n	800293c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002912:	f7ff fa57 	bl	8001dc4 <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002918:	e00a      	b.n	8002930 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800291a:	f7ff fa53 	bl	8001dc4 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	f241 3288 	movw	r2, #5000	; 0x1388
 8002928:	4293      	cmp	r3, r2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e095      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002930:	4b4c      	ldr	r3, [pc, #304]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1ee      	bne.n	800291a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800293c:	7dfb      	ldrb	r3, [r7, #23]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d105      	bne.n	800294e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002942:	4b48      	ldr	r3, [pc, #288]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	4a47      	ldr	r2, [pc, #284]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002948:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800294c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 8081 	beq.w	8002a5a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002958:	4b42      	ldr	r3, [pc, #264]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 030c 	and.w	r3, r3, #12
 8002960:	2b08      	cmp	r3, #8
 8002962:	d061      	beq.n	8002a28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	2b02      	cmp	r3, #2
 800296a:	d146      	bne.n	80029fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296c:	4b3f      	ldr	r3, [pc, #252]	; (8002a6c <HAL_RCC_OscConfig+0x4fc>)
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002972:	f7ff fa27 	bl	8001dc4 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297a:	f7ff fa23 	bl	8001dc4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e067      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800298c:	4b35      	ldr	r3, [pc, #212]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f0      	bne.n	800297a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a0:	d108      	bne.n	80029b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029a2:	4b30      	ldr	r3, [pc, #192]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	492d      	ldr	r1, [pc, #180]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b4:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a19      	ldr	r1, [r3, #32]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c4:	430b      	orrs	r3, r1
 80029c6:	4927      	ldr	r1, [pc, #156]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029cc:	4b27      	ldr	r3, [pc, #156]	; (8002a6c <HAL_RCC_OscConfig+0x4fc>)
 80029ce:	2201      	movs	r2, #1
 80029d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d2:	f7ff f9f7 	bl	8001dc4 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029da:	f7ff f9f3 	bl	8001dc4 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e037      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029ec:	4b1d      	ldr	r3, [pc, #116]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0f0      	beq.n	80029da <HAL_RCC_OscConfig+0x46a>
 80029f8:	e02f      	b.n	8002a5a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fa:	4b1c      	ldr	r3, [pc, #112]	; (8002a6c <HAL_RCC_OscConfig+0x4fc>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a00:	f7ff f9e0 	bl	8001dc4 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a08:	f7ff f9dc 	bl	8001dc4 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e020      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a1a:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f0      	bne.n	8002a08 <HAL_RCC_OscConfig+0x498>
 8002a26:	e018      	b.n	8002a5a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e013      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a34:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <HAL_RCC_OscConfig+0x4f4>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d106      	bne.n	8002a56 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d001      	beq.n	8002a5a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e000      	b.n	8002a5c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40007000 	.word	0x40007000
 8002a6c:	42420060 	.word	0x42420060

08002a70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0d0      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a84:	4b6a      	ldr	r3, [pc, #424]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0307 	and.w	r3, r3, #7
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d910      	bls.n	8002ab4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a92:	4b67      	ldr	r3, [pc, #412]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 0207 	bic.w	r2, r3, #7
 8002a9a:	4965      	ldr	r1, [pc, #404]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa2:	4b63      	ldr	r3, [pc, #396]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d001      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0b8      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d020      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002acc:	4b59      	ldr	r3, [pc, #356]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	4a58      	ldr	r2, [pc, #352]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ad6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d005      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ae4:	4b53      	ldr	r3, [pc, #332]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4a52      	ldr	r2, [pc, #328]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002aee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002af0:	4b50      	ldr	r3, [pc, #320]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	494d      	ldr	r1, [pc, #308]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d040      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d107      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b16:	4b47      	ldr	r3, [pc, #284]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d115      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e07f      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d107      	bne.n	8002b3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b2e:	4b41      	ldr	r3, [pc, #260]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d109      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e073      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3e:	4b3d      	ldr	r3, [pc, #244]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e06b      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b4e:	4b39      	ldr	r3, [pc, #228]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f023 0203 	bic.w	r2, r3, #3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4936      	ldr	r1, [pc, #216]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b60:	f7ff f930 	bl	8001dc4 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b68:	f7ff f92c 	bl	8001dc4 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e053      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7e:	4b2d      	ldr	r3, [pc, #180]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f003 020c 	and.w	r2, r3, #12
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d1eb      	bne.n	8002b68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b90:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d210      	bcs.n	8002bc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9e:	4b24      	ldr	r3, [pc, #144]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 0207 	bic.w	r2, r3, #7
 8002ba6:	4922      	ldr	r1, [pc, #136]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bae:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d001      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e032      	b.n	8002c26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d008      	beq.n	8002bde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bcc:	4b19      	ldr	r3, [pc, #100]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	4916      	ldr	r1, [pc, #88]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d009      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bea:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	490e      	ldr	r1, [pc, #56]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bfe:	f000 f821 	bl	8002c44 <HAL_RCC_GetSysClockFreq>
 8002c02:	4601      	mov	r1, r0
 8002c04:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <HAL_RCC_ClockConfig+0x1c8>)
 8002c10:	5cd3      	ldrb	r3, [r2, r3]
 8002c12:	fa21 f303 	lsr.w	r3, r1, r3
 8002c16:	4a09      	ldr	r2, [pc, #36]	; (8002c3c <HAL_RCC_ClockConfig+0x1cc>)
 8002c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c1a:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <HAL_RCC_ClockConfig+0x1d0>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe ff2c 	bl	8001a7c <HAL_InitTick>

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40022000 	.word	0x40022000
 8002c34:	40021000 	.word	0x40021000
 8002c38:	080076cc 	.word	0x080076cc
 8002c3c:	20000004 	.word	0x20000004
 8002c40:	20000008 	.word	0x20000008

08002c44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c44:	b490      	push	{r4, r7}
 8002c46:	b08a      	sub	sp, #40	; 0x28
 8002c48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002c4c:	1d3c      	adds	r4, r7, #4
 8002c4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002c54:	4b28      	ldr	r3, [pc, #160]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61fb      	str	r3, [r7, #28]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61bb      	str	r3, [r7, #24]
 8002c62:	2300      	movs	r3, #0
 8002c64:	627b      	str	r3, [r7, #36]	; 0x24
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c6e:	4b23      	ldr	r3, [pc, #140]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d002      	beq.n	8002c84 <HAL_RCC_GetSysClockFreq+0x40>
 8002c7e:	2b08      	cmp	r3, #8
 8002c80:	d003      	beq.n	8002c8a <HAL_RCC_GetSysClockFreq+0x46>
 8002c82:	e02d      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c84:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c86:	623b      	str	r3, [r7, #32]
      break;
 8002c88:	e02d      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	0c9b      	lsrs	r3, r3, #18
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002c96:	4413      	add	r3, r2
 8002c98:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002c9c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d013      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ca8:	4b14      	ldr	r3, [pc, #80]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	0c5b      	lsrs	r3, r3, #17
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002cbc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cc2:	fb02 f203 	mul.w	r2, r2, r3
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8002cce:	e004      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	4a0c      	ldr	r2, [pc, #48]	; (8002d04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cd4:	fb02 f303 	mul.w	r3, r2, r3
 8002cd8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	623b      	str	r3, [r7, #32]
      break;
 8002cde:	e002      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ce0:	4b07      	ldr	r3, [pc, #28]	; (8002d00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ce2:	623b      	str	r3, [r7, #32]
      break;
 8002ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3728      	adds	r7, #40	; 0x28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc90      	pop	{r4, r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	080076b8 	.word	0x080076b8
 8002cf8:	080076c8 	.word	0x080076c8
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	007a1200 	.word	0x007a1200
 8002d04:	003d0900 	.word	0x003d0900

08002d08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d0c:	4b02      	ldr	r3, [pc, #8]	; (8002d18 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	20000004 	.word	0x20000004

08002d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d20:	f7ff fff2 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002d24:	4601      	mov	r1, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	0a1b      	lsrs	r3, r3, #8
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4a03      	ldr	r2, [pc, #12]	; (8002d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d32:	5cd3      	ldrb	r3, [r2, r3]
 8002d34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	080076dc 	.word	0x080076dc

08002d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d48:	f7ff ffde 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002d4c:	4601      	mov	r1, r0
 8002d4e:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	0adb      	lsrs	r3, r3, #11
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	4a03      	ldr	r2, [pc, #12]	; (8002d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d5a:	5cd3      	ldrb	r3, [r2, r3]
 8002d5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40021000 	.word	0x40021000
 8002d68:	080076dc 	.word	0x080076dc

08002d6c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	220f      	movs	r2, #15
 8002d7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d7c:	4b11      	ldr	r3, [pc, #68]	; (8002dc4 <HAL_RCC_GetClockConfig+0x58>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 0203 	and.w	r2, r3, #3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d88:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <HAL_RCC_GetClockConfig+0x58>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d94:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <HAL_RCC_GetClockConfig+0x58>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002da0:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <HAL_RCC_GetClockConfig+0x58>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	08db      	lsrs	r3, r3, #3
 8002da6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0207 	and.w	r2, r3, #7
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40022000 	.word	0x40022000

08002dcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	; (8002e00 <RCC_Delay+0x34>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a0a      	ldr	r2, [pc, #40]	; (8002e04 <RCC_Delay+0x38>)
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	0a5b      	lsrs	r3, r3, #9
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	fb02 f303 	mul.w	r3, r2, r3
 8002de6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002de8:	bf00      	nop
  }
  while (Delay --);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1e5a      	subs	r2, r3, #1
 8002dee:	60fa      	str	r2, [r7, #12]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1f9      	bne.n	8002de8 <RCC_Delay+0x1c>
}
 8002df4:	bf00      	nop
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	20000004 	.word	0x20000004
 8002e04:	10624dd3 	.word	0x10624dd3

08002e08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e053      	b.n	8002ec2 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d106      	bne.n	8002e3a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7fe fd8b 	bl	8001950 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e50:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	431a      	orrs	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	ea42 0103 	orr.w	r1, r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	0c1a      	lsrs	r2, r3, #16
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f002 0204 	and.w	r2, r2, #4
 8002ea0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69da      	ldr	r2, [r3, #28]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b082      	sub	sp, #8
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e01d      	b.n	8002f18 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d106      	bne.n	8002ef6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 f815 	bl	8002f20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2202      	movs	r2, #2
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3304      	adds	r3, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	4610      	mov	r0, r2
 8002f0a:	f000 f961 	bl	80031d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bc80      	pop	{r7}
 8002f30:	4770      	bx	lr

08002f32 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b085      	sub	sp, #20
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2b06      	cmp	r3, #6
 8002f5a:	d007      	beq.n	8002f6c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d122      	bne.n	8002fd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d11b      	bne.n	8002fd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f06f 0202 	mvn.w	r2, #2
 8002fa4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f8ed 	bl	800319a <HAL_TIM_IC_CaptureCallback>
 8002fc0:	e005      	b.n	8002fce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f8e0 	bl	8003188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f8ef 	bl	80031ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f003 0304 	and.w	r3, r3, #4
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d122      	bne.n	8003028 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d11b      	bne.n	8003028 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f06f 0204 	mvn.w	r2, #4
 8002ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f8c3 	bl	800319a <HAL_TIM_IC_CaptureCallback>
 8003014:	e005      	b.n	8003022 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f8b6 	bl	8003188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 f8c5 	bl	80031ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b08      	cmp	r3, #8
 8003034:	d122      	bne.n	800307c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	f003 0308 	and.w	r3, r3, #8
 8003040:	2b08      	cmp	r3, #8
 8003042:	d11b      	bne.n	800307c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f06f 0208 	mvn.w	r2, #8
 800304c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2204      	movs	r2, #4
 8003052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f899 	bl	800319a <HAL_TIM_IC_CaptureCallback>
 8003068:	e005      	b.n	8003076 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f88c 	bl	8003188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f89b 	bl	80031ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	2b10      	cmp	r3, #16
 8003088:	d122      	bne.n	80030d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	2b10      	cmp	r3, #16
 8003096:	d11b      	bne.n	80030d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0210 	mvn.w	r2, #16
 80030a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2208      	movs	r2, #8
 80030a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f86f 	bl	800319a <HAL_TIM_IC_CaptureCallback>
 80030bc:	e005      	b.n	80030ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 f862 	bl	8003188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f000 f871 	bl	80031ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d10e      	bne.n	80030fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d107      	bne.n	80030fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f06f 0201 	mvn.w	r2, #1
 80030f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fe fba2 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003106:	2b80      	cmp	r3, #128	; 0x80
 8003108:	d10e      	bne.n	8003128 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003114:	2b80      	cmp	r3, #128	; 0x80
 8003116:	d107      	bne.n	8003128 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 f8bf 	bl	80032a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003132:	2b40      	cmp	r3, #64	; 0x40
 8003134:	d10e      	bne.n	8003154 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003140:	2b40      	cmp	r3, #64	; 0x40
 8003142:	d107      	bne.n	8003154 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800314c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f835 	bl	80031be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	2b20      	cmp	r3, #32
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b20      	cmp	r3, #32
 800316e:	d107      	bne.n	8003180 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0220 	mvn.w	r2, #32
 8003178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f88a 	bl	8003294 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr

0800319a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a29      	ldr	r2, [pc, #164]	; (8003288 <TIM_Base_SetConfig+0xb8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d00b      	beq.n	8003200 <TIM_Base_SetConfig+0x30>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ee:	d007      	beq.n	8003200 <TIM_Base_SetConfig+0x30>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a26      	ldr	r2, [pc, #152]	; (800328c <TIM_Base_SetConfig+0xbc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d003      	beq.n	8003200 <TIM_Base_SetConfig+0x30>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a25      	ldr	r2, [pc, #148]	; (8003290 <TIM_Base_SetConfig+0xc0>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d108      	bne.n	8003212 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	4313      	orrs	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a1c      	ldr	r2, [pc, #112]	; (8003288 <TIM_Base_SetConfig+0xb8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d00b      	beq.n	8003232 <TIM_Base_SetConfig+0x62>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003220:	d007      	beq.n	8003232 <TIM_Base_SetConfig+0x62>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a19      	ldr	r2, [pc, #100]	; (800328c <TIM_Base_SetConfig+0xbc>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d003      	beq.n	8003232 <TIM_Base_SetConfig+0x62>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a18      	ldr	r2, [pc, #96]	; (8003290 <TIM_Base_SetConfig+0xc0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d108      	bne.n	8003244 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4313      	orrs	r3, r2
 8003242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a07      	ldr	r2, [pc, #28]	; (8003288 <TIM_Base_SetConfig+0xb8>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d103      	bne.n	8003278 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	691a      	ldr	r2, [r3, #16]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	615a      	str	r2, [r3, #20]
}
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr
 8003288:	40012c00 	.word	0x40012c00
 800328c:	40000400 	.word	0x40000400
 8003290:	40000800 	.word	0x40000800

08003294 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr

080032a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr

080032b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e03f      	b.n	800334a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d106      	bne.n	80032e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7fe fb80 	bl	80019e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2224      	movs	r2, #36	; 0x24
 80032e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f90b 	bl	8003518 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003310:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695a      	ldr	r2, [r3, #20]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003320:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68da      	ldr	r2, [r3, #12]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003330:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b088      	sub	sp, #32
 8003356:	af02      	add	r7, sp, #8
 8003358:	60f8      	str	r0, [r7, #12]
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	603b      	str	r3, [r7, #0]
 800335e:	4613      	mov	r3, r2
 8003360:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b20      	cmp	r3, #32
 8003370:	f040 8083 	bne.w	800347a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <HAL_UART_Transmit+0x2e>
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e07b      	b.n	800347c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_UART_Transmit+0x40>
 800338e:	2302      	movs	r3, #2
 8003390:	e074      	b.n	800347c <HAL_UART_Transmit+0x12a>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2221      	movs	r2, #33	; 0x21
 80033a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80033a8:	f7fe fd0c 	bl	8001dc4 <HAL_GetTick>
 80033ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	88fa      	ldrh	r2, [r7, #6]
 80033b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	88fa      	ldrh	r2, [r7, #6]
 80033b8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033ba:	e042      	b.n	8003442 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d2:	d122      	bne.n	800341a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2200      	movs	r2, #0
 80033dc:	2180      	movs	r1, #128	; 0x80
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f850 	bl	8003484 <UART_WaitOnFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e046      	b.n	800347c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	881b      	ldrh	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003400:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	3302      	adds	r3, #2
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	e017      	b.n	8003442 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	3301      	adds	r3, #1
 8003416:	60bb      	str	r3, [r7, #8]
 8003418:	e013      	b.n	8003442 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2200      	movs	r2, #0
 8003422:	2180      	movs	r1, #128	; 0x80
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 f82d 	bl	8003484 <UART_WaitOnFlagUntilTimeout>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e023      	b.n	800347c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	60ba      	str	r2, [r7, #8]
 800343a:	781a      	ldrb	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1b7      	bne.n	80033bc <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	2200      	movs	r2, #0
 8003454:	2140      	movs	r1, #64	; 0x40
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 f814 	bl	8003484 <UART_WaitOnFlagUntilTimeout>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e00a      	b.n	800347c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	e000      	b.n	800347c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800347a:	2302      	movs	r3, #2
  }
}
 800347c:	4618      	mov	r0, r3
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	4613      	mov	r3, r2
 8003492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003494:	e02c      	b.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349c:	d028      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d007      	beq.n	80034b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80034a4:	f7fe fc8e 	bl	8001dc4 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d21d      	bcs.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695a      	ldr	r2, [r3, #20]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0201 	bic.w	r2, r2, #1
 80034d2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e00f      	b.n	8003510 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4013      	ands	r3, r2
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	429a      	cmp	r2, r3
 800350c:	d0c3      	beq.n	8003496 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689a      	ldr	r2, [r3, #8]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	4313      	orrs	r3, r2
 8003546:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003552:	f023 030c 	bic.w	r3, r3, #12
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	68f9      	ldr	r1, [r7, #12]
 800355c:	430b      	orrs	r3, r1
 800355e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699a      	ldr	r2, [r3, #24]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a52      	ldr	r2, [pc, #328]	; (80036c4 <UART_SetConfig+0x1ac>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d14e      	bne.n	800361e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003580:	f7ff fbe0 	bl	8002d44 <HAL_RCC_GetPCLK2Freq>
 8003584:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	009a      	lsls	r2, r3, #2
 8003590:	441a      	add	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	fbb2 f3f3 	udiv	r3, r2, r3
 800359c:	4a4a      	ldr	r2, [pc, #296]	; (80036c8 <UART_SetConfig+0x1b0>)
 800359e:	fba2 2303 	umull	r2, r3, r2, r3
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	0119      	lsls	r1, r3, #4
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	4613      	mov	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	009a      	lsls	r2, r3, #2
 80035b0:	441a      	add	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035bc:	4b42      	ldr	r3, [pc, #264]	; (80036c8 <UART_SetConfig+0x1b0>)
 80035be:	fba3 0302 	umull	r0, r3, r3, r2
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	2064      	movs	r0, #100	; 0x64
 80035c6:	fb00 f303 	mul.w	r3, r0, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	3332      	adds	r3, #50	; 0x32
 80035d0:	4a3d      	ldr	r2, [pc, #244]	; (80036c8 <UART_SetConfig+0x1b0>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035dc:	4419      	add	r1, r3
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	009a      	lsls	r2, r3, #2
 80035e8:	441a      	add	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80035f4:	4b34      	ldr	r3, [pc, #208]	; (80036c8 <UART_SetConfig+0x1b0>)
 80035f6:	fba3 0302 	umull	r0, r3, r3, r2
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	2064      	movs	r0, #100	; 0x64
 80035fe:	fb00 f303 	mul.w	r3, r0, r3
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	3332      	adds	r3, #50	; 0x32
 8003608:	4a2f      	ldr	r2, [pc, #188]	; (80036c8 <UART_SetConfig+0x1b0>)
 800360a:	fba2 2303 	umull	r2, r3, r2, r3
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	f003 020f 	and.w	r2, r3, #15
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	440a      	add	r2, r1
 800361a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800361c:	e04d      	b.n	80036ba <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800361e:	f7ff fb7d 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8003622:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	009a      	lsls	r2, r3, #2
 800362e:	441a      	add	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	fbb2 f3f3 	udiv	r3, r2, r3
 800363a:	4a23      	ldr	r2, [pc, #140]	; (80036c8 <UART_SetConfig+0x1b0>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	095b      	lsrs	r3, r3, #5
 8003642:	0119      	lsls	r1, r3, #4
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009a      	lsls	r2, r3, #2
 800364e:	441a      	add	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	fbb2 f2f3 	udiv	r2, r2, r3
 800365a:	4b1b      	ldr	r3, [pc, #108]	; (80036c8 <UART_SetConfig+0x1b0>)
 800365c:	fba3 0302 	umull	r0, r3, r3, r2
 8003660:	095b      	lsrs	r3, r3, #5
 8003662:	2064      	movs	r0, #100	; 0x64
 8003664:	fb00 f303 	mul.w	r3, r0, r3
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	3332      	adds	r3, #50	; 0x32
 800366e:	4a16      	ldr	r2, [pc, #88]	; (80036c8 <UART_SetConfig+0x1b0>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	095b      	lsrs	r3, r3, #5
 8003676:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800367a:	4419      	add	r1, r3
 800367c:	68ba      	ldr	r2, [r7, #8]
 800367e:	4613      	mov	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	009a      	lsls	r2, r3, #2
 8003686:	441a      	add	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003692:	4b0d      	ldr	r3, [pc, #52]	; (80036c8 <UART_SetConfig+0x1b0>)
 8003694:	fba3 0302 	umull	r0, r3, r3, r2
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	2064      	movs	r0, #100	; 0x64
 800369c:	fb00 f303 	mul.w	r3, r0, r3
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	3332      	adds	r3, #50	; 0x32
 80036a6:	4a08      	ldr	r2, [pc, #32]	; (80036c8 <UART_SetConfig+0x1b0>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	095b      	lsrs	r3, r3, #5
 80036ae:	f003 020f 	and.w	r2, r3, #15
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	440a      	add	r2, r1
 80036b8:	609a      	str	r2, [r3, #8]
}
 80036ba:	bf00      	nop
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40013800 	.word	0x40013800
 80036c8:	51eb851f 	.word	0x51eb851f

080036cc <__errno>:
 80036cc:	4b01      	ldr	r3, [pc, #4]	; (80036d4 <__errno+0x8>)
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	20000010 	.word	0x20000010

080036d8 <__libc_init_array>:
 80036d8:	b570      	push	{r4, r5, r6, lr}
 80036da:	2500      	movs	r5, #0
 80036dc:	4e0c      	ldr	r6, [pc, #48]	; (8003710 <__libc_init_array+0x38>)
 80036de:	4c0d      	ldr	r4, [pc, #52]	; (8003714 <__libc_init_array+0x3c>)
 80036e0:	1ba4      	subs	r4, r4, r6
 80036e2:	10a4      	asrs	r4, r4, #2
 80036e4:	42a5      	cmp	r5, r4
 80036e6:	d109      	bne.n	80036fc <__libc_init_array+0x24>
 80036e8:	f003 ff98 	bl	800761c <_init>
 80036ec:	2500      	movs	r5, #0
 80036ee:	4e0a      	ldr	r6, [pc, #40]	; (8003718 <__libc_init_array+0x40>)
 80036f0:	4c0a      	ldr	r4, [pc, #40]	; (800371c <__libc_init_array+0x44>)
 80036f2:	1ba4      	subs	r4, r4, r6
 80036f4:	10a4      	asrs	r4, r4, #2
 80036f6:	42a5      	cmp	r5, r4
 80036f8:	d105      	bne.n	8003706 <__libc_init_array+0x2e>
 80036fa:	bd70      	pop	{r4, r5, r6, pc}
 80036fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003700:	4798      	blx	r3
 8003702:	3501      	adds	r5, #1
 8003704:	e7ee      	b.n	80036e4 <__libc_init_array+0xc>
 8003706:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800370a:	4798      	blx	r3
 800370c:	3501      	adds	r5, #1
 800370e:	e7f2      	b.n	80036f6 <__libc_init_array+0x1e>
 8003710:	08007960 	.word	0x08007960
 8003714:	08007960 	.word	0x08007960
 8003718:	08007960 	.word	0x08007960
 800371c:	08007968 	.word	0x08007968

08003720 <memset>:
 8003720:	4603      	mov	r3, r0
 8003722:	4402      	add	r2, r0
 8003724:	4293      	cmp	r3, r2
 8003726:	d100      	bne.n	800372a <memset+0xa>
 8003728:	4770      	bx	lr
 800372a:	f803 1b01 	strb.w	r1, [r3], #1
 800372e:	e7f9      	b.n	8003724 <memset+0x4>

08003730 <printf>:
 8003730:	b40f      	push	{r0, r1, r2, r3}
 8003732:	b507      	push	{r0, r1, r2, lr}
 8003734:	4906      	ldr	r1, [pc, #24]	; (8003750 <printf+0x20>)
 8003736:	ab04      	add	r3, sp, #16
 8003738:	6808      	ldr	r0, [r1, #0]
 800373a:	f853 2b04 	ldr.w	r2, [r3], #4
 800373e:	6881      	ldr	r1, [r0, #8]
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	f000 f807 	bl	8003754 <_vfprintf_r>
 8003746:	b003      	add	sp, #12
 8003748:	f85d eb04 	ldr.w	lr, [sp], #4
 800374c:	b004      	add	sp, #16
 800374e:	4770      	bx	lr
 8003750:	20000010 	.word	0x20000010

08003754 <_vfprintf_r>:
 8003754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003758:	b0d5      	sub	sp, #340	; 0x154
 800375a:	4689      	mov	r9, r1
 800375c:	9207      	str	r2, [sp, #28]
 800375e:	461c      	mov	r4, r3
 8003760:	461e      	mov	r6, r3
 8003762:	4683      	mov	fp, r0
 8003764:	f002 fb96 	bl	8005e94 <_localeconv_r>
 8003768:	6803      	ldr	r3, [r0, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	931a      	str	r3, [sp, #104]	; 0x68
 800376e:	f7fc fcef 	bl	8000150 <strlen>
 8003772:	900f      	str	r0, [sp, #60]	; 0x3c
 8003774:	f1bb 0f00 	cmp.w	fp, #0
 8003778:	d005      	beq.n	8003786 <_vfprintf_r+0x32>
 800377a:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800377e:	b913      	cbnz	r3, 8003786 <_vfprintf_r+0x32>
 8003780:	4658      	mov	r0, fp
 8003782:	f002 fa1d 	bl	8005bc0 <__sinit>
 8003786:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800378a:	07d8      	lsls	r0, r3, #31
 800378c:	d407      	bmi.n	800379e <_vfprintf_r+0x4a>
 800378e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003792:	0599      	lsls	r1, r3, #22
 8003794:	d403      	bmi.n	800379e <_vfprintf_r+0x4a>
 8003796:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800379a:	f002 fb8b 	bl	8005eb4 <__retarget_lock_acquire_recursive>
 800379e:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 80037a2:	049a      	lsls	r2, r3, #18
 80037a4:	d409      	bmi.n	80037ba <_vfprintf_r+0x66>
 80037a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80037aa:	f8a9 300c 	strh.w	r3, [r9, #12]
 80037ae:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80037b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037b6:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 80037ba:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80037be:	071f      	lsls	r7, r3, #28
 80037c0:	d502      	bpl.n	80037c8 <_vfprintf_r+0x74>
 80037c2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80037c6:	b9a3      	cbnz	r3, 80037f2 <_vfprintf_r+0x9e>
 80037c8:	4649      	mov	r1, r9
 80037ca:	4658      	mov	r0, fp
 80037cc:	f001 fa66 	bl	8004c9c <__swsetup_r>
 80037d0:	b178      	cbz	r0, 80037f2 <_vfprintf_r+0x9e>
 80037d2:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80037d6:	07dd      	lsls	r5, r3, #31
 80037d8:	d407      	bmi.n	80037ea <_vfprintf_r+0x96>
 80037da:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80037de:	059c      	lsls	r4, r3, #22
 80037e0:	d403      	bmi.n	80037ea <_vfprintf_r+0x96>
 80037e2:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 80037e6:	f002 fb66 	bl	8005eb6 <__retarget_lock_release_recursive>
 80037ea:	f04f 33ff 	mov.w	r3, #4294967295
 80037ee:	9310      	str	r3, [sp, #64]	; 0x40
 80037f0:	e01a      	b.n	8003828 <_vfprintf_r+0xd4>
 80037f2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80037f6:	f003 021a 	and.w	r2, r3, #26
 80037fa:	2a0a      	cmp	r2, #10
 80037fc:	d118      	bne.n	8003830 <_vfprintf_r+0xdc>
 80037fe:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8003802:	2a00      	cmp	r2, #0
 8003804:	db14      	blt.n	8003830 <_vfprintf_r+0xdc>
 8003806:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 800380a:	07d0      	lsls	r0, r2, #31
 800380c:	d405      	bmi.n	800381a <_vfprintf_r+0xc6>
 800380e:	0599      	lsls	r1, r3, #22
 8003810:	d403      	bmi.n	800381a <_vfprintf_r+0xc6>
 8003812:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8003816:	f002 fb4e 	bl	8005eb6 <__retarget_lock_release_recursive>
 800381a:	4623      	mov	r3, r4
 800381c:	9a07      	ldr	r2, [sp, #28]
 800381e:	4649      	mov	r1, r9
 8003820:	4658      	mov	r0, fp
 8003822:	f001 f9fb 	bl	8004c1c <__sbprintf>
 8003826:	9010      	str	r0, [sp, #64]	; 0x40
 8003828:	9810      	ldr	r0, [sp, #64]	; 0x40
 800382a:	b055      	add	sp, #340	; 0x154
 800382c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003830:	2300      	movs	r3, #0
 8003832:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 8003836:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 800383a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 800383e:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8003842:	ac2b      	add	r4, sp, #172	; 0xac
 8003844:	9428      	str	r4, [sp, #160]	; 0xa0
 8003846:	9308      	str	r3, [sp, #32]
 8003848:	930c      	str	r3, [sp, #48]	; 0x30
 800384a:	9316      	str	r3, [sp, #88]	; 0x58
 800384c:	931d      	str	r3, [sp, #116]	; 0x74
 800384e:	9310      	str	r3, [sp, #64]	; 0x40
 8003850:	9d07      	ldr	r5, [sp, #28]
 8003852:	462b      	mov	r3, r5
 8003854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003858:	b112      	cbz	r2, 8003860 <_vfprintf_r+0x10c>
 800385a:	2a25      	cmp	r2, #37	; 0x25
 800385c:	f040 80e4 	bne.w	8003a28 <_vfprintf_r+0x2d4>
 8003860:	9b07      	ldr	r3, [sp, #28]
 8003862:	1aef      	subs	r7, r5, r3
 8003864:	d00e      	beq.n	8003884 <_vfprintf_r+0x130>
 8003866:	e9c4 3700 	strd	r3, r7, [r4]
 800386a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800386c:	443b      	add	r3, r7
 800386e:	932a      	str	r3, [sp, #168]	; 0xa8
 8003870:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003872:	3301      	adds	r3, #1
 8003874:	2b07      	cmp	r3, #7
 8003876:	9329      	str	r3, [sp, #164]	; 0xa4
 8003878:	f300 80d8 	bgt.w	8003a2c <_vfprintf_r+0x2d8>
 800387c:	3408      	adds	r4, #8
 800387e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003880:	443b      	add	r3, r7
 8003882:	9310      	str	r3, [sp, #64]	; 0x40
 8003884:	782b      	ldrb	r3, [r5, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	f001 81b5 	beq.w	8004bf6 <_vfprintf_r+0x14a2>
 800388c:	1c6b      	adds	r3, r5, #1
 800388e:	930e      	str	r3, [sp, #56]	; 0x38
 8003890:	2300      	movs	r3, #0
 8003892:	f04f 35ff 	mov.w	r5, #4294967295
 8003896:	469a      	mov	sl, r3
 8003898:	270a      	movs	r7, #10
 800389a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800389e:	9311      	str	r3, [sp, #68]	; 0x44
 80038a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	930a      	str	r3, [sp, #40]	; 0x28
 80038a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038a8:	3301      	adds	r3, #1
 80038aa:	930e      	str	r3, [sp, #56]	; 0x38
 80038ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038ae:	3b20      	subs	r3, #32
 80038b0:	2b5a      	cmp	r3, #90	; 0x5a
 80038b2:	f200 8627 	bhi.w	8004504 <_vfprintf_r+0xdb0>
 80038b6:	a201      	add	r2, pc, #4	; (adr r2, 80038bc <_vfprintf_r+0x168>)
 80038b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038bc:	08003abf 	.word	0x08003abf
 80038c0:	08004505 	.word	0x08004505
 80038c4:	08004505 	.word	0x08004505
 80038c8:	08003ad1 	.word	0x08003ad1
 80038cc:	08004505 	.word	0x08004505
 80038d0:	08004505 	.word	0x08004505
 80038d4:	08004505 	.word	0x08004505
 80038d8:	08003a85 	.word	0x08003a85
 80038dc:	08004505 	.word	0x08004505
 80038e0:	08004505 	.word	0x08004505
 80038e4:	08003ad7 	.word	0x08003ad7
 80038e8:	08003aed 	.word	0x08003aed
 80038ec:	08004505 	.word	0x08004505
 80038f0:	08003ae7 	.word	0x08003ae7
 80038f4:	08003af1 	.word	0x08003af1
 80038f8:	08004505 	.word	0x08004505
 80038fc:	08003b23 	.word	0x08003b23
 8003900:	08003b29 	.word	0x08003b29
 8003904:	08003b29 	.word	0x08003b29
 8003908:	08003b29 	.word	0x08003b29
 800390c:	08003b29 	.word	0x08003b29
 8003910:	08003b29 	.word	0x08003b29
 8003914:	08003b29 	.word	0x08003b29
 8003918:	08003b29 	.word	0x08003b29
 800391c:	08003b29 	.word	0x08003b29
 8003920:	08003b29 	.word	0x08003b29
 8003924:	08004505 	.word	0x08004505
 8003928:	08004505 	.word	0x08004505
 800392c:	08004505 	.word	0x08004505
 8003930:	08004505 	.word	0x08004505
 8003934:	08004505 	.word	0x08004505
 8003938:	08004505 	.word	0x08004505
 800393c:	08004505 	.word	0x08004505
 8003940:	08003c15 	.word	0x08003c15
 8003944:	08004505 	.word	0x08004505
 8003948:	08003b83 	.word	0x08003b83
 800394c:	08003ba5 	.word	0x08003ba5
 8003950:	08003c15 	.word	0x08003c15
 8003954:	08003c15 	.word	0x08003c15
 8003958:	08003c15 	.word	0x08003c15
 800395c:	08004505 	.word	0x08004505
 8003960:	08004505 	.word	0x08004505
 8003964:	08004505 	.word	0x08004505
 8003968:	08004505 	.word	0x08004505
 800396c:	08003b49 	.word	0x08003b49
 8003970:	08004505 	.word	0x08004505
 8003974:	08004505 	.word	0x08004505
 8003978:	080040f9 	.word	0x080040f9
 800397c:	08004505 	.word	0x08004505
 8003980:	08004505 	.word	0x08004505
 8003984:	08004505 	.word	0x08004505
 8003988:	08004185 	.word	0x08004185
 800398c:	08004505 	.word	0x08004505
 8003990:	08004365 	.word	0x08004365
 8003994:	08004505 	.word	0x08004505
 8003998:	08004505 	.word	0x08004505
 800399c:	08003a45 	.word	0x08003a45
 80039a0:	08004505 	.word	0x08004505
 80039a4:	08004505 	.word	0x08004505
 80039a8:	08004505 	.word	0x08004505
 80039ac:	08004505 	.word	0x08004505
 80039b0:	08004505 	.word	0x08004505
 80039b4:	08004505 	.word	0x08004505
 80039b8:	08004505 	.word	0x08004505
 80039bc:	08004505 	.word	0x08004505
 80039c0:	08003c15 	.word	0x08003c15
 80039c4:	08004505 	.word	0x08004505
 80039c8:	08003b83 	.word	0x08003b83
 80039cc:	08003ba9 	.word	0x08003ba9
 80039d0:	08003c15 	.word	0x08003c15
 80039d4:	08003c15 	.word	0x08003c15
 80039d8:	08003c15 	.word	0x08003c15
 80039dc:	08003b4f 	.word	0x08003b4f
 80039e0:	08003ba9 	.word	0x08003ba9
 80039e4:	08003b77 	.word	0x08003b77
 80039e8:	08004505 	.word	0x08004505
 80039ec:	08003b69 	.word	0x08003b69
 80039f0:	08004505 	.word	0x08004505
 80039f4:	080040b3 	.word	0x080040b3
 80039f8:	080040fd 	.word	0x080040fd
 80039fc:	08004165 	.word	0x08004165
 8003a00:	08003b77 	.word	0x08003b77
 8003a04:	08004505 	.word	0x08004505
 8003a08:	08004185 	.word	0x08004185
 8003a0c:	080038a1 	.word	0x080038a1
 8003a10:	08004369 	.word	0x08004369
 8003a14:	08004505 	.word	0x08004505
 8003a18:	08004505 	.word	0x08004505
 8003a1c:	080043a7 	.word	0x080043a7
 8003a20:	08004505 	.word	0x08004505
 8003a24:	080038a1 	.word	0x080038a1
 8003a28:	461d      	mov	r5, r3
 8003a2a:	e712      	b.n	8003852 <_vfprintf_r+0xfe>
 8003a2c:	aa28      	add	r2, sp, #160	; 0xa0
 8003a2e:	4649      	mov	r1, r9
 8003a30:	4658      	mov	r0, fp
 8003a32:	f003 f862 	bl	8006afa <__sprint_r>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	f040 8157 	bne.w	8003cea <_vfprintf_r+0x596>
 8003a3c:	ac2b      	add	r4, sp, #172	; 0xac
 8003a3e:	e71e      	b.n	800387e <_vfprintf_r+0x12a>
 8003a40:	461e      	mov	r6, r3
 8003a42:	e72d      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003a44:	4bb2      	ldr	r3, [pc, #712]	; (8003d10 <_vfprintf_r+0x5bc>)
 8003a46:	f01a 0f20 	tst.w	sl, #32
 8003a4a:	931c      	str	r3, [sp, #112]	; 0x70
 8003a4c:	f000 84ae 	beq.w	80043ac <_vfprintf_r+0xc58>
 8003a50:	3607      	adds	r6, #7
 8003a52:	f026 0607 	bic.w	r6, r6, #7
 8003a56:	f106 0308 	add.w	r3, r6, #8
 8003a5a:	930d      	str	r3, [sp, #52]	; 0x34
 8003a5c:	e9d6 6700 	ldrd	r6, r7, [r6]
 8003a60:	f01a 0f01 	tst.w	sl, #1
 8003a64:	d00a      	beq.n	8003a7c <_vfprintf_r+0x328>
 8003a66:	ea56 0307 	orrs.w	r3, r6, r7
 8003a6a:	d007      	beq.n	8003a7c <_vfprintf_r+0x328>
 8003a6c:	2330      	movs	r3, #48	; 0x30
 8003a6e:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8003a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a74:	f04a 0a02 	orr.w	sl, sl, #2
 8003a78:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8003a7c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8003a80:	2302      	movs	r3, #2
 8003a82:	e349      	b.n	8004118 <_vfprintf_r+0x9c4>
 8003a84:	4658      	mov	r0, fp
 8003a86:	f002 fa05 	bl	8005e94 <_localeconv_r>
 8003a8a:	6843      	ldr	r3, [r0, #4]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	931d      	str	r3, [sp, #116]	; 0x74
 8003a90:	f7fc fb5e 	bl	8000150 <strlen>
 8003a94:	9016      	str	r0, [sp, #88]	; 0x58
 8003a96:	4658      	mov	r0, fp
 8003a98:	f002 f9fc 	bl	8005e94 <_localeconv_r>
 8003a9c:	6883      	ldr	r3, [r0, #8]
 8003a9e:	930c      	str	r3, [sp, #48]	; 0x30
 8003aa0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f43f aefc 	beq.w	80038a0 <_vfprintf_r+0x14c>
 8003aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f43f aef8 	beq.w	80038a0 <_vfprintf_r+0x14c>
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f43f aef4 	beq.w	80038a0 <_vfprintf_r+0x14c>
 8003ab8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8003abc:	e6f0      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003abe:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f47f aeec 	bne.w	80038a0 <_vfprintf_r+0x14c>
 8003ac8:	2320      	movs	r3, #32
 8003aca:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8003ace:	e6e7      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003ad0:	f04a 0a01 	orr.w	sl, sl, #1
 8003ad4:	e6e4      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003ad6:	6832      	ldr	r2, [r6, #0]
 8003ad8:	1d33      	adds	r3, r6, #4
 8003ada:	2a00      	cmp	r2, #0
 8003adc:	9211      	str	r2, [sp, #68]	; 0x44
 8003ade:	daaf      	bge.n	8003a40 <_vfprintf_r+0x2ec>
 8003ae0:	461e      	mov	r6, r3
 8003ae2:	4252      	negs	r2, r2
 8003ae4:	9211      	str	r2, [sp, #68]	; 0x44
 8003ae6:	f04a 0a04 	orr.w	sl, sl, #4
 8003aea:	e6d9      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003aec:	232b      	movs	r3, #43	; 0x2b
 8003aee:	e7ec      	b.n	8003aca <_vfprintf_r+0x376>
 8003af0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003af4:	7812      	ldrb	r2, [r2, #0]
 8003af6:	3301      	adds	r3, #1
 8003af8:	2a2a      	cmp	r2, #42	; 0x2a
 8003afa:	920a      	str	r2, [sp, #40]	; 0x28
 8003afc:	d10f      	bne.n	8003b1e <_vfprintf_r+0x3ca>
 8003afe:	6835      	ldr	r5, [r6, #0]
 8003b00:	930e      	str	r3, [sp, #56]	; 0x38
 8003b02:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8003b06:	3604      	adds	r6, #4
 8003b08:	e6ca      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b0a:	fb07 2505 	mla	r5, r7, r5, r2
 8003b0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b12:	920a      	str	r2, [sp, #40]	; 0x28
 8003b14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b16:	3a30      	subs	r2, #48	; 0x30
 8003b18:	2a09      	cmp	r2, #9
 8003b1a:	d9f6      	bls.n	8003b0a <_vfprintf_r+0x3b6>
 8003b1c:	e6c5      	b.n	80038aa <_vfprintf_r+0x156>
 8003b1e:	2500      	movs	r5, #0
 8003b20:	e7f8      	b.n	8003b14 <_vfprintf_r+0x3c0>
 8003b22:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8003b26:	e6bb      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b28:	2200      	movs	r2, #0
 8003b2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b2c:	9211      	str	r2, [sp, #68]	; 0x44
 8003b2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b30:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003b32:	3a30      	subs	r2, #48	; 0x30
 8003b34:	fb07 2201 	mla	r2, r7, r1, r2
 8003b38:	9211      	str	r2, [sp, #68]	; 0x44
 8003b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b3e:	920a      	str	r2, [sp, #40]	; 0x28
 8003b40:	3a30      	subs	r2, #48	; 0x30
 8003b42:	2a09      	cmp	r2, #9
 8003b44:	d9f3      	bls.n	8003b2e <_vfprintf_r+0x3da>
 8003b46:	e6b0      	b.n	80038aa <_vfprintf_r+0x156>
 8003b48:	f04a 0a08 	orr.w	sl, sl, #8
 8003b4c:	e6a8      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b68      	cmp	r3, #104	; 0x68
 8003b54:	bf01      	itttt	eq
 8003b56:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8003b58:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8003b5c:	3301      	addeq	r3, #1
 8003b5e:	930e      	streq	r3, [sp, #56]	; 0x38
 8003b60:	bf18      	it	ne
 8003b62:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8003b66:	e69b      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b6c      	cmp	r3, #108	; 0x6c
 8003b6e:	d105      	bne.n	8003b7c <_vfprintf_r+0x428>
 8003b70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b72:	3301      	adds	r3, #1
 8003b74:	930e      	str	r3, [sp, #56]	; 0x38
 8003b76:	f04a 0a20 	orr.w	sl, sl, #32
 8003b7a:	e691      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b7c:	f04a 0a10 	orr.w	sl, sl, #16
 8003b80:	e68e      	b.n	80038a0 <_vfprintf_r+0x14c>
 8003b82:	2000      	movs	r0, #0
 8003b84:	1d33      	adds	r3, r6, #4
 8003b86:	930d      	str	r3, [sp, #52]	; 0x34
 8003b88:	6833      	ldr	r3, [r6, #0]
 8003b8a:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8003b8e:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8003b92:	ab3b      	add	r3, sp, #236	; 0xec
 8003b94:	4680      	mov	r8, r0
 8003b96:	2501      	movs	r5, #1
 8003b98:	9012      	str	r0, [sp, #72]	; 0x48
 8003b9a:	4607      	mov	r7, r0
 8003b9c:	900b      	str	r0, [sp, #44]	; 0x2c
 8003b9e:	4606      	mov	r6, r0
 8003ba0:	9307      	str	r3, [sp, #28]
 8003ba2:	e308      	b.n	80041b6 <_vfprintf_r+0xa62>
 8003ba4:	f04a 0a10 	orr.w	sl, sl, #16
 8003ba8:	f01a 0f20 	tst.w	sl, #32
 8003bac:	d01f      	beq.n	8003bee <_vfprintf_r+0x49a>
 8003bae:	3607      	adds	r6, #7
 8003bb0:	f026 0607 	bic.w	r6, r6, #7
 8003bb4:	f106 0308 	add.w	r3, r6, #8
 8003bb8:	930d      	str	r3, [sp, #52]	; 0x34
 8003bba:	e9d6 6700 	ldrd	r6, r7, [r6]
 8003bbe:	2e00      	cmp	r6, #0
 8003bc0:	f177 0300 	sbcs.w	r3, r7, #0
 8003bc4:	da05      	bge.n	8003bd2 <_vfprintf_r+0x47e>
 8003bc6:	232d      	movs	r3, #45	; 0x2d
 8003bc8:	4276      	negs	r6, r6
 8003bca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003bce:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8003bd2:	1c6b      	adds	r3, r5, #1
 8003bd4:	f040 83fd 	bne.w	80043d2 <_vfprintf_r+0xc7e>
 8003bd8:	2f00      	cmp	r7, #0
 8003bda:	bf08      	it	eq
 8003bdc:	2e0a      	cmpeq	r6, #10
 8003bde:	f080 8425 	bcs.w	800442c <_vfprintf_r+0xcd8>
 8003be2:	3630      	adds	r6, #48	; 0x30
 8003be4:	ab54      	add	r3, sp, #336	; 0x150
 8003be6:	f803 6d01 	strb.w	r6, [r3, #-1]!
 8003bea:	f000 bc15 	b.w	8004418 <_vfprintf_r+0xcc4>
 8003bee:	1d33      	adds	r3, r6, #4
 8003bf0:	f01a 0f10 	tst.w	sl, #16
 8003bf4:	930d      	str	r3, [sp, #52]	; 0x34
 8003bf6:	d002      	beq.n	8003bfe <_vfprintf_r+0x4aa>
 8003bf8:	6836      	ldr	r6, [r6, #0]
 8003bfa:	17f7      	asrs	r7, r6, #31
 8003bfc:	e7df      	b.n	8003bbe <_vfprintf_r+0x46a>
 8003bfe:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003c02:	6836      	ldr	r6, [r6, #0]
 8003c04:	d001      	beq.n	8003c0a <_vfprintf_r+0x4b6>
 8003c06:	b236      	sxth	r6, r6
 8003c08:	e7f7      	b.n	8003bfa <_vfprintf_r+0x4a6>
 8003c0a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8003c0e:	bf18      	it	ne
 8003c10:	b276      	sxtbne	r6, r6
 8003c12:	e7f2      	b.n	8003bfa <_vfprintf_r+0x4a6>
 8003c14:	3607      	adds	r6, #7
 8003c16:	f026 0607 	bic.w	r6, r6, #7
 8003c1a:	f106 0308 	add.w	r3, r6, #8
 8003c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8003c20:	6833      	ldr	r3, [r6, #0]
 8003c22:	f04f 32ff 	mov.w	r2, #4294967295
 8003c26:	9314      	str	r3, [sp, #80]	; 0x50
 8003c28:	6873      	ldr	r3, [r6, #4]
 8003c2a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003c2c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8003c30:	9313      	str	r3, [sp, #76]	; 0x4c
 8003c32:	4638      	mov	r0, r7
 8003c34:	4b37      	ldr	r3, [pc, #220]	; (8003d14 <_vfprintf_r+0x5c0>)
 8003c36:	4631      	mov	r1, r6
 8003c38:	f7fc fee8 	bl	8000a0c <__aeabi_dcmpun>
 8003c3c:	bb08      	cbnz	r0, 8003c82 <_vfprintf_r+0x52e>
 8003c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c42:	4b34      	ldr	r3, [pc, #208]	; (8003d14 <_vfprintf_r+0x5c0>)
 8003c44:	4638      	mov	r0, r7
 8003c46:	4631      	mov	r1, r6
 8003c48:	f7fc fec2 	bl	80009d0 <__aeabi_dcmple>
 8003c4c:	b9c8      	cbnz	r0, 8003c82 <_vfprintf_r+0x52e>
 8003c4e:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003c52:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8003c56:	f7fc feb1 	bl	80009bc <__aeabi_dcmplt>
 8003c5a:	b110      	cbz	r0, 8003c62 <_vfprintf_r+0x50e>
 8003c5c:	232d      	movs	r3, #45	; 0x2d
 8003c5e:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8003c62:	4a2d      	ldr	r2, [pc, #180]	; (8003d18 <_vfprintf_r+0x5c4>)
 8003c64:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <_vfprintf_r+0x5c8>)
 8003c66:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003c68:	f04f 0800 	mov.w	r8, #0
 8003c6c:	2947      	cmp	r1, #71	; 0x47
 8003c6e:	bfd8      	it	le
 8003c70:	461a      	movle	r2, r3
 8003c72:	2503      	movs	r5, #3
 8003c74:	9207      	str	r2, [sp, #28]
 8003c76:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8003c7a:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8003c7e:	f000 bc19 	b.w	80044b4 <_vfprintf_r+0xd60>
 8003c82:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8003c86:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8003c8a:	f7fc febf 	bl	8000a0c <__aeabi_dcmpun>
 8003c8e:	4680      	mov	r8, r0
 8003c90:	b140      	cbz	r0, 8003ca4 <_vfprintf_r+0x550>
 8003c92:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003c94:	4a22      	ldr	r2, [pc, #136]	; (8003d20 <_vfprintf_r+0x5cc>)
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfbc      	itt	lt
 8003c9a:	232d      	movlt	r3, #45	; 0x2d
 8003c9c:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 8003ca0:	4b20      	ldr	r3, [pc, #128]	; (8003d24 <_vfprintf_r+0x5d0>)
 8003ca2:	e7e0      	b.n	8003c66 <_vfprintf_r+0x512>
 8003ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ca6:	f023 0320 	bic.w	r3, r3, #32
 8003caa:	2b41      	cmp	r3, #65	; 0x41
 8003cac:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cae:	d13b      	bne.n	8003d28 <_vfprintf_r+0x5d4>
 8003cb0:	2330      	movs	r3, #48	; 0x30
 8003cb2:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8003cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cb8:	f04a 0a02 	orr.w	sl, sl, #2
 8003cbc:	2b61      	cmp	r3, #97	; 0x61
 8003cbe:	bf14      	ite	ne
 8003cc0:	2358      	movne	r3, #88	; 0x58
 8003cc2:	2378      	moveq	r3, #120	; 0x78
 8003cc4:	2d63      	cmp	r5, #99	; 0x63
 8003cc6:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8003cca:	f340 811b 	ble.w	8003f04 <_vfprintf_r+0x7b0>
 8003cce:	1c69      	adds	r1, r5, #1
 8003cd0:	4658      	mov	r0, fp
 8003cd2:	f002 f95d 	bl	8005f90 <_malloc_r>
 8003cd6:	9007      	str	r0, [sp, #28]
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	f040 8116 	bne.w	8003f0a <_vfprintf_r+0x7b6>
 8003cde:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003ce2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ce6:	f8a9 300c 	strh.w	r3, [r9, #12]
 8003cea:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8003cee:	07d8      	lsls	r0, r3, #31
 8003cf0:	d407      	bmi.n	8003d02 <_vfprintf_r+0x5ae>
 8003cf2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003cf6:	0599      	lsls	r1, r3, #22
 8003cf8:	d403      	bmi.n	8003d02 <_vfprintf_r+0x5ae>
 8003cfa:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8003cfe:	f002 f8da 	bl	8005eb6 <__retarget_lock_release_recursive>
 8003d02:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003d06:	065a      	lsls	r2, r3, #25
 8003d08:	f57f ad8e 	bpl.w	8003828 <_vfprintf_r+0xd4>
 8003d0c:	e56d      	b.n	80037ea <_vfprintf_r+0x96>
 8003d0e:	bf00      	nop
 8003d10:	08007709 	.word	0x08007709
 8003d14:	7fefffff 	.word	0x7fefffff
 8003d18:	080076ec 	.word	0x080076ec
 8003d1c:	080076e8 	.word	0x080076e8
 8003d20:	080076f4 	.word	0x080076f4
 8003d24:	080076f0 	.word	0x080076f0
 8003d28:	1c6a      	adds	r2, r5, #1
 8003d2a:	f000 80f1 	beq.w	8003f10 <_vfprintf_r+0x7bc>
 8003d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d30:	2b47      	cmp	r3, #71	; 0x47
 8003d32:	d102      	bne.n	8003d3a <_vfprintf_r+0x5e6>
 8003d34:	2d00      	cmp	r5, #0
 8003d36:	f000 80ed 	beq.w	8003f14 <_vfprintf_r+0x7c0>
 8003d3a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8003d3e:	9315      	str	r3, [sp, #84]	; 0x54
 8003d40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003d42:	1e1e      	subs	r6, r3, #0
 8003d44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003d46:	9308      	str	r3, [sp, #32]
 8003d48:	bfb7      	itett	lt
 8003d4a:	4633      	movlt	r3, r6
 8003d4c:	2300      	movge	r3, #0
 8003d4e:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 8003d52:	232d      	movlt	r3, #45	; 0x2d
 8003d54:	9319      	str	r3, [sp, #100]	; 0x64
 8003d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d58:	2b41      	cmp	r3, #65	; 0x41
 8003d5a:	f040 80ec 	bne.w	8003f36 <_vfprintf_r+0x7e2>
 8003d5e:	aa22      	add	r2, sp, #136	; 0x88
 8003d60:	9808      	ldr	r0, [sp, #32]
 8003d62:	4631      	mov	r1, r6
 8003d64:	f002 fe22 	bl	80069ac <frexp>
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003d6e:	f7fc fbb3 	bl	80004d8 <__aeabi_dmul>
 8003d72:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003d76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003d7a:	f7fc fe15 	bl	80009a8 <__aeabi_dcmpeq>
 8003d7e:	b108      	cbz	r0, 8003d84 <_vfprintf_r+0x630>
 8003d80:	2301      	movs	r3, #1
 8003d82:	9322      	str	r3, [sp, #136]	; 0x88
 8003d84:	4fa7      	ldr	r7, [pc, #668]	; (8004024 <_vfprintf_r+0x8d0>)
 8003d86:	4ba8      	ldr	r3, [pc, #672]	; (8004028 <_vfprintf_r+0x8d4>)
 8003d88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d8a:	9e07      	ldr	r6, [sp, #28]
 8003d8c:	2a61      	cmp	r2, #97	; 0x61
 8003d8e:	bf08      	it	eq
 8003d90:	461f      	moveq	r7, r3
 8003d92:	9712      	str	r7, [sp, #72]	; 0x48
 8003d94:	1e6f      	subs	r7, r5, #1
 8003d96:	2200      	movs	r2, #0
 8003d98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003d9c:	4ba3      	ldr	r3, [pc, #652]	; (800402c <_vfprintf_r+0x8d8>)
 8003d9e:	f7fc fb9b 	bl	80004d8 <__aeabi_dmul>
 8003da2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003da6:	f7fc fe47 	bl	8000a38 <__aeabi_d2iz>
 8003daa:	901e      	str	r0, [sp, #120]	; 0x78
 8003dac:	f7fc fb2a 	bl	8000404 <__aeabi_i2d>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003db8:	f7fc f9d6 	bl	8000168 <__aeabi_dsub>
 8003dbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003dbe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003dc0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003dc4:	5c9b      	ldrb	r3, [r3, r2]
 8003dc6:	971f      	str	r7, [sp, #124]	; 0x7c
 8003dc8:	f806 3b01 	strb.w	r3, [r6], #1
 8003dcc:	1c7b      	adds	r3, r7, #1
 8003dce:	d006      	beq.n	8003dde <_vfprintf_r+0x68a>
 8003dd0:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003dd4:	3f01      	subs	r7, #1
 8003dd6:	f7fc fde7 	bl	80009a8 <__aeabi_dcmpeq>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d0db      	beq.n	8003d96 <_vfprintf_r+0x642>
 8003dde:	2200      	movs	r2, #0
 8003de0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003de4:	4b92      	ldr	r3, [pc, #584]	; (8004030 <_vfprintf_r+0x8dc>)
 8003de6:	f7fc fe07 	bl	80009f8 <__aeabi_dcmpgt>
 8003dea:	b960      	cbnz	r0, 8003e06 <_vfprintf_r+0x6b2>
 8003dec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003df0:	2200      	movs	r2, #0
 8003df2:	4b8f      	ldr	r3, [pc, #572]	; (8004030 <_vfprintf_r+0x8dc>)
 8003df4:	f7fc fdd8 	bl	80009a8 <__aeabi_dcmpeq>
 8003df8:	2800      	cmp	r0, #0
 8003dfa:	f000 8097 	beq.w	8003f2c <_vfprintf_r+0x7d8>
 8003dfe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003e00:	07df      	lsls	r7, r3, #31
 8003e02:	f140 8093 	bpl.w	8003f2c <_vfprintf_r+0x7d8>
 8003e06:	2030      	movs	r0, #48	; 0x30
 8003e08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003e0a:	9626      	str	r6, [sp, #152]	; 0x98
 8003e0c:	7bd9      	ldrb	r1, [r3, #15]
 8003e0e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003e10:	1e53      	subs	r3, r2, #1
 8003e12:	9326      	str	r3, [sp, #152]	; 0x98
 8003e14:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8003e18:	428b      	cmp	r3, r1
 8003e1a:	d07e      	beq.n	8003f1a <_vfprintf_r+0x7c6>
 8003e1c:	2b39      	cmp	r3, #57	; 0x39
 8003e1e:	bf0b      	itete	eq
 8003e20:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 8003e22:	3301      	addne	r3, #1
 8003e24:	7a9b      	ldrbeq	r3, [r3, #10]
 8003e26:	b2db      	uxtbne	r3, r3
 8003e28:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003e2c:	4633      	mov	r3, r6
 8003e2e:	9a07      	ldr	r2, [sp, #28]
 8003e30:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8003e32:	1a9b      	subs	r3, r3, r2
 8003e34:	9308      	str	r3, [sp, #32]
 8003e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e38:	2b47      	cmp	r3, #71	; 0x47
 8003e3a:	f040 80c8 	bne.w	8003fce <_vfprintf_r+0x87a>
 8003e3e:	1cf0      	adds	r0, r6, #3
 8003e40:	db02      	blt.n	8003e48 <_vfprintf_r+0x6f4>
 8003e42:	42b5      	cmp	r5, r6
 8003e44:	f280 80f6 	bge.w	8004034 <_vfprintf_r+0x8e0>
 8003e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e4a:	3b02      	subs	r3, #2
 8003e4c:	930a      	str	r3, [sp, #40]	; 0x28
 8003e4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003e50:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8003e54:	f021 0120 	bic.w	r1, r1, #32
 8003e58:	2941      	cmp	r1, #65	; 0x41
 8003e5a:	bf08      	it	eq
 8003e5c:	320f      	addeq	r2, #15
 8003e5e:	f106 33ff 	add.w	r3, r6, #4294967295
 8003e62:	bf06      	itte	eq
 8003e64:	b2d2      	uxtbeq	r2, r2
 8003e66:	2101      	moveq	r1, #1
 8003e68:	2100      	movne	r1, #0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8003e70:	bfb4      	ite	lt
 8003e72:	222d      	movlt	r2, #45	; 0x2d
 8003e74:	222b      	movge	r2, #43	; 0x2b
 8003e76:	9322      	str	r3, [sp, #136]	; 0x88
 8003e78:	bfb8      	it	lt
 8003e7a:	f1c6 0301 	rsblt	r3, r6, #1
 8003e7e:	2b09      	cmp	r3, #9
 8003e80:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8003e84:	f340 80ba 	ble.w	8003ffc <_vfprintf_r+0x8a8>
 8003e88:	250a      	movs	r5, #10
 8003e8a:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8003e8e:	fb93 f0f5 	sdiv	r0, r3, r5
 8003e92:	fb05 3310 	mls	r3, r5, r0, r3
 8003e96:	2809      	cmp	r0, #9
 8003e98:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003e9c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003ea0:	f102 31ff 	add.w	r1, r2, #4294967295
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f300 80a2 	bgt.w	8003fee <_vfprintf_r+0x89a>
 8003eaa:	3330      	adds	r3, #48	; 0x30
 8003eac:	f801 3c01 	strb.w	r3, [r1, #-1]
 8003eb0:	3a02      	subs	r2, #2
 8003eb2:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 8003eb6:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8003eba:	4282      	cmp	r2, r0
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	f0c0 8098 	bcc.w	8003ff2 <_vfprintf_r+0x89e>
 8003ec2:	9a08      	ldr	r2, [sp, #32]
 8003ec4:	ab24      	add	r3, sp, #144	; 0x90
 8003ec6:	1acb      	subs	r3, r1, r3
 8003ec8:	2a01      	cmp	r2, #1
 8003eca:	931b      	str	r3, [sp, #108]	; 0x6c
 8003ecc:	eb03 0502 	add.w	r5, r3, r2
 8003ed0:	dc02      	bgt.n	8003ed8 <_vfprintf_r+0x784>
 8003ed2:	f01a 0f01 	tst.w	sl, #1
 8003ed6:	d001      	beq.n	8003edc <_vfprintf_r+0x788>
 8003ed8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003eda:	441d      	add	r5, r3
 8003edc:	2700      	movs	r7, #0
 8003ede:	463e      	mov	r6, r7
 8003ee0:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee8:	9315      	str	r3, [sp, #84]	; 0x54
 8003eea:	970b      	str	r7, [sp, #44]	; 0x2c
 8003eec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 8314 	beq.w	800451c <_vfprintf_r+0xdc8>
 8003ef4:	232d      	movs	r3, #45	; 0x2d
 8003ef6:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8003efa:	2300      	movs	r3, #0
 8003efc:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8003f00:	9312      	str	r3, [sp, #72]	; 0x48
 8003f02:	e158      	b.n	80041b6 <_vfprintf_r+0xa62>
 8003f04:	ab3b      	add	r3, sp, #236	; 0xec
 8003f06:	9307      	str	r3, [sp, #28]
 8003f08:	e717      	b.n	8003d3a <_vfprintf_r+0x5e6>
 8003f0a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003f0e:	e714      	b.n	8003d3a <_vfprintf_r+0x5e6>
 8003f10:	2506      	movs	r5, #6
 8003f12:	e712      	b.n	8003d3a <_vfprintf_r+0x5e6>
 8003f14:	46a8      	mov	r8, r5
 8003f16:	2501      	movs	r5, #1
 8003f18:	e70f      	b.n	8003d3a <_vfprintf_r+0x5e6>
 8003f1a:	f802 0c01 	strb.w	r0, [r2, #-1]
 8003f1e:	e776      	b.n	8003e0e <_vfprintf_r+0x6ba>
 8003f20:	f803 1b01 	strb.w	r1, [r3], #1
 8003f24:	1af2      	subs	r2, r6, r3
 8003f26:	2a00      	cmp	r2, #0
 8003f28:	dafa      	bge.n	8003f20 <_vfprintf_r+0x7cc>
 8003f2a:	e780      	b.n	8003e2e <_vfprintf_r+0x6da>
 8003f2c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8003f2e:	4633      	mov	r3, r6
 8003f30:	2130      	movs	r1, #48	; 0x30
 8003f32:	4416      	add	r6, r2
 8003f34:	e7f6      	b.n	8003f24 <_vfprintf_r+0x7d0>
 8003f36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f38:	2b46      	cmp	r3, #70	; 0x46
 8003f3a:	d004      	beq.n	8003f46 <_vfprintf_r+0x7f2>
 8003f3c:	2b45      	cmp	r3, #69	; 0x45
 8003f3e:	d140      	bne.n	8003fc2 <_vfprintf_r+0x86e>
 8003f40:	1c6f      	adds	r7, r5, #1
 8003f42:	2302      	movs	r3, #2
 8003f44:	e001      	b.n	8003f4a <_vfprintf_r+0x7f6>
 8003f46:	462f      	mov	r7, r5
 8003f48:	2303      	movs	r3, #3
 8003f4a:	aa26      	add	r2, sp, #152	; 0x98
 8003f4c:	9204      	str	r2, [sp, #16]
 8003f4e:	aa23      	add	r2, sp, #140	; 0x8c
 8003f50:	9203      	str	r2, [sp, #12]
 8003f52:	aa22      	add	r2, sp, #136	; 0x88
 8003f54:	e9cd 7201 	strd	r7, r2, [sp, #4]
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	9a08      	ldr	r2, [sp, #32]
 8003f5c:	4633      	mov	r3, r6
 8003f5e:	4658      	mov	r0, fp
 8003f60:	f000 ff92 	bl	8004e88 <_dtoa_r>
 8003f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f66:	9007      	str	r0, [sp, #28]
 8003f68:	2b47      	cmp	r3, #71	; 0x47
 8003f6a:	d102      	bne.n	8003f72 <_vfprintf_r+0x81e>
 8003f6c:	f01a 0f01 	tst.w	sl, #1
 8003f70:	d02b      	beq.n	8003fca <_vfprintf_r+0x876>
 8003f72:	9b07      	ldr	r3, [sp, #28]
 8003f74:	443b      	add	r3, r7
 8003f76:	9312      	str	r3, [sp, #72]	; 0x48
 8003f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f7a:	2b46      	cmp	r3, #70	; 0x46
 8003f7c:	d111      	bne.n	8003fa2 <_vfprintf_r+0x84e>
 8003f7e:	9b07      	ldr	r3, [sp, #28]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b30      	cmp	r3, #48	; 0x30
 8003f84:	d109      	bne.n	8003f9a <_vfprintf_r+0x846>
 8003f86:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003f8a:	9808      	ldr	r0, [sp, #32]
 8003f8c:	4631      	mov	r1, r6
 8003f8e:	f7fc fd0b 	bl	80009a8 <__aeabi_dcmpeq>
 8003f92:	b910      	cbnz	r0, 8003f9a <_vfprintf_r+0x846>
 8003f94:	f1c7 0701 	rsb	r7, r7, #1
 8003f98:	9722      	str	r7, [sp, #136]	; 0x88
 8003f9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f9e:	441a      	add	r2, r3
 8003fa0:	9212      	str	r2, [sp, #72]	; 0x48
 8003fa2:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003fa6:	9808      	ldr	r0, [sp, #32]
 8003fa8:	4631      	mov	r1, r6
 8003faa:	f7fc fcfd 	bl	80009a8 <__aeabi_dcmpeq>
 8003fae:	b950      	cbnz	r0, 8003fc6 <_vfprintf_r+0x872>
 8003fb0:	2230      	movs	r2, #48	; 0x30
 8003fb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003fb4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003fb6:	4299      	cmp	r1, r3
 8003fb8:	d907      	bls.n	8003fca <_vfprintf_r+0x876>
 8003fba:	1c59      	adds	r1, r3, #1
 8003fbc:	9126      	str	r1, [sp, #152]	; 0x98
 8003fbe:	701a      	strb	r2, [r3, #0]
 8003fc0:	e7f7      	b.n	8003fb2 <_vfprintf_r+0x85e>
 8003fc2:	462f      	mov	r7, r5
 8003fc4:	e7bd      	b.n	8003f42 <_vfprintf_r+0x7ee>
 8003fc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003fc8:	9326      	str	r3, [sp, #152]	; 0x98
 8003fca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003fcc:	e72f      	b.n	8003e2e <_vfprintf_r+0x6da>
 8003fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fd0:	2b46      	cmp	r3, #70	; 0x46
 8003fd2:	f47f af3c 	bne.w	8003e4e <_vfprintf_r+0x6fa>
 8003fd6:	2e00      	cmp	r6, #0
 8003fd8:	dd1d      	ble.n	8004016 <_vfprintf_r+0x8c2>
 8003fda:	b915      	cbnz	r5, 8003fe2 <_vfprintf_r+0x88e>
 8003fdc:	f01a 0f01 	tst.w	sl, #1
 8003fe0:	d03c      	beq.n	800405c <_vfprintf_r+0x908>
 8003fe2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003fe4:	18f3      	adds	r3, r6, r3
 8003fe6:	441d      	add	r5, r3
 8003fe8:	2366      	movs	r3, #102	; 0x66
 8003fea:	930a      	str	r3, [sp, #40]	; 0x28
 8003fec:	e03b      	b.n	8004066 <_vfprintf_r+0x912>
 8003fee:	460a      	mov	r2, r1
 8003ff0:	e74d      	b.n	8003e8e <_vfprintf_r+0x73a>
 8003ff2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8003ffa:	e75e      	b.n	8003eba <_vfprintf_r+0x766>
 8003ffc:	b941      	cbnz	r1, 8004010 <_vfprintf_r+0x8bc>
 8003ffe:	2230      	movs	r2, #48	; 0x30
 8004000:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 8004004:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 8004008:	3330      	adds	r3, #48	; 0x30
 800400a:	1c51      	adds	r1, r2, #1
 800400c:	7013      	strb	r3, [r2, #0]
 800400e:	e758      	b.n	8003ec2 <_vfprintf_r+0x76e>
 8004010:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 8004014:	e7f8      	b.n	8004008 <_vfprintf_r+0x8b4>
 8004016:	b915      	cbnz	r5, 800401e <_vfprintf_r+0x8ca>
 8004018:	f01a 0f01 	tst.w	sl, #1
 800401c:	d020      	beq.n	8004060 <_vfprintf_r+0x90c>
 800401e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004020:	3301      	adds	r3, #1
 8004022:	e7e0      	b.n	8003fe6 <_vfprintf_r+0x892>
 8004024:	08007709 	.word	0x08007709
 8004028:	080076f8 	.word	0x080076f8
 800402c:	40300000 	.word	0x40300000
 8004030:	3fe00000 	.word	0x3fe00000
 8004034:	9b08      	ldr	r3, [sp, #32]
 8004036:	42b3      	cmp	r3, r6
 8004038:	dc06      	bgt.n	8004048 <_vfprintf_r+0x8f4>
 800403a:	f01a 0f01 	tst.w	sl, #1
 800403e:	d025      	beq.n	800408c <_vfprintf_r+0x938>
 8004040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004042:	18f5      	adds	r5, r6, r3
 8004044:	2367      	movs	r3, #103	; 0x67
 8004046:	e7d0      	b.n	8003fea <_vfprintf_r+0x896>
 8004048:	9b08      	ldr	r3, [sp, #32]
 800404a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800404c:	2e00      	cmp	r6, #0
 800404e:	eb03 0502 	add.w	r5, r3, r2
 8004052:	dcf7      	bgt.n	8004044 <_vfprintf_r+0x8f0>
 8004054:	f1c6 0301 	rsb	r3, r6, #1
 8004058:	441d      	add	r5, r3
 800405a:	e7f3      	b.n	8004044 <_vfprintf_r+0x8f0>
 800405c:	4635      	mov	r5, r6
 800405e:	e7c3      	b.n	8003fe8 <_vfprintf_r+0x894>
 8004060:	2366      	movs	r3, #102	; 0x66
 8004062:	2501      	movs	r5, #1
 8004064:	930a      	str	r3, [sp, #40]	; 0x28
 8004066:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800406a:	930b      	str	r3, [sp, #44]	; 0x2c
 800406c:	d01f      	beq.n	80040ae <_vfprintf_r+0x95a>
 800406e:	2700      	movs	r7, #0
 8004070:	2e00      	cmp	r6, #0
 8004072:	970b      	str	r7, [sp, #44]	; 0x2c
 8004074:	f77f af3a 	ble.w	8003eec <_vfprintf_r+0x798>
 8004078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2bff      	cmp	r3, #255	; 0xff
 800407e:	d107      	bne.n	8004090 <_vfprintf_r+0x93c>
 8004080:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004082:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004084:	443b      	add	r3, r7
 8004086:	fb02 5503 	mla	r5, r2, r3, r5
 800408a:	e72f      	b.n	8003eec <_vfprintf_r+0x798>
 800408c:	4635      	mov	r5, r6
 800408e:	e7d9      	b.n	8004044 <_vfprintf_r+0x8f0>
 8004090:	42b3      	cmp	r3, r6
 8004092:	daf5      	bge.n	8004080 <_vfprintf_r+0x92c>
 8004094:	1af6      	subs	r6, r6, r3
 8004096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004098:	785b      	ldrb	r3, [r3, #1]
 800409a:	b133      	cbz	r3, 80040aa <_vfprintf_r+0x956>
 800409c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800409e:	3301      	adds	r3, #1
 80040a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80040a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80040a4:	3301      	adds	r3, #1
 80040a6:	930c      	str	r3, [sp, #48]	; 0x30
 80040a8:	e7e6      	b.n	8004078 <_vfprintf_r+0x924>
 80040aa:	3701      	adds	r7, #1
 80040ac:	e7e4      	b.n	8004078 <_vfprintf_r+0x924>
 80040ae:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80040b0:	e71c      	b.n	8003eec <_vfprintf_r+0x798>
 80040b2:	4632      	mov	r2, r6
 80040b4:	f852 3b04 	ldr.w	r3, [r2], #4
 80040b8:	f01a 0f20 	tst.w	sl, #32
 80040bc:	920d      	str	r2, [sp, #52]	; 0x34
 80040be:	d009      	beq.n	80040d4 <_vfprintf_r+0x980>
 80040c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80040c2:	4610      	mov	r0, r2
 80040c4:	17d1      	asrs	r1, r2, #31
 80040c6:	e9c3 0100 	strd	r0, r1, [r3]
 80040ca:	e9dd 630d 	ldrd	r6, r3, [sp, #52]	; 0x34
 80040ce:	9307      	str	r3, [sp, #28]
 80040d0:	f7ff bbbe 	b.w	8003850 <_vfprintf_r+0xfc>
 80040d4:	f01a 0f10 	tst.w	sl, #16
 80040d8:	d002      	beq.n	80040e0 <_vfprintf_r+0x98c>
 80040da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e7f4      	b.n	80040ca <_vfprintf_r+0x976>
 80040e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80040e4:	d002      	beq.n	80040ec <_vfprintf_r+0x998>
 80040e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80040e8:	801a      	strh	r2, [r3, #0]
 80040ea:	e7ee      	b.n	80040ca <_vfprintf_r+0x976>
 80040ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80040f0:	d0f3      	beq.n	80040da <_vfprintf_r+0x986>
 80040f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80040f4:	701a      	strb	r2, [r3, #0]
 80040f6:	e7e8      	b.n	80040ca <_vfprintf_r+0x976>
 80040f8:	f04a 0a10 	orr.w	sl, sl, #16
 80040fc:	f01a 0f20 	tst.w	sl, #32
 8004100:	d01e      	beq.n	8004140 <_vfprintf_r+0x9ec>
 8004102:	3607      	adds	r6, #7
 8004104:	f026 0607 	bic.w	r6, r6, #7
 8004108:	f106 0308 	add.w	r3, r6, #8
 800410c:	930d      	str	r3, [sp, #52]	; 0x34
 800410e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004112:	2300      	movs	r3, #0
 8004114:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004118:	2200      	movs	r2, #0
 800411a:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 800411e:	1c6a      	adds	r2, r5, #1
 8004120:	f000 815a 	beq.w	80043d8 <_vfprintf_r+0xc84>
 8004124:	4652      	mov	r2, sl
 8004126:	ea56 0107 	orrs.w	r1, r6, r7
 800412a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800412e:	f040 8153 	bne.w	80043d8 <_vfprintf_r+0xc84>
 8004132:	2d00      	cmp	r5, #0
 8004134:	f000 81d9 	beq.w	80044ea <_vfprintf_r+0xd96>
 8004138:	2b01      	cmp	r3, #1
 800413a:	f040 8150 	bne.w	80043de <_vfprintf_r+0xc8a>
 800413e:	e550      	b.n	8003be2 <_vfprintf_r+0x48e>
 8004140:	1d33      	adds	r3, r6, #4
 8004142:	f01a 0f10 	tst.w	sl, #16
 8004146:	930d      	str	r3, [sp, #52]	; 0x34
 8004148:	d001      	beq.n	800414e <_vfprintf_r+0x9fa>
 800414a:	6836      	ldr	r6, [r6, #0]
 800414c:	e003      	b.n	8004156 <_vfprintf_r+0xa02>
 800414e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004152:	d002      	beq.n	800415a <_vfprintf_r+0xa06>
 8004154:	8836      	ldrh	r6, [r6, #0]
 8004156:	2700      	movs	r7, #0
 8004158:	e7db      	b.n	8004112 <_vfprintf_r+0x9be>
 800415a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800415e:	d0f4      	beq.n	800414a <_vfprintf_r+0x9f6>
 8004160:	7836      	ldrb	r6, [r6, #0]
 8004162:	e7f8      	b.n	8004156 <_vfprintf_r+0xa02>
 8004164:	1d33      	adds	r3, r6, #4
 8004166:	930d      	str	r3, [sp, #52]	; 0x34
 8004168:	f647 0330 	movw	r3, #30768	; 0x7830
 800416c:	2278      	movs	r2, #120	; 0x78
 800416e:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 8004172:	4bab      	ldr	r3, [pc, #684]	; (8004420 <_vfprintf_r+0xccc>)
 8004174:	6836      	ldr	r6, [r6, #0]
 8004176:	931c      	str	r3, [sp, #112]	; 0x70
 8004178:	2700      	movs	r7, #0
 800417a:	f04a 0a02 	orr.w	sl, sl, #2
 800417e:	2302      	movs	r3, #2
 8004180:	920a      	str	r2, [sp, #40]	; 0x28
 8004182:	e7c9      	b.n	8004118 <_vfprintf_r+0x9c4>
 8004184:	1d33      	adds	r3, r6, #4
 8004186:	930d      	str	r3, [sp, #52]	; 0x34
 8004188:	6833      	ldr	r3, [r6, #0]
 800418a:	2600      	movs	r6, #0
 800418c:	1c69      	adds	r1, r5, #1
 800418e:	9307      	str	r3, [sp, #28]
 8004190:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 8004194:	f000 80e0 	beq.w	8004358 <_vfprintf_r+0xc04>
 8004198:	462a      	mov	r2, r5
 800419a:	4631      	mov	r1, r6
 800419c:	4618      	mov	r0, r3
 800419e:	f002 f92d 	bl	80063fc <memchr>
 80041a2:	4680      	mov	r8, r0
 80041a4:	2800      	cmp	r0, #0
 80041a6:	f43f ad68 	beq.w	8003c7a <_vfprintf_r+0x526>
 80041aa:	46b0      	mov	r8, r6
 80041ac:	4637      	mov	r7, r6
 80041ae:	9b07      	ldr	r3, [sp, #28]
 80041b0:	9612      	str	r6, [sp, #72]	; 0x48
 80041b2:	1ac5      	subs	r5, r0, r3
 80041b4:	960b      	str	r6, [sp, #44]	; 0x2c
 80041b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80041b8:	42ab      	cmp	r3, r5
 80041ba:	bfb8      	it	lt
 80041bc:	462b      	movlt	r3, r5
 80041be:	9315      	str	r3, [sp, #84]	; 0x54
 80041c0:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 80041c4:	b113      	cbz	r3, 80041cc <_vfprintf_r+0xa78>
 80041c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80041c8:	3301      	adds	r3, #1
 80041ca:	9315      	str	r3, [sp, #84]	; 0x54
 80041cc:	f01a 0302 	ands.w	r3, sl, #2
 80041d0:	931e      	str	r3, [sp, #120]	; 0x78
 80041d2:	bf1e      	ittt	ne
 80041d4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80041d6:	3302      	addne	r3, #2
 80041d8:	9315      	strne	r3, [sp, #84]	; 0x54
 80041da:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80041de:	931f      	str	r3, [sp, #124]	; 0x7c
 80041e0:	d121      	bne.n	8004226 <_vfprintf_r+0xad2>
 80041e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80041e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80041e6:	1a9b      	subs	r3, r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	9319      	str	r3, [sp, #100]	; 0x64
 80041ec:	dd1b      	ble.n	8004226 <_vfprintf_r+0xad2>
 80041ee:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 80041f2:	9819      	ldr	r0, [sp, #100]	; 0x64
 80041f4:	3201      	adds	r2, #1
 80041f6:	2810      	cmp	r0, #16
 80041f8:	488a      	ldr	r0, [pc, #552]	; (8004424 <_vfprintf_r+0xcd0>)
 80041fa:	f104 0108 	add.w	r1, r4, #8
 80041fe:	6020      	str	r0, [r4, #0]
 8004200:	f300 8190 	bgt.w	8004524 <_vfprintf_r+0xdd0>
 8004204:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004206:	2a07      	cmp	r2, #7
 8004208:	4403      	add	r3, r0
 800420a:	6060      	str	r0, [r4, #4]
 800420c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004210:	f340 819d 	ble.w	800454e <_vfprintf_r+0xdfa>
 8004214:	aa28      	add	r2, sp, #160	; 0xa0
 8004216:	4649      	mov	r1, r9
 8004218:	4658      	mov	r0, fp
 800421a:	f002 fc6e 	bl	8006afa <__sprint_r>
 800421e:	2800      	cmp	r0, #0
 8004220:	f040 84c7 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004224:	ac2b      	add	r4, sp, #172	; 0xac
 8004226:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 800422a:	b173      	cbz	r3, 800424a <_vfprintf_r+0xaf6>
 800422c:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 8004230:	6023      	str	r3, [r4, #0]
 8004232:	2301      	movs	r3, #1
 8004234:	6063      	str	r3, [r4, #4]
 8004236:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004238:	3301      	adds	r3, #1
 800423a:	932a      	str	r3, [sp, #168]	; 0xa8
 800423c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800423e:	3301      	adds	r3, #1
 8004240:	2b07      	cmp	r3, #7
 8004242:	9329      	str	r3, [sp, #164]	; 0xa4
 8004244:	f300 8185 	bgt.w	8004552 <_vfprintf_r+0xdfe>
 8004248:	3408      	adds	r4, #8
 800424a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800424c:	b16b      	cbz	r3, 800426a <_vfprintf_r+0xb16>
 800424e:	ab21      	add	r3, sp, #132	; 0x84
 8004250:	6023      	str	r3, [r4, #0]
 8004252:	2302      	movs	r3, #2
 8004254:	6063      	str	r3, [r4, #4]
 8004256:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004258:	3302      	adds	r3, #2
 800425a:	932a      	str	r3, [sp, #168]	; 0xa8
 800425c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800425e:	3301      	adds	r3, #1
 8004260:	2b07      	cmp	r3, #7
 8004262:	9329      	str	r3, [sp, #164]	; 0xa4
 8004264:	f300 817f 	bgt.w	8004566 <_vfprintf_r+0xe12>
 8004268:	3408      	adds	r4, #8
 800426a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800426c:	2b80      	cmp	r3, #128	; 0x80
 800426e:	d121      	bne.n	80042b4 <_vfprintf_r+0xb60>
 8004270:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004272:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004274:	1a9b      	subs	r3, r3, r2
 8004276:	2b00      	cmp	r3, #0
 8004278:	9319      	str	r3, [sp, #100]	; 0x64
 800427a:	dd1b      	ble.n	80042b4 <_vfprintf_r+0xb60>
 800427c:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8004280:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004282:	3201      	adds	r2, #1
 8004284:	2810      	cmp	r0, #16
 8004286:	4868      	ldr	r0, [pc, #416]	; (8004428 <_vfprintf_r+0xcd4>)
 8004288:	f104 0108 	add.w	r1, r4, #8
 800428c:	6020      	str	r0, [r4, #0]
 800428e:	f300 8174 	bgt.w	800457a <_vfprintf_r+0xe26>
 8004292:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004294:	2a07      	cmp	r2, #7
 8004296:	4403      	add	r3, r0
 8004298:	6060      	str	r0, [r4, #4]
 800429a:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800429e:	f340 8181 	ble.w	80045a4 <_vfprintf_r+0xe50>
 80042a2:	aa28      	add	r2, sp, #160	; 0xa0
 80042a4:	4649      	mov	r1, r9
 80042a6:	4658      	mov	r0, fp
 80042a8:	f002 fc27 	bl	8006afa <__sprint_r>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	f040 8480 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80042b2:	ac2b      	add	r4, sp, #172	; 0xac
 80042b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80042b6:	1b5b      	subs	r3, r3, r5
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	9312      	str	r3, [sp, #72]	; 0x48
 80042bc:	dd1b      	ble.n	80042f6 <_vfprintf_r+0xba2>
 80042be:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 80042c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80042c4:	3201      	adds	r2, #1
 80042c6:	2810      	cmp	r0, #16
 80042c8:	4857      	ldr	r0, [pc, #348]	; (8004428 <_vfprintf_r+0xcd4>)
 80042ca:	f104 0108 	add.w	r1, r4, #8
 80042ce:	6020      	str	r0, [r4, #0]
 80042d0:	f300 816a 	bgt.w	80045a8 <_vfprintf_r+0xe54>
 80042d4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80042d6:	2a07      	cmp	r2, #7
 80042d8:	4403      	add	r3, r0
 80042da:	6060      	str	r0, [r4, #4]
 80042dc:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80042e0:	f340 8177 	ble.w	80045d2 <_vfprintf_r+0xe7e>
 80042e4:	aa28      	add	r2, sp, #160	; 0xa0
 80042e6:	4649      	mov	r1, r9
 80042e8:	4658      	mov	r0, fp
 80042ea:	f002 fc06 	bl	8006afa <__sprint_r>
 80042ee:	2800      	cmp	r0, #0
 80042f0:	f040 845f 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80042f4:	ac2b      	add	r4, sp, #172	; 0xac
 80042f6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80042f8:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80042fc:	9312      	str	r3, [sp, #72]	; 0x48
 80042fe:	f040 816a 	bne.w	80045d6 <_vfprintf_r+0xe82>
 8004302:	9b07      	ldr	r3, [sp, #28]
 8004304:	e9c4 3500 	strd	r3, r5, [r4]
 8004308:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800430a:	441d      	add	r5, r3
 800430c:	952a      	str	r5, [sp, #168]	; 0xa8
 800430e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004310:	3301      	adds	r3, #1
 8004312:	2b07      	cmp	r3, #7
 8004314:	9329      	str	r3, [sp, #164]	; 0xa4
 8004316:	f300 81a4 	bgt.w	8004662 <_vfprintf_r+0xf0e>
 800431a:	3408      	adds	r4, #8
 800431c:	f01a 0f04 	tst.w	sl, #4
 8004320:	f040 8429 	bne.w	8004b76 <_vfprintf_r+0x1422>
 8004324:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8004328:	9915      	ldr	r1, [sp, #84]	; 0x54
 800432a:	428a      	cmp	r2, r1
 800432c:	bfac      	ite	ge
 800432e:	189b      	addge	r3, r3, r2
 8004330:	185b      	addlt	r3, r3, r1
 8004332:	9310      	str	r3, [sp, #64]	; 0x40
 8004334:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004336:	b13b      	cbz	r3, 8004348 <_vfprintf_r+0xbf4>
 8004338:	aa28      	add	r2, sp, #160	; 0xa0
 800433a:	4649      	mov	r1, r9
 800433c:	4658      	mov	r0, fp
 800433e:	f002 fbdc 	bl	8006afa <__sprint_r>
 8004342:	2800      	cmp	r0, #0
 8004344:	f040 8435 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004348:	2300      	movs	r3, #0
 800434a:	9329      	str	r3, [sp, #164]	; 0xa4
 800434c:	f1b8 0f00 	cmp.w	r8, #0
 8004350:	f040 844b 	bne.w	8004bea <_vfprintf_r+0x1496>
 8004354:	ac2b      	add	r4, sp, #172	; 0xac
 8004356:	e6b8      	b.n	80040ca <_vfprintf_r+0x976>
 8004358:	9807      	ldr	r0, [sp, #28]
 800435a:	f7fb fef9 	bl	8000150 <strlen>
 800435e:	46b0      	mov	r8, r6
 8004360:	4605      	mov	r5, r0
 8004362:	e48a      	b.n	8003c7a <_vfprintf_r+0x526>
 8004364:	f04a 0a10 	orr.w	sl, sl, #16
 8004368:	f01a 0f20 	tst.w	sl, #32
 800436c:	d009      	beq.n	8004382 <_vfprintf_r+0xc2e>
 800436e:	3607      	adds	r6, #7
 8004370:	f026 0607 	bic.w	r6, r6, #7
 8004374:	f106 0308 	add.w	r3, r6, #8
 8004378:	930d      	str	r3, [sp, #52]	; 0x34
 800437a:	e9d6 6700 	ldrd	r6, r7, [r6]
 800437e:	2301      	movs	r3, #1
 8004380:	e6ca      	b.n	8004118 <_vfprintf_r+0x9c4>
 8004382:	1d33      	adds	r3, r6, #4
 8004384:	f01a 0f10 	tst.w	sl, #16
 8004388:	930d      	str	r3, [sp, #52]	; 0x34
 800438a:	d001      	beq.n	8004390 <_vfprintf_r+0xc3c>
 800438c:	6836      	ldr	r6, [r6, #0]
 800438e:	e003      	b.n	8004398 <_vfprintf_r+0xc44>
 8004390:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004394:	d002      	beq.n	800439c <_vfprintf_r+0xc48>
 8004396:	8836      	ldrh	r6, [r6, #0]
 8004398:	2700      	movs	r7, #0
 800439a:	e7f0      	b.n	800437e <_vfprintf_r+0xc2a>
 800439c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80043a0:	d0f4      	beq.n	800438c <_vfprintf_r+0xc38>
 80043a2:	7836      	ldrb	r6, [r6, #0]
 80043a4:	e7f8      	b.n	8004398 <_vfprintf_r+0xc44>
 80043a6:	4b1e      	ldr	r3, [pc, #120]	; (8004420 <_vfprintf_r+0xccc>)
 80043a8:	f7ff bb4d 	b.w	8003a46 <_vfprintf_r+0x2f2>
 80043ac:	1d33      	adds	r3, r6, #4
 80043ae:	f01a 0f10 	tst.w	sl, #16
 80043b2:	930d      	str	r3, [sp, #52]	; 0x34
 80043b4:	d001      	beq.n	80043ba <_vfprintf_r+0xc66>
 80043b6:	6836      	ldr	r6, [r6, #0]
 80043b8:	e003      	b.n	80043c2 <_vfprintf_r+0xc6e>
 80043ba:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80043be:	d003      	beq.n	80043c8 <_vfprintf_r+0xc74>
 80043c0:	8836      	ldrh	r6, [r6, #0]
 80043c2:	2700      	movs	r7, #0
 80043c4:	f7ff bb4c 	b.w	8003a60 <_vfprintf_r+0x30c>
 80043c8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80043cc:	d0f3      	beq.n	80043b6 <_vfprintf_r+0xc62>
 80043ce:	7836      	ldrb	r6, [r6, #0]
 80043d0:	e7f7      	b.n	80043c2 <_vfprintf_r+0xc6e>
 80043d2:	4652      	mov	r2, sl
 80043d4:	2301      	movs	r3, #1
 80043d6:	e6a6      	b.n	8004126 <_vfprintf_r+0x9d2>
 80043d8:	2b01      	cmp	r3, #1
 80043da:	f43f abfd 	beq.w	8003bd8 <_vfprintf_r+0x484>
 80043de:	2b02      	cmp	r3, #2
 80043e0:	ab54      	add	r3, sp, #336	; 0x150
 80043e2:	d06f      	beq.n	80044c4 <_vfprintf_r+0xd70>
 80043e4:	08f1      	lsrs	r1, r6, #3
 80043e6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80043ea:	1e5a      	subs	r2, r3, #1
 80043ec:	08f8      	lsrs	r0, r7, #3
 80043ee:	9207      	str	r2, [sp, #28]
 80043f0:	4607      	mov	r7, r0
 80043f2:	f006 0207 	and.w	r2, r6, #7
 80043f6:	460e      	mov	r6, r1
 80043f8:	3230      	adds	r2, #48	; 0x30
 80043fa:	ea56 0107 	orrs.w	r1, r6, r7
 80043fe:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004402:	d10b      	bne.n	800441c <_vfprintf_r+0xcc8>
 8004404:	f01a 0f01 	tst.w	sl, #1
 8004408:	d04e      	beq.n	80044a8 <_vfprintf_r+0xd54>
 800440a:	2a30      	cmp	r2, #48	; 0x30
 800440c:	d04c      	beq.n	80044a8 <_vfprintf_r+0xd54>
 800440e:	2230      	movs	r2, #48	; 0x30
 8004410:	9907      	ldr	r1, [sp, #28]
 8004412:	3b02      	subs	r3, #2
 8004414:	f801 2c01 	strb.w	r2, [r1, #-1]
 8004418:	9307      	str	r3, [sp, #28]
 800441a:	e045      	b.n	80044a8 <_vfprintf_r+0xd54>
 800441c:	9b07      	ldr	r3, [sp, #28]
 800441e:	e7e1      	b.n	80043e4 <_vfprintf_r+0xc90>
 8004420:	080076f8 	.word	0x080076f8
 8004424:	0800771c 	.word	0x0800771c
 8004428:	0800772c 	.word	0x0800772c
 800442c:	2300      	movs	r3, #0
 800442e:	9308      	str	r3, [sp, #32]
 8004430:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8004434:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 8004438:	930b      	str	r3, [sp, #44]	; 0x2c
 800443a:	f108 33ff 	add.w	r3, r8, #4294967295
 800443e:	9307      	str	r3, [sp, #28]
 8004440:	220a      	movs	r2, #10
 8004442:	2300      	movs	r3, #0
 8004444:	4630      	mov	r0, r6
 8004446:	4639      	mov	r1, r7
 8004448:	f7fc fd7c 	bl	8000f44 <__aeabi_uldivmod>
 800444c:	9b08      	ldr	r3, [sp, #32]
 800444e:	3230      	adds	r2, #48	; 0x30
 8004450:	3301      	adds	r3, #1
 8004452:	9308      	str	r3, [sp, #32]
 8004454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004456:	f808 2c01 	strb.w	r2, [r8, #-1]
 800445a:	b1d3      	cbz	r3, 8004492 <_vfprintf_r+0xd3e>
 800445c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800445e:	9a08      	ldr	r2, [sp, #32]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d115      	bne.n	8004492 <_vfprintf_r+0xd3e>
 8004466:	2aff      	cmp	r2, #255	; 0xff
 8004468:	d013      	beq.n	8004492 <_vfprintf_r+0xd3e>
 800446a:	2f00      	cmp	r7, #0
 800446c:	bf08      	it	eq
 800446e:	2e0a      	cmpeq	r6, #10
 8004470:	d30f      	bcc.n	8004492 <_vfprintf_r+0xd3e>
 8004472:	9b07      	ldr	r3, [sp, #28]
 8004474:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004476:	991d      	ldr	r1, [sp, #116]	; 0x74
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	4618      	mov	r0, r3
 800447c:	9307      	str	r3, [sp, #28]
 800447e:	f002 fb1a 	bl	8006ab6 <strncpy>
 8004482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004484:	785b      	ldrb	r3, [r3, #1]
 8004486:	b11b      	cbz	r3, 8004490 <_vfprintf_r+0xd3c>
 8004488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800448a:	3301      	adds	r3, #1
 800448c:	930c      	str	r3, [sp, #48]	; 0x30
 800448e:	2300      	movs	r3, #0
 8004490:	9308      	str	r3, [sp, #32]
 8004492:	2300      	movs	r3, #0
 8004494:	4630      	mov	r0, r6
 8004496:	4639      	mov	r1, r7
 8004498:	220a      	movs	r2, #10
 800449a:	f7fc fd53 	bl	8000f44 <__aeabi_uldivmod>
 800449e:	4606      	mov	r6, r0
 80044a0:	460f      	mov	r7, r1
 80044a2:	ea56 0307 	orrs.w	r3, r6, r7
 80044a6:	d10a      	bne.n	80044be <_vfprintf_r+0xd6a>
 80044a8:	f04f 0800 	mov.w	r8, #0
 80044ac:	9a07      	ldr	r2, [sp, #28]
 80044ae:	ab54      	add	r3, sp, #336	; 0x150
 80044b0:	9512      	str	r5, [sp, #72]	; 0x48
 80044b2:	1a9d      	subs	r5, r3, r2
 80044b4:	4647      	mov	r7, r8
 80044b6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 80044ba:	4646      	mov	r6, r8
 80044bc:	e67b      	b.n	80041b6 <_vfprintf_r+0xa62>
 80044be:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80044c2:	e7ba      	b.n	800443a <_vfprintf_r+0xce6>
 80044c4:	9307      	str	r3, [sp, #28]
 80044c6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80044c8:	f006 030f 	and.w	r3, r6, #15
 80044cc:	5cd3      	ldrb	r3, [r2, r3]
 80044ce:	9a07      	ldr	r2, [sp, #28]
 80044d0:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80044d4:	0933      	lsrs	r3, r6, #4
 80044d6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80044da:	9207      	str	r2, [sp, #28]
 80044dc:	093a      	lsrs	r2, r7, #4
 80044de:	461e      	mov	r6, r3
 80044e0:	4617      	mov	r7, r2
 80044e2:	ea56 0307 	orrs.w	r3, r6, r7
 80044e6:	d1ee      	bne.n	80044c6 <_vfprintf_r+0xd72>
 80044e8:	e7de      	b.n	80044a8 <_vfprintf_r+0xd54>
 80044ea:	b94b      	cbnz	r3, 8004500 <_vfprintf_r+0xdac>
 80044ec:	ab54      	add	r3, sp, #336	; 0x150
 80044ee:	07d6      	lsls	r6, r2, #31
 80044f0:	9307      	str	r3, [sp, #28]
 80044f2:	d5d9      	bpl.n	80044a8 <_vfprintf_r+0xd54>
 80044f4:	2330      	movs	r3, #48	; 0x30
 80044f6:	9a07      	ldr	r2, [sp, #28]
 80044f8:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80044fc:	4613      	mov	r3, r2
 80044fe:	e78b      	b.n	8004418 <_vfprintf_r+0xcc4>
 8004500:	ab54      	add	r3, sp, #336	; 0x150
 8004502:	e789      	b.n	8004418 <_vfprintf_r+0xcc4>
 8004504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 8375 	beq.w	8004bf6 <_vfprintf_r+0x14a2>
 800450c:	2000      	movs	r0, #0
 800450e:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004512:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8004516:	960d      	str	r6, [sp, #52]	; 0x34
 8004518:	f7ff bb3b 	b.w	8003b92 <_vfprintf_r+0x43e>
 800451c:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8004520:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004522:	e4ed      	b.n	8003f00 <_vfprintf_r+0x7ac>
 8004524:	2010      	movs	r0, #16
 8004526:	2a07      	cmp	r2, #7
 8004528:	4403      	add	r3, r0
 800452a:	6060      	str	r0, [r4, #4]
 800452c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004530:	dd08      	ble.n	8004544 <_vfprintf_r+0xdf0>
 8004532:	aa28      	add	r2, sp, #160	; 0xa0
 8004534:	4649      	mov	r1, r9
 8004536:	4658      	mov	r0, fp
 8004538:	f002 fadf 	bl	8006afa <__sprint_r>
 800453c:	2800      	cmp	r0, #0
 800453e:	f040 8338 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004542:	a92b      	add	r1, sp, #172	; 0xac
 8004544:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004546:	460c      	mov	r4, r1
 8004548:	3b10      	subs	r3, #16
 800454a:	9319      	str	r3, [sp, #100]	; 0x64
 800454c:	e64f      	b.n	80041ee <_vfprintf_r+0xa9a>
 800454e:	460c      	mov	r4, r1
 8004550:	e669      	b.n	8004226 <_vfprintf_r+0xad2>
 8004552:	aa28      	add	r2, sp, #160	; 0xa0
 8004554:	4649      	mov	r1, r9
 8004556:	4658      	mov	r0, fp
 8004558:	f002 facf 	bl	8006afa <__sprint_r>
 800455c:	2800      	cmp	r0, #0
 800455e:	f040 8328 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004562:	ac2b      	add	r4, sp, #172	; 0xac
 8004564:	e671      	b.n	800424a <_vfprintf_r+0xaf6>
 8004566:	aa28      	add	r2, sp, #160	; 0xa0
 8004568:	4649      	mov	r1, r9
 800456a:	4658      	mov	r0, fp
 800456c:	f002 fac5 	bl	8006afa <__sprint_r>
 8004570:	2800      	cmp	r0, #0
 8004572:	f040 831e 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004576:	ac2b      	add	r4, sp, #172	; 0xac
 8004578:	e677      	b.n	800426a <_vfprintf_r+0xb16>
 800457a:	2010      	movs	r0, #16
 800457c:	2a07      	cmp	r2, #7
 800457e:	4403      	add	r3, r0
 8004580:	6060      	str	r0, [r4, #4]
 8004582:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004586:	dd08      	ble.n	800459a <_vfprintf_r+0xe46>
 8004588:	aa28      	add	r2, sp, #160	; 0xa0
 800458a:	4649      	mov	r1, r9
 800458c:	4658      	mov	r0, fp
 800458e:	f002 fab4 	bl	8006afa <__sprint_r>
 8004592:	2800      	cmp	r0, #0
 8004594:	f040 830d 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004598:	a92b      	add	r1, sp, #172	; 0xac
 800459a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800459c:	460c      	mov	r4, r1
 800459e:	3b10      	subs	r3, #16
 80045a0:	9319      	str	r3, [sp, #100]	; 0x64
 80045a2:	e66b      	b.n	800427c <_vfprintf_r+0xb28>
 80045a4:	460c      	mov	r4, r1
 80045a6:	e685      	b.n	80042b4 <_vfprintf_r+0xb60>
 80045a8:	2010      	movs	r0, #16
 80045aa:	2a07      	cmp	r2, #7
 80045ac:	4403      	add	r3, r0
 80045ae:	6060      	str	r0, [r4, #4]
 80045b0:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80045b4:	dd08      	ble.n	80045c8 <_vfprintf_r+0xe74>
 80045b6:	aa28      	add	r2, sp, #160	; 0xa0
 80045b8:	4649      	mov	r1, r9
 80045ba:	4658      	mov	r0, fp
 80045bc:	f002 fa9d 	bl	8006afa <__sprint_r>
 80045c0:	2800      	cmp	r0, #0
 80045c2:	f040 82f6 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80045c6:	a92b      	add	r1, sp, #172	; 0xac
 80045c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80045ca:	460c      	mov	r4, r1
 80045cc:	3b10      	subs	r3, #16
 80045ce:	9312      	str	r3, [sp, #72]	; 0x48
 80045d0:	e675      	b.n	80042be <_vfprintf_r+0xb6a>
 80045d2:	460c      	mov	r4, r1
 80045d4:	e68f      	b.n	80042f6 <_vfprintf_r+0xba2>
 80045d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045d8:	2b65      	cmp	r3, #101	; 0x65
 80045da:	f340 8237 	ble.w	8004a4c <_vfprintf_r+0x12f8>
 80045de:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 80045e2:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 80045e6:	f7fc f9df 	bl	80009a8 <__aeabi_dcmpeq>
 80045ea:	2800      	cmp	r0, #0
 80045ec:	d069      	beq.n	80046c2 <_vfprintf_r+0xf6e>
 80045ee:	4b6f      	ldr	r3, [pc, #444]	; (80047ac <_vfprintf_r+0x1058>)
 80045f0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80045f2:	6023      	str	r3, [r4, #0]
 80045f4:	2301      	movs	r3, #1
 80045f6:	441d      	add	r5, r3
 80045f8:	6063      	str	r3, [r4, #4]
 80045fa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80045fc:	952a      	str	r5, [sp, #168]	; 0xa8
 80045fe:	3301      	adds	r3, #1
 8004600:	2b07      	cmp	r3, #7
 8004602:	9329      	str	r3, [sp, #164]	; 0xa4
 8004604:	dc37      	bgt.n	8004676 <_vfprintf_r+0xf22>
 8004606:	3408      	adds	r4, #8
 8004608:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800460a:	9a08      	ldr	r2, [sp, #32]
 800460c:	4293      	cmp	r3, r2
 800460e:	db03      	blt.n	8004618 <_vfprintf_r+0xec4>
 8004610:	f01a 0f01 	tst.w	sl, #1
 8004614:	f43f ae82 	beq.w	800431c <_vfprintf_r+0xbc8>
 8004618:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800461a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004620:	6063      	str	r3, [r4, #4]
 8004622:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004624:	4413      	add	r3, r2
 8004626:	932a      	str	r3, [sp, #168]	; 0xa8
 8004628:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800462a:	3301      	adds	r3, #1
 800462c:	2b07      	cmp	r3, #7
 800462e:	9329      	str	r3, [sp, #164]	; 0xa4
 8004630:	dc2b      	bgt.n	800468a <_vfprintf_r+0xf36>
 8004632:	3408      	adds	r4, #8
 8004634:	9b08      	ldr	r3, [sp, #32]
 8004636:	1e5d      	subs	r5, r3, #1
 8004638:	2d00      	cmp	r5, #0
 800463a:	f77f ae6f 	ble.w	800431c <_vfprintf_r+0xbc8>
 800463e:	2710      	movs	r7, #16
 8004640:	4e5b      	ldr	r6, [pc, #364]	; (80047b0 <_vfprintf_r+0x105c>)
 8004642:	2d10      	cmp	r5, #16
 8004644:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8004648:	f104 0108 	add.w	r1, r4, #8
 800464c:	f103 0301 	add.w	r3, r3, #1
 8004650:	6026      	str	r6, [r4, #0]
 8004652:	dc24      	bgt.n	800469e <_vfprintf_r+0xf4a>
 8004654:	6065      	str	r5, [r4, #4]
 8004656:	2b07      	cmp	r3, #7
 8004658:	4415      	add	r5, r2
 800465a:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 800465e:	f340 8287 	ble.w	8004b70 <_vfprintf_r+0x141c>
 8004662:	aa28      	add	r2, sp, #160	; 0xa0
 8004664:	4649      	mov	r1, r9
 8004666:	4658      	mov	r0, fp
 8004668:	f002 fa47 	bl	8006afa <__sprint_r>
 800466c:	2800      	cmp	r0, #0
 800466e:	f040 82a0 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004672:	ac2b      	add	r4, sp, #172	; 0xac
 8004674:	e652      	b.n	800431c <_vfprintf_r+0xbc8>
 8004676:	aa28      	add	r2, sp, #160	; 0xa0
 8004678:	4649      	mov	r1, r9
 800467a:	4658      	mov	r0, fp
 800467c:	f002 fa3d 	bl	8006afa <__sprint_r>
 8004680:	2800      	cmp	r0, #0
 8004682:	f040 8296 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004686:	ac2b      	add	r4, sp, #172	; 0xac
 8004688:	e7be      	b.n	8004608 <_vfprintf_r+0xeb4>
 800468a:	aa28      	add	r2, sp, #160	; 0xa0
 800468c:	4649      	mov	r1, r9
 800468e:	4658      	mov	r0, fp
 8004690:	f002 fa33 	bl	8006afa <__sprint_r>
 8004694:	2800      	cmp	r0, #0
 8004696:	f040 828c 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 800469a:	ac2b      	add	r4, sp, #172	; 0xac
 800469c:	e7ca      	b.n	8004634 <_vfprintf_r+0xee0>
 800469e:	3210      	adds	r2, #16
 80046a0:	2b07      	cmp	r3, #7
 80046a2:	6067      	str	r7, [r4, #4]
 80046a4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 80046a8:	dd08      	ble.n	80046bc <_vfprintf_r+0xf68>
 80046aa:	aa28      	add	r2, sp, #160	; 0xa0
 80046ac:	4649      	mov	r1, r9
 80046ae:	4658      	mov	r0, fp
 80046b0:	f002 fa23 	bl	8006afa <__sprint_r>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	f040 827c 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80046ba:	a92b      	add	r1, sp, #172	; 0xac
 80046bc:	3d10      	subs	r5, #16
 80046be:	460c      	mov	r4, r1
 80046c0:	e7bf      	b.n	8004642 <_vfprintf_r+0xeee>
 80046c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	dc75      	bgt.n	80047b4 <_vfprintf_r+0x1060>
 80046c8:	4b38      	ldr	r3, [pc, #224]	; (80047ac <_vfprintf_r+0x1058>)
 80046ca:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80046cc:	6023      	str	r3, [r4, #0]
 80046ce:	2301      	movs	r3, #1
 80046d0:	441d      	add	r5, r3
 80046d2:	6063      	str	r3, [r4, #4]
 80046d4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80046d6:	952a      	str	r5, [sp, #168]	; 0xa8
 80046d8:	3301      	adds	r3, #1
 80046da:	2b07      	cmp	r3, #7
 80046dc:	9329      	str	r3, [sp, #164]	; 0xa4
 80046de:	dc3e      	bgt.n	800475e <_vfprintf_r+0x100a>
 80046e0:	3408      	adds	r4, #8
 80046e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046e4:	b92b      	cbnz	r3, 80046f2 <_vfprintf_r+0xf9e>
 80046e6:	9b08      	ldr	r3, [sp, #32]
 80046e8:	b91b      	cbnz	r3, 80046f2 <_vfprintf_r+0xf9e>
 80046ea:	f01a 0f01 	tst.w	sl, #1
 80046ee:	f43f ae15 	beq.w	800431c <_vfprintf_r+0xbc8>
 80046f2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80046f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80046f6:	6023      	str	r3, [r4, #0]
 80046f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046fa:	6063      	str	r3, [r4, #4]
 80046fc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80046fe:	4413      	add	r3, r2
 8004700:	932a      	str	r3, [sp, #168]	; 0xa8
 8004702:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004704:	3301      	adds	r3, #1
 8004706:	2b07      	cmp	r3, #7
 8004708:	9329      	str	r3, [sp, #164]	; 0xa4
 800470a:	dc32      	bgt.n	8004772 <_vfprintf_r+0x101e>
 800470c:	3408      	adds	r4, #8
 800470e:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8004710:	2d00      	cmp	r5, #0
 8004712:	da1b      	bge.n	800474c <_vfprintf_r+0xff8>
 8004714:	4623      	mov	r3, r4
 8004716:	2710      	movs	r7, #16
 8004718:	4e25      	ldr	r6, [pc, #148]	; (80047b0 <_vfprintf_r+0x105c>)
 800471a:	426d      	negs	r5, r5
 800471c:	2d10      	cmp	r5, #16
 800471e:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 8004722:	f104 0408 	add.w	r4, r4, #8
 8004726:	f102 0201 	add.w	r2, r2, #1
 800472a:	601e      	str	r6, [r3, #0]
 800472c:	dc2b      	bgt.n	8004786 <_vfprintf_r+0x1032>
 800472e:	605d      	str	r5, [r3, #4]
 8004730:	2a07      	cmp	r2, #7
 8004732:	440d      	add	r5, r1
 8004734:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 8004738:	dd08      	ble.n	800474c <_vfprintf_r+0xff8>
 800473a:	aa28      	add	r2, sp, #160	; 0xa0
 800473c:	4649      	mov	r1, r9
 800473e:	4658      	mov	r0, fp
 8004740:	f002 f9db 	bl	8006afa <__sprint_r>
 8004744:	2800      	cmp	r0, #0
 8004746:	f040 8234 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 800474a:	ac2b      	add	r4, sp, #172	; 0xac
 800474c:	9b07      	ldr	r3, [sp, #28]
 800474e:	9a08      	ldr	r2, [sp, #32]
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	9b08      	ldr	r3, [sp, #32]
 8004754:	6063      	str	r3, [r4, #4]
 8004756:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004758:	4413      	add	r3, r2
 800475a:	932a      	str	r3, [sp, #168]	; 0xa8
 800475c:	e5d7      	b.n	800430e <_vfprintf_r+0xbba>
 800475e:	aa28      	add	r2, sp, #160	; 0xa0
 8004760:	4649      	mov	r1, r9
 8004762:	4658      	mov	r0, fp
 8004764:	f002 f9c9 	bl	8006afa <__sprint_r>
 8004768:	2800      	cmp	r0, #0
 800476a:	f040 8222 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 800476e:	ac2b      	add	r4, sp, #172	; 0xac
 8004770:	e7b7      	b.n	80046e2 <_vfprintf_r+0xf8e>
 8004772:	aa28      	add	r2, sp, #160	; 0xa0
 8004774:	4649      	mov	r1, r9
 8004776:	4658      	mov	r0, fp
 8004778:	f002 f9bf 	bl	8006afa <__sprint_r>
 800477c:	2800      	cmp	r0, #0
 800477e:	f040 8218 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004782:	ac2b      	add	r4, sp, #172	; 0xac
 8004784:	e7c3      	b.n	800470e <_vfprintf_r+0xfba>
 8004786:	3110      	adds	r1, #16
 8004788:	2a07      	cmp	r2, #7
 800478a:	605f      	str	r7, [r3, #4]
 800478c:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8004790:	dd08      	ble.n	80047a4 <_vfprintf_r+0x1050>
 8004792:	aa28      	add	r2, sp, #160	; 0xa0
 8004794:	4649      	mov	r1, r9
 8004796:	4658      	mov	r0, fp
 8004798:	f002 f9af 	bl	8006afa <__sprint_r>
 800479c:	2800      	cmp	r0, #0
 800479e:	f040 8208 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80047a2:	ac2b      	add	r4, sp, #172	; 0xac
 80047a4:	3d10      	subs	r5, #16
 80047a6:	4623      	mov	r3, r4
 80047a8:	e7b8      	b.n	800471c <_vfprintf_r+0xfc8>
 80047aa:	bf00      	nop
 80047ac:	0800771a 	.word	0x0800771a
 80047b0:	0800772c 	.word	0x0800772c
 80047b4:	9b08      	ldr	r3, [sp, #32]
 80047b6:	42b3      	cmp	r3, r6
 80047b8:	bfa8      	it	ge
 80047ba:	4633      	movge	r3, r6
 80047bc:	2b00      	cmp	r3, #0
 80047be:	461d      	mov	r5, r3
 80047c0:	dd0c      	ble.n	80047dc <_vfprintf_r+0x1088>
 80047c2:	9b07      	ldr	r3, [sp, #28]
 80047c4:	e9c4 3500 	strd	r3, r5, [r4]
 80047c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047ca:	442b      	add	r3, r5
 80047cc:	932a      	str	r3, [sp, #168]	; 0xa8
 80047ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80047d0:	3301      	adds	r3, #1
 80047d2:	2b07      	cmp	r3, #7
 80047d4:	9329      	str	r3, [sp, #164]	; 0xa4
 80047d6:	f300 8087 	bgt.w	80048e8 <_vfprintf_r+0x1194>
 80047da:	3408      	adds	r4, #8
 80047dc:	2d00      	cmp	r5, #0
 80047de:	bfb4      	ite	lt
 80047e0:	4635      	movlt	r5, r6
 80047e2:	1b75      	subge	r5, r6, r5
 80047e4:	2d00      	cmp	r5, #0
 80047e6:	dd19      	ble.n	800481c <_vfprintf_r+0x10c8>
 80047e8:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80047ec:	4896      	ldr	r0, [pc, #600]	; (8004a48 <_vfprintf_r+0x12f4>)
 80047ee:	2d10      	cmp	r5, #16
 80047f0:	f103 0301 	add.w	r3, r3, #1
 80047f4:	f104 0108 	add.w	r1, r4, #8
 80047f8:	6020      	str	r0, [r4, #0]
 80047fa:	dc7f      	bgt.n	80048fc <_vfprintf_r+0x11a8>
 80047fc:	6065      	str	r5, [r4, #4]
 80047fe:	2b07      	cmp	r3, #7
 8004800:	4415      	add	r5, r2
 8004802:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8004806:	f340 808c 	ble.w	8004922 <_vfprintf_r+0x11ce>
 800480a:	aa28      	add	r2, sp, #160	; 0xa0
 800480c:	4649      	mov	r1, r9
 800480e:	4658      	mov	r0, fp
 8004810:	f002 f973 	bl	8006afa <__sprint_r>
 8004814:	2800      	cmp	r0, #0
 8004816:	f040 81cc 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 800481a:	ac2b      	add	r4, sp, #172	; 0xac
 800481c:	9b07      	ldr	r3, [sp, #28]
 800481e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8004822:	441e      	add	r6, r3
 8004824:	d00a      	beq.n	800483c <_vfprintf_r+0x10e8>
 8004826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004828:	2b00      	cmp	r3, #0
 800482a:	d17c      	bne.n	8004926 <_vfprintf_r+0x11d2>
 800482c:	2f00      	cmp	r7, #0
 800482e:	d17c      	bne.n	800492a <_vfprintf_r+0x11d6>
 8004830:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004834:	4413      	add	r3, r2
 8004836:	429e      	cmp	r6, r3
 8004838:	bf28      	it	cs
 800483a:	461e      	movcs	r6, r3
 800483c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800483e:	9a08      	ldr	r2, [sp, #32]
 8004840:	4293      	cmp	r3, r2
 8004842:	db02      	blt.n	800484a <_vfprintf_r+0x10f6>
 8004844:	f01a 0f01 	tst.w	sl, #1
 8004848:	d00e      	beq.n	8004868 <_vfprintf_r+0x1114>
 800484a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800484c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800484e:	6023      	str	r3, [r4, #0]
 8004850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004852:	6063      	str	r3, [r4, #4]
 8004854:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004856:	4413      	add	r3, r2
 8004858:	932a      	str	r3, [sp, #168]	; 0xa8
 800485a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800485c:	3301      	adds	r3, #1
 800485e:	2b07      	cmp	r3, #7
 8004860:	9329      	str	r3, [sp, #164]	; 0xa4
 8004862:	f300 80dd 	bgt.w	8004a20 <_vfprintf_r+0x12cc>
 8004866:	3408      	adds	r4, #8
 8004868:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800486a:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800486e:	4413      	add	r3, r2
 8004870:	1b55      	subs	r5, r2, r5
 8004872:	1b9b      	subs	r3, r3, r6
 8004874:	429d      	cmp	r5, r3
 8004876:	bfa8      	it	ge
 8004878:	461d      	movge	r5, r3
 800487a:	2d00      	cmp	r5, #0
 800487c:	dd0b      	ble.n	8004896 <_vfprintf_r+0x1142>
 800487e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004880:	e9c4 6500 	strd	r6, r5, [r4]
 8004884:	442b      	add	r3, r5
 8004886:	932a      	str	r3, [sp, #168]	; 0xa8
 8004888:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800488a:	3301      	adds	r3, #1
 800488c:	2b07      	cmp	r3, #7
 800488e:	9329      	str	r3, [sp, #164]	; 0xa4
 8004890:	f300 80d0 	bgt.w	8004a34 <_vfprintf_r+0x12e0>
 8004894:	3408      	adds	r4, #8
 8004896:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004898:	9a08      	ldr	r2, [sp, #32]
 800489a:	2d00      	cmp	r5, #0
 800489c:	eba2 0303 	sub.w	r3, r2, r3
 80048a0:	bfb4      	ite	lt
 80048a2:	461d      	movlt	r5, r3
 80048a4:	1b5d      	subge	r5, r3, r5
 80048a6:	2d00      	cmp	r5, #0
 80048a8:	f77f ad38 	ble.w	800431c <_vfprintf_r+0xbc8>
 80048ac:	2710      	movs	r7, #16
 80048ae:	4e66      	ldr	r6, [pc, #408]	; (8004a48 <_vfprintf_r+0x12f4>)
 80048b0:	2d10      	cmp	r5, #16
 80048b2:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80048b6:	f104 0108 	add.w	r1, r4, #8
 80048ba:	f103 0301 	add.w	r3, r3, #1
 80048be:	6026      	str	r6, [r4, #0]
 80048c0:	f77f aec8 	ble.w	8004654 <_vfprintf_r+0xf00>
 80048c4:	3210      	adds	r2, #16
 80048c6:	2b07      	cmp	r3, #7
 80048c8:	6067      	str	r7, [r4, #4]
 80048ca:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 80048ce:	dd08      	ble.n	80048e2 <_vfprintf_r+0x118e>
 80048d0:	aa28      	add	r2, sp, #160	; 0xa0
 80048d2:	4649      	mov	r1, r9
 80048d4:	4658      	mov	r0, fp
 80048d6:	f002 f910 	bl	8006afa <__sprint_r>
 80048da:	2800      	cmp	r0, #0
 80048dc:	f040 8169 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80048e0:	a92b      	add	r1, sp, #172	; 0xac
 80048e2:	3d10      	subs	r5, #16
 80048e4:	460c      	mov	r4, r1
 80048e6:	e7e3      	b.n	80048b0 <_vfprintf_r+0x115c>
 80048e8:	aa28      	add	r2, sp, #160	; 0xa0
 80048ea:	4649      	mov	r1, r9
 80048ec:	4658      	mov	r0, fp
 80048ee:	f002 f904 	bl	8006afa <__sprint_r>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	f040 815d 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80048f8:	ac2b      	add	r4, sp, #172	; 0xac
 80048fa:	e76f      	b.n	80047dc <_vfprintf_r+0x1088>
 80048fc:	2010      	movs	r0, #16
 80048fe:	2b07      	cmp	r3, #7
 8004900:	4402      	add	r2, r0
 8004902:	6060      	str	r0, [r4, #4]
 8004904:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8004908:	dd08      	ble.n	800491c <_vfprintf_r+0x11c8>
 800490a:	aa28      	add	r2, sp, #160	; 0xa0
 800490c:	4649      	mov	r1, r9
 800490e:	4658      	mov	r0, fp
 8004910:	f002 f8f3 	bl	8006afa <__sprint_r>
 8004914:	2800      	cmp	r0, #0
 8004916:	f040 814c 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 800491a:	a92b      	add	r1, sp, #172	; 0xac
 800491c:	3d10      	subs	r5, #16
 800491e:	460c      	mov	r4, r1
 8004920:	e762      	b.n	80047e8 <_vfprintf_r+0x1094>
 8004922:	460c      	mov	r4, r1
 8004924:	e77a      	b.n	800481c <_vfprintf_r+0x10c8>
 8004926:	2f00      	cmp	r7, #0
 8004928:	d04a      	beq.n	80049c0 <_vfprintf_r+0x126c>
 800492a:	3f01      	subs	r7, #1
 800492c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800492e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004934:	6063      	str	r3, [r4, #4]
 8004936:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004938:	4413      	add	r3, r2
 800493a:	932a      	str	r3, [sp, #168]	; 0xa8
 800493c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800493e:	3301      	adds	r3, #1
 8004940:	2b07      	cmp	r3, #7
 8004942:	9329      	str	r3, [sp, #164]	; 0xa4
 8004944:	dc43      	bgt.n	80049ce <_vfprintf_r+0x127a>
 8004946:	3408      	adds	r4, #8
 8004948:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800494c:	4413      	add	r3, r2
 800494e:	1b9a      	subs	r2, r3, r6
 8004950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	4293      	cmp	r3, r2
 8004956:	bfa8      	it	ge
 8004958:	4613      	movge	r3, r2
 800495a:	2b00      	cmp	r3, #0
 800495c:	461d      	mov	r5, r3
 800495e:	dd0a      	ble.n	8004976 <_vfprintf_r+0x1222>
 8004960:	e9c4 6300 	strd	r6, r3, [r4]
 8004964:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004966:	442b      	add	r3, r5
 8004968:	932a      	str	r3, [sp, #168]	; 0xa8
 800496a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800496c:	3301      	adds	r3, #1
 800496e:	2b07      	cmp	r3, #7
 8004970:	9329      	str	r3, [sp, #164]	; 0xa4
 8004972:	dc36      	bgt.n	80049e2 <_vfprintf_r+0x128e>
 8004974:	3408      	adds	r4, #8
 8004976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004978:	2d00      	cmp	r5, #0
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	bfb4      	ite	lt
 800497e:	461d      	movlt	r5, r3
 8004980:	1b5d      	subge	r5, r3, r5
 8004982:	2d00      	cmp	r5, #0
 8004984:	dd18      	ble.n	80049b8 <_vfprintf_r+0x1264>
 8004986:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 800498a:	482f      	ldr	r0, [pc, #188]	; (8004a48 <_vfprintf_r+0x12f4>)
 800498c:	2d10      	cmp	r5, #16
 800498e:	f102 0201 	add.w	r2, r2, #1
 8004992:	f104 0108 	add.w	r1, r4, #8
 8004996:	6020      	str	r0, [r4, #0]
 8004998:	dc2d      	bgt.n	80049f6 <_vfprintf_r+0x12a2>
 800499a:	442b      	add	r3, r5
 800499c:	2a07      	cmp	r2, #7
 800499e:	6065      	str	r5, [r4, #4]
 80049a0:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80049a4:	dd3a      	ble.n	8004a1c <_vfprintf_r+0x12c8>
 80049a6:	aa28      	add	r2, sp, #160	; 0xa0
 80049a8:	4649      	mov	r1, r9
 80049aa:	4658      	mov	r0, fp
 80049ac:	f002 f8a5 	bl	8006afa <__sprint_r>
 80049b0:	2800      	cmp	r0, #0
 80049b2:	f040 80fe 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80049b6:	ac2b      	add	r4, sp, #172	; 0xac
 80049b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	441e      	add	r6, r3
 80049be:	e732      	b.n	8004826 <_vfprintf_r+0x10d2>
 80049c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049c2:	3b01      	subs	r3, #1
 80049c4:	930c      	str	r3, [sp, #48]	; 0x30
 80049c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049c8:	3b01      	subs	r3, #1
 80049ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80049cc:	e7ae      	b.n	800492c <_vfprintf_r+0x11d8>
 80049ce:	aa28      	add	r2, sp, #160	; 0xa0
 80049d0:	4649      	mov	r1, r9
 80049d2:	4658      	mov	r0, fp
 80049d4:	f002 f891 	bl	8006afa <__sprint_r>
 80049d8:	2800      	cmp	r0, #0
 80049da:	f040 80ea 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80049de:	ac2b      	add	r4, sp, #172	; 0xac
 80049e0:	e7b2      	b.n	8004948 <_vfprintf_r+0x11f4>
 80049e2:	aa28      	add	r2, sp, #160	; 0xa0
 80049e4:	4649      	mov	r1, r9
 80049e6:	4658      	mov	r0, fp
 80049e8:	f002 f887 	bl	8006afa <__sprint_r>
 80049ec:	2800      	cmp	r0, #0
 80049ee:	f040 80e0 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 80049f2:	ac2b      	add	r4, sp, #172	; 0xac
 80049f4:	e7bf      	b.n	8004976 <_vfprintf_r+0x1222>
 80049f6:	2010      	movs	r0, #16
 80049f8:	2a07      	cmp	r2, #7
 80049fa:	4403      	add	r3, r0
 80049fc:	6060      	str	r0, [r4, #4]
 80049fe:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004a02:	dd08      	ble.n	8004a16 <_vfprintf_r+0x12c2>
 8004a04:	aa28      	add	r2, sp, #160	; 0xa0
 8004a06:	4649      	mov	r1, r9
 8004a08:	4658      	mov	r0, fp
 8004a0a:	f002 f876 	bl	8006afa <__sprint_r>
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	f040 80cf 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004a14:	a92b      	add	r1, sp, #172	; 0xac
 8004a16:	3d10      	subs	r5, #16
 8004a18:	460c      	mov	r4, r1
 8004a1a:	e7b4      	b.n	8004986 <_vfprintf_r+0x1232>
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	e7cb      	b.n	80049b8 <_vfprintf_r+0x1264>
 8004a20:	aa28      	add	r2, sp, #160	; 0xa0
 8004a22:	4649      	mov	r1, r9
 8004a24:	4658      	mov	r0, fp
 8004a26:	f002 f868 	bl	8006afa <__sprint_r>
 8004a2a:	2800      	cmp	r0, #0
 8004a2c:	f040 80c1 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004a30:	ac2b      	add	r4, sp, #172	; 0xac
 8004a32:	e719      	b.n	8004868 <_vfprintf_r+0x1114>
 8004a34:	aa28      	add	r2, sp, #160	; 0xa0
 8004a36:	4649      	mov	r1, r9
 8004a38:	4658      	mov	r0, fp
 8004a3a:	f002 f85e 	bl	8006afa <__sprint_r>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f040 80b7 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004a44:	ac2b      	add	r4, sp, #172	; 0xac
 8004a46:	e726      	b.n	8004896 <_vfprintf_r+0x1142>
 8004a48:	0800772c 	.word	0x0800772c
 8004a4c:	9a08      	ldr	r2, [sp, #32]
 8004a4e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004a50:	2a01      	cmp	r2, #1
 8004a52:	9a07      	ldr	r2, [sp, #28]
 8004a54:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004a56:	6022      	str	r2, [r4, #0]
 8004a58:	f04f 0201 	mov.w	r2, #1
 8004a5c:	f105 0501 	add.w	r5, r5, #1
 8004a60:	f103 0301 	add.w	r3, r3, #1
 8004a64:	f104 0608 	add.w	r6, r4, #8
 8004a68:	6062      	str	r2, [r4, #4]
 8004a6a:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8004a6e:	dc02      	bgt.n	8004a76 <_vfprintf_r+0x1322>
 8004a70:	f01a 0f01 	tst.w	sl, #1
 8004a74:	d077      	beq.n	8004b66 <_vfprintf_r+0x1412>
 8004a76:	2b07      	cmp	r3, #7
 8004a78:	dd08      	ble.n	8004a8c <_vfprintf_r+0x1338>
 8004a7a:	aa28      	add	r2, sp, #160	; 0xa0
 8004a7c:	4649      	mov	r1, r9
 8004a7e:	4658      	mov	r0, fp
 8004a80:	f002 f83b 	bl	8006afa <__sprint_r>
 8004a84:	2800      	cmp	r0, #0
 8004a86:	f040 8094 	bne.w	8004bb2 <_vfprintf_r+0x145e>
 8004a8a:	ae2b      	add	r6, sp, #172	; 0xac
 8004a8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004a8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a90:	6033      	str	r3, [r6, #0]
 8004a92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a94:	6073      	str	r3, [r6, #4]
 8004a96:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004a98:	4413      	add	r3, r2
 8004a9a:	932a      	str	r3, [sp, #168]	; 0xa8
 8004a9c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	2b07      	cmp	r3, #7
 8004aa2:	9329      	str	r3, [sp, #164]	; 0xa4
 8004aa4:	dc31      	bgt.n	8004b0a <_vfprintf_r+0x13b6>
 8004aa6:	3608      	adds	r6, #8
 8004aa8:	9b08      	ldr	r3, [sp, #32]
 8004aaa:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004aae:	1e5c      	subs	r4, r3, #1
 8004ab0:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004ab4:	f7fb ff78 	bl	80009a8 <__aeabi_dcmpeq>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d12f      	bne.n	8004b1c <_vfprintf_r+0x13c8>
 8004abc:	9b07      	ldr	r3, [sp, #28]
 8004abe:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	e9c6 3400 	strd	r3, r4, [r6]
 8004ac6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004ac8:	9908      	ldr	r1, [sp, #32]
 8004aca:	3201      	adds	r2, #1
 8004acc:	3b01      	subs	r3, #1
 8004ace:	440b      	add	r3, r1
 8004ad0:	2a07      	cmp	r2, #7
 8004ad2:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004ad6:	dd49      	ble.n	8004b6c <_vfprintf_r+0x1418>
 8004ad8:	aa28      	add	r2, sp, #160	; 0xa0
 8004ada:	4649      	mov	r1, r9
 8004adc:	4658      	mov	r0, fp
 8004ade:	f002 f80c 	bl	8006afa <__sprint_r>
 8004ae2:	2800      	cmp	r0, #0
 8004ae4:	d165      	bne.n	8004bb2 <_vfprintf_r+0x145e>
 8004ae6:	ae2b      	add	r6, sp, #172	; 0xac
 8004ae8:	ab24      	add	r3, sp, #144	; 0x90
 8004aea:	6033      	str	r3, [r6, #0]
 8004aec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004aee:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004af0:	6073      	str	r3, [r6, #4]
 8004af2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004af4:	4413      	add	r3, r2
 8004af6:	932a      	str	r3, [sp, #168]	; 0xa8
 8004af8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004afa:	3301      	adds	r3, #1
 8004afc:	2b07      	cmp	r3, #7
 8004afe:	9329      	str	r3, [sp, #164]	; 0xa4
 8004b00:	f73f adaf 	bgt.w	8004662 <_vfprintf_r+0xf0e>
 8004b04:	f106 0408 	add.w	r4, r6, #8
 8004b08:	e408      	b.n	800431c <_vfprintf_r+0xbc8>
 8004b0a:	aa28      	add	r2, sp, #160	; 0xa0
 8004b0c:	4649      	mov	r1, r9
 8004b0e:	4658      	mov	r0, fp
 8004b10:	f001 fff3 	bl	8006afa <__sprint_r>
 8004b14:	2800      	cmp	r0, #0
 8004b16:	d14c      	bne.n	8004bb2 <_vfprintf_r+0x145e>
 8004b18:	ae2b      	add	r6, sp, #172	; 0xac
 8004b1a:	e7c5      	b.n	8004aa8 <_vfprintf_r+0x1354>
 8004b1c:	2c00      	cmp	r4, #0
 8004b1e:	dde3      	ble.n	8004ae8 <_vfprintf_r+0x1394>
 8004b20:	2710      	movs	r7, #16
 8004b22:	4d3c      	ldr	r5, [pc, #240]	; (8004c14 <_vfprintf_r+0x14c0>)
 8004b24:	2c10      	cmp	r4, #16
 8004b26:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8004b2a:	f106 0108 	add.w	r1, r6, #8
 8004b2e:	f103 0301 	add.w	r3, r3, #1
 8004b32:	6035      	str	r5, [r6, #0]
 8004b34:	dc07      	bgt.n	8004b46 <_vfprintf_r+0x13f2>
 8004b36:	6074      	str	r4, [r6, #4]
 8004b38:	2b07      	cmp	r3, #7
 8004b3a:	4414      	add	r4, r2
 8004b3c:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 8004b40:	dcca      	bgt.n	8004ad8 <_vfprintf_r+0x1384>
 8004b42:	460e      	mov	r6, r1
 8004b44:	e7d0      	b.n	8004ae8 <_vfprintf_r+0x1394>
 8004b46:	3210      	adds	r2, #16
 8004b48:	2b07      	cmp	r3, #7
 8004b4a:	6077      	str	r7, [r6, #4]
 8004b4c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8004b50:	dd06      	ble.n	8004b60 <_vfprintf_r+0x140c>
 8004b52:	aa28      	add	r2, sp, #160	; 0xa0
 8004b54:	4649      	mov	r1, r9
 8004b56:	4658      	mov	r0, fp
 8004b58:	f001 ffcf 	bl	8006afa <__sprint_r>
 8004b5c:	bb48      	cbnz	r0, 8004bb2 <_vfprintf_r+0x145e>
 8004b5e:	a92b      	add	r1, sp, #172	; 0xac
 8004b60:	3c10      	subs	r4, #16
 8004b62:	460e      	mov	r6, r1
 8004b64:	e7de      	b.n	8004b24 <_vfprintf_r+0x13d0>
 8004b66:	2b07      	cmp	r3, #7
 8004b68:	ddbe      	ble.n	8004ae8 <_vfprintf_r+0x1394>
 8004b6a:	e7b5      	b.n	8004ad8 <_vfprintf_r+0x1384>
 8004b6c:	3608      	adds	r6, #8
 8004b6e:	e7bb      	b.n	8004ae8 <_vfprintf_r+0x1394>
 8004b70:	460c      	mov	r4, r1
 8004b72:	f7ff bbd3 	b.w	800431c <_vfprintf_r+0xbc8>
 8004b76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004b7a:	1a9d      	subs	r5, r3, r2
 8004b7c:	2d00      	cmp	r5, #0
 8004b7e:	f77f abd1 	ble.w	8004324 <_vfprintf_r+0xbd0>
 8004b82:	2710      	movs	r7, #16
 8004b84:	4e24      	ldr	r6, [pc, #144]	; (8004c18 <_vfprintf_r+0x14c4>)
 8004b86:	2d10      	cmp	r5, #16
 8004b88:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8004b8c:	6026      	str	r6, [r4, #0]
 8004b8e:	f103 0301 	add.w	r3, r3, #1
 8004b92:	dc18      	bgt.n	8004bc6 <_vfprintf_r+0x1472>
 8004b94:	6065      	str	r5, [r4, #4]
 8004b96:	2b07      	cmp	r3, #7
 8004b98:	4415      	add	r5, r2
 8004b9a:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8004b9e:	f77f abc1 	ble.w	8004324 <_vfprintf_r+0xbd0>
 8004ba2:	aa28      	add	r2, sp, #160	; 0xa0
 8004ba4:	4649      	mov	r1, r9
 8004ba6:	4658      	mov	r0, fp
 8004ba8:	f001 ffa7 	bl	8006afa <__sprint_r>
 8004bac:	2800      	cmp	r0, #0
 8004bae:	f43f abb9 	beq.w	8004324 <_vfprintf_r+0xbd0>
 8004bb2:	f1b8 0f00 	cmp.w	r8, #0
 8004bb6:	f43f a898 	beq.w	8003cea <_vfprintf_r+0x596>
 8004bba:	4641      	mov	r1, r8
 8004bbc:	4658      	mov	r0, fp
 8004bbe:	f001 f88f 	bl	8005ce0 <_free_r>
 8004bc2:	f7ff b892 	b.w	8003cea <_vfprintf_r+0x596>
 8004bc6:	3210      	adds	r2, #16
 8004bc8:	2b07      	cmp	r3, #7
 8004bca:	6067      	str	r7, [r4, #4]
 8004bcc:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8004bd0:	dc02      	bgt.n	8004bd8 <_vfprintf_r+0x1484>
 8004bd2:	3408      	adds	r4, #8
 8004bd4:	3d10      	subs	r5, #16
 8004bd6:	e7d6      	b.n	8004b86 <_vfprintf_r+0x1432>
 8004bd8:	aa28      	add	r2, sp, #160	; 0xa0
 8004bda:	4649      	mov	r1, r9
 8004bdc:	4658      	mov	r0, fp
 8004bde:	f001 ff8c 	bl	8006afa <__sprint_r>
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d1e5      	bne.n	8004bb2 <_vfprintf_r+0x145e>
 8004be6:	ac2b      	add	r4, sp, #172	; 0xac
 8004be8:	e7f4      	b.n	8004bd4 <_vfprintf_r+0x1480>
 8004bea:	4641      	mov	r1, r8
 8004bec:	4658      	mov	r0, fp
 8004bee:	f001 f877 	bl	8005ce0 <_free_r>
 8004bf2:	f7ff bbaf 	b.w	8004354 <_vfprintf_r+0xc00>
 8004bf6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004bf8:	b91b      	cbnz	r3, 8004c02 <_vfprintf_r+0x14ae>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	9329      	str	r3, [sp, #164]	; 0xa4
 8004bfe:	f7ff b874 	b.w	8003cea <_vfprintf_r+0x596>
 8004c02:	aa28      	add	r2, sp, #160	; 0xa0
 8004c04:	4649      	mov	r1, r9
 8004c06:	4658      	mov	r0, fp
 8004c08:	f001 ff77 	bl	8006afa <__sprint_r>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	f47f a86c 	bne.w	8003cea <_vfprintf_r+0x596>
 8004c12:	e7f2      	b.n	8004bfa <_vfprintf_r+0x14a6>
 8004c14:	0800772c 	.word	0x0800772c
 8004c18:	0800771c 	.word	0x0800771c

08004c1c <__sbprintf>:
 8004c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c1e:	460c      	mov	r4, r1
 8004c20:	461f      	mov	r7, r3
 8004c22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c24:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8004c28:	9319      	str	r3, [sp, #100]	; 0x64
 8004c2a:	89e3      	ldrh	r3, [r4, #14]
 8004c2c:	8989      	ldrh	r1, [r1, #12]
 8004c2e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004c32:	69e3      	ldr	r3, [r4, #28]
 8004c34:	f021 0102 	bic.w	r1, r1, #2
 8004c38:	9307      	str	r3, [sp, #28]
 8004c3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c3c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8004c40:	a91a      	add	r1, sp, #104	; 0x68
 8004c42:	4615      	mov	r5, r2
 8004c44:	4606      	mov	r6, r0
 8004c46:	9309      	str	r3, [sp, #36]	; 0x24
 8004c48:	9100      	str	r1, [sp, #0]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	9104      	str	r1, [sp, #16]
 8004c4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c52:	a816      	add	r0, sp, #88	; 0x58
 8004c54:	9102      	str	r1, [sp, #8]
 8004c56:	9105      	str	r1, [sp, #20]
 8004c58:	9306      	str	r3, [sp, #24]
 8004c5a:	f001 f929 	bl	8005eb0 <__retarget_lock_init_recursive>
 8004c5e:	462a      	mov	r2, r5
 8004c60:	463b      	mov	r3, r7
 8004c62:	4669      	mov	r1, sp
 8004c64:	4630      	mov	r0, r6
 8004c66:	f7fe fd75 	bl	8003754 <_vfprintf_r>
 8004c6a:	1e05      	subs	r5, r0, #0
 8004c6c:	db07      	blt.n	8004c7e <__sbprintf+0x62>
 8004c6e:	4669      	mov	r1, sp
 8004c70:	4630      	mov	r0, r6
 8004c72:	f000 ff39 	bl	8005ae8 <_fflush_r>
 8004c76:	2800      	cmp	r0, #0
 8004c78:	bf18      	it	ne
 8004c7a:	f04f 35ff 	movne.w	r5, #4294967295
 8004c7e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004c82:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004c84:	065b      	lsls	r3, r3, #25
 8004c86:	bf42      	ittt	mi
 8004c88:	89a3      	ldrhmi	r3, [r4, #12]
 8004c8a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8004c8e:	81a3      	strhmi	r3, [r4, #12]
 8004c90:	f001 f90f 	bl	8005eb2 <__retarget_lock_close_recursive>
 8004c94:	4628      	mov	r0, r5
 8004c96:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8004c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c9c <__swsetup_r>:
 8004c9c:	b538      	push	{r3, r4, r5, lr}
 8004c9e:	4b2a      	ldr	r3, [pc, #168]	; (8004d48 <__swsetup_r+0xac>)
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	460c      	mov	r4, r1
 8004ca6:	b118      	cbz	r0, 8004cb0 <__swsetup_r+0x14>
 8004ca8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004caa:	b90b      	cbnz	r3, 8004cb0 <__swsetup_r+0x14>
 8004cac:	f000 ff88 	bl	8005bc0 <__sinit>
 8004cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	0711      	lsls	r1, r2, #28
 8004cb8:	d422      	bmi.n	8004d00 <__swsetup_r+0x64>
 8004cba:	06d0      	lsls	r0, r2, #27
 8004cbc:	d407      	bmi.n	8004cce <__swsetup_r+0x32>
 8004cbe:	2209      	movs	r2, #9
 8004cc0:	602a      	str	r2, [r5, #0]
 8004cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cc6:	81a3      	strh	r3, [r4, #12]
 8004cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ccc:	e034      	b.n	8004d38 <__swsetup_r+0x9c>
 8004cce:	0751      	lsls	r1, r2, #29
 8004cd0:	d512      	bpl.n	8004cf8 <__swsetup_r+0x5c>
 8004cd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004cd4:	b141      	cbz	r1, 8004ce8 <__swsetup_r+0x4c>
 8004cd6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8004cda:	4299      	cmp	r1, r3
 8004cdc:	d002      	beq.n	8004ce4 <__swsetup_r+0x48>
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f000 fffe 	bl	8005ce0 <_free_r>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	6323      	str	r3, [r4, #48]	; 0x30
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004cee:	81a3      	strh	r3, [r4, #12]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6063      	str	r3, [r4, #4]
 8004cf4:	6923      	ldr	r3, [r4, #16]
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	89a3      	ldrh	r3, [r4, #12]
 8004cfa:	f043 0308 	orr.w	r3, r3, #8
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	6923      	ldr	r3, [r4, #16]
 8004d02:	b94b      	cbnz	r3, 8004d18 <__swsetup_r+0x7c>
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d0e:	d003      	beq.n	8004d18 <__swsetup_r+0x7c>
 8004d10:	4621      	mov	r1, r4
 8004d12:	4628      	mov	r0, r5
 8004d14:	f001 f8fc 	bl	8005f10 <__smakebuf_r>
 8004d18:	89a2      	ldrh	r2, [r4, #12]
 8004d1a:	f012 0301 	ands.w	r3, r2, #1
 8004d1e:	d00c      	beq.n	8004d3a <__swsetup_r+0x9e>
 8004d20:	2300      	movs	r3, #0
 8004d22:	60a3      	str	r3, [r4, #8]
 8004d24:	6963      	ldr	r3, [r4, #20]
 8004d26:	425b      	negs	r3, r3
 8004d28:	61a3      	str	r3, [r4, #24]
 8004d2a:	6923      	ldr	r3, [r4, #16]
 8004d2c:	b953      	cbnz	r3, 8004d44 <__swsetup_r+0xa8>
 8004d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d32:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004d36:	d1c4      	bne.n	8004cc2 <__swsetup_r+0x26>
 8004d38:	bd38      	pop	{r3, r4, r5, pc}
 8004d3a:	0792      	lsls	r2, r2, #30
 8004d3c:	bf58      	it	pl
 8004d3e:	6963      	ldrpl	r3, [r4, #20]
 8004d40:	60a3      	str	r3, [r4, #8]
 8004d42:	e7f2      	b.n	8004d2a <__swsetup_r+0x8e>
 8004d44:	2000      	movs	r0, #0
 8004d46:	e7f7      	b.n	8004d38 <__swsetup_r+0x9c>
 8004d48:	20000010 	.word	0x20000010

08004d4c <register_fini>:
 8004d4c:	4b02      	ldr	r3, [pc, #8]	; (8004d58 <register_fini+0xc>)
 8004d4e:	b113      	cbz	r3, 8004d56 <register_fini+0xa>
 8004d50:	4802      	ldr	r0, [pc, #8]	; (8004d5c <register_fini+0x10>)
 8004d52:	f000 b805 	b.w	8004d60 <atexit>
 8004d56:	4770      	bx	lr
 8004d58:	00000000 	.word	0x00000000
 8004d5c:	08005c11 	.word	0x08005c11

08004d60 <atexit>:
 8004d60:	2300      	movs	r3, #0
 8004d62:	4601      	mov	r1, r0
 8004d64:	461a      	mov	r2, r3
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 bf0c 	b.w	8006b84 <__register_exitproc>

08004d6c <quorem>:
 8004d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d70:	6903      	ldr	r3, [r0, #16]
 8004d72:	690c      	ldr	r4, [r1, #16]
 8004d74:	4680      	mov	r8, r0
 8004d76:	42a3      	cmp	r3, r4
 8004d78:	f2c0 8084 	blt.w	8004e84 <quorem+0x118>
 8004d7c:	3c01      	subs	r4, #1
 8004d7e:	f101 0714 	add.w	r7, r1, #20
 8004d82:	f100 0614 	add.w	r6, r0, #20
 8004d86:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004d8a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004d8e:	3501      	adds	r5, #1
 8004d90:	fbb0 f5f5 	udiv	r5, r0, r5
 8004d94:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004d98:	eb06 030c 	add.w	r3, r6, ip
 8004d9c:	eb07 090c 	add.w	r9, r7, ip
 8004da0:	9301      	str	r3, [sp, #4]
 8004da2:	b39d      	cbz	r5, 8004e0c <quorem+0xa0>
 8004da4:	f04f 0a00 	mov.w	sl, #0
 8004da8:	4638      	mov	r0, r7
 8004daa:	46b6      	mov	lr, r6
 8004dac:	46d3      	mov	fp, sl
 8004dae:	f850 2b04 	ldr.w	r2, [r0], #4
 8004db2:	b293      	uxth	r3, r2
 8004db4:	fb05 a303 	mla	r3, r5, r3, sl
 8004db8:	0c12      	lsrs	r2, r2, #16
 8004dba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004dbe:	fb05 a202 	mla	r2, r5, r2, sl
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	ebab 0303 	sub.w	r3, fp, r3
 8004dc8:	f8de b000 	ldr.w	fp, [lr]
 8004dcc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004dd0:	fa1f fb8b 	uxth.w	fp, fp
 8004dd4:	445b      	add	r3, fp
 8004dd6:	fa1f fb82 	uxth.w	fp, r2
 8004dda:	f8de 2000 	ldr.w	r2, [lr]
 8004dde:	4581      	cmp	r9, r0
 8004de0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004de4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004dee:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004df2:	f84e 3b04 	str.w	r3, [lr], #4
 8004df6:	d2da      	bcs.n	8004dae <quorem+0x42>
 8004df8:	f856 300c 	ldr.w	r3, [r6, ip]
 8004dfc:	b933      	cbnz	r3, 8004e0c <quorem+0xa0>
 8004dfe:	9b01      	ldr	r3, [sp, #4]
 8004e00:	3b04      	subs	r3, #4
 8004e02:	429e      	cmp	r6, r3
 8004e04:	461a      	mov	r2, r3
 8004e06:	d331      	bcc.n	8004e6c <quorem+0x100>
 8004e08:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e0c:	4640      	mov	r0, r8
 8004e0e:	f001 fd05 	bl	800681c <__mcmp>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	db26      	blt.n	8004e64 <quorem+0xf8>
 8004e16:	4630      	mov	r0, r6
 8004e18:	f04f 0c00 	mov.w	ip, #0
 8004e1c:	3501      	adds	r5, #1
 8004e1e:	f857 1b04 	ldr.w	r1, [r7], #4
 8004e22:	f8d0 e000 	ldr.w	lr, [r0]
 8004e26:	b28b      	uxth	r3, r1
 8004e28:	ebac 0303 	sub.w	r3, ip, r3
 8004e2c:	fa1f f28e 	uxth.w	r2, lr
 8004e30:	4413      	add	r3, r2
 8004e32:	0c0a      	lsrs	r2, r1, #16
 8004e34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004e38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e42:	45b9      	cmp	r9, r7
 8004e44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004e48:	f840 3b04 	str.w	r3, [r0], #4
 8004e4c:	d2e7      	bcs.n	8004e1e <quorem+0xb2>
 8004e4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004e52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004e56:	b92a      	cbnz	r2, 8004e64 <quorem+0xf8>
 8004e58:	3b04      	subs	r3, #4
 8004e5a:	429e      	cmp	r6, r3
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	d30b      	bcc.n	8004e78 <quorem+0x10c>
 8004e60:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e64:	4628      	mov	r0, r5
 8004e66:	b003      	add	sp, #12
 8004e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	3b04      	subs	r3, #4
 8004e70:	2a00      	cmp	r2, #0
 8004e72:	d1c9      	bne.n	8004e08 <quorem+0x9c>
 8004e74:	3c01      	subs	r4, #1
 8004e76:	e7c4      	b.n	8004e02 <quorem+0x96>
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	3b04      	subs	r3, #4
 8004e7c:	2a00      	cmp	r2, #0
 8004e7e:	d1ef      	bne.n	8004e60 <quorem+0xf4>
 8004e80:	3c01      	subs	r4, #1
 8004e82:	e7ea      	b.n	8004e5a <quorem+0xee>
 8004e84:	2000      	movs	r0, #0
 8004e86:	e7ee      	b.n	8004e66 <quorem+0xfa>

08004e88 <_dtoa_r>:
 8004e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	461f      	mov	r7, r3
 8004e90:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004e92:	b095      	sub	sp, #84	; 0x54
 8004e94:	4604      	mov	r4, r0
 8004e96:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004e98:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004e9c:	b141      	cbz	r1, 8004eb0 <_dtoa_r+0x28>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004ea2:	4093      	lsls	r3, r2
 8004ea4:	608b      	str	r3, [r1, #8]
 8004ea6:	604a      	str	r2, [r1, #4]
 8004ea8:	f001 faf3 	bl	8006492 <_Bfree>
 8004eac:	2300      	movs	r3, #0
 8004eae:	6423      	str	r3, [r4, #64]	; 0x40
 8004eb0:	1e3b      	subs	r3, r7, #0
 8004eb2:	bfaf      	iteee	ge
 8004eb4:	2300      	movge	r3, #0
 8004eb6:	2201      	movlt	r2, #1
 8004eb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004ebc:	9303      	strlt	r3, [sp, #12]
 8004ebe:	bfa8      	it	ge
 8004ec0:	602b      	strge	r3, [r5, #0]
 8004ec2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ec6:	4bb0      	ldr	r3, [pc, #704]	; (8005188 <_dtoa_r+0x300>)
 8004ec8:	bfb8      	it	lt
 8004eca:	602a      	strlt	r2, [r5, #0]
 8004ecc:	ea33 0308 	bics.w	r3, r3, r8
 8004ed0:	d116      	bne.n	8004f00 <_dtoa_r+0x78>
 8004ed2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004ed6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	9b02      	ldr	r3, [sp, #8]
 8004edc:	b923      	cbnz	r3, 8004ee8 <_dtoa_r+0x60>
 8004ede:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	f000 853f 	beq.w	8005966 <_dtoa_r+0xade>
 8004ee8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004eea:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 800519c <_dtoa_r+0x314>
 8004eee:	b11b      	cbz	r3, 8004ef8 <_dtoa_r+0x70>
 8004ef0:	f10b 0303 	add.w	r3, fp, #3
 8004ef4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	4658      	mov	r0, fp
 8004efa:	b015      	add	sp, #84	; 0x54
 8004efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004f04:	2200      	movs	r2, #0
 8004f06:	2300      	movs	r3, #0
 8004f08:	4630      	mov	r0, r6
 8004f0a:	4639      	mov	r1, r7
 8004f0c:	f7fb fd4c 	bl	80009a8 <__aeabi_dcmpeq>
 8004f10:	4682      	mov	sl, r0
 8004f12:	b160      	cbz	r0, 8004f2e <_dtoa_r+0xa6>
 8004f14:	2301      	movs	r3, #1
 8004f16:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 851e 	beq.w	800595e <_dtoa_r+0xad6>
 8004f22:	4b9a      	ldr	r3, [pc, #616]	; (800518c <_dtoa_r+0x304>)
 8004f24:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f26:	f103 3bff 	add.w	fp, r3, #4294967295
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	e7e4      	b.n	8004ef8 <_dtoa_r+0x70>
 8004f2e:	ab12      	add	r3, sp, #72	; 0x48
 8004f30:	9301      	str	r3, [sp, #4]
 8004f32:	ab13      	add	r3, sp, #76	; 0x4c
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	4632      	mov	r2, r6
 8004f38:	463b      	mov	r3, r7
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	f001 fce6 	bl	800690c <__d2b>
 8004f40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004f44:	9006      	str	r0, [sp, #24]
 8004f46:	2d00      	cmp	r5, #0
 8004f48:	d07d      	beq.n	8005046 <_dtoa_r+0x1be>
 8004f4a:	46b0      	mov	r8, r6
 8004f4c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004f50:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004f54:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004f58:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004f5c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004f60:	2200      	movs	r2, #0
 8004f62:	4b8b      	ldr	r3, [pc, #556]	; (8005190 <_dtoa_r+0x308>)
 8004f64:	4640      	mov	r0, r8
 8004f66:	4649      	mov	r1, r9
 8004f68:	f7fb f8fe 	bl	8000168 <__aeabi_dsub>
 8004f6c:	a380      	add	r3, pc, #512	; (adr r3, 8005170 <_dtoa_r+0x2e8>)
 8004f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f72:	f7fb fab1 	bl	80004d8 <__aeabi_dmul>
 8004f76:	a380      	add	r3, pc, #512	; (adr r3, 8005178 <_dtoa_r+0x2f0>)
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f7fb f8f6 	bl	800016c <__adddf3>
 8004f80:	4606      	mov	r6, r0
 8004f82:	4628      	mov	r0, r5
 8004f84:	460f      	mov	r7, r1
 8004f86:	f7fb fa3d 	bl	8000404 <__aeabi_i2d>
 8004f8a:	a37d      	add	r3, pc, #500	; (adr r3, 8005180 <_dtoa_r+0x2f8>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb faa2 	bl	80004d8 <__aeabi_dmul>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4630      	mov	r0, r6
 8004f9a:	4639      	mov	r1, r7
 8004f9c:	f7fb f8e6 	bl	800016c <__adddf3>
 8004fa0:	4606      	mov	r6, r0
 8004fa2:	460f      	mov	r7, r1
 8004fa4:	f7fb fd48 	bl	8000a38 <__aeabi_d2iz>
 8004fa8:	2200      	movs	r2, #0
 8004faa:	4682      	mov	sl, r0
 8004fac:	2300      	movs	r3, #0
 8004fae:	4630      	mov	r0, r6
 8004fb0:	4639      	mov	r1, r7
 8004fb2:	f7fb fd03 	bl	80009bc <__aeabi_dcmplt>
 8004fb6:	b148      	cbz	r0, 8004fcc <_dtoa_r+0x144>
 8004fb8:	4650      	mov	r0, sl
 8004fba:	f7fb fa23 	bl	8000404 <__aeabi_i2d>
 8004fbe:	4632      	mov	r2, r6
 8004fc0:	463b      	mov	r3, r7
 8004fc2:	f7fb fcf1 	bl	80009a8 <__aeabi_dcmpeq>
 8004fc6:	b908      	cbnz	r0, 8004fcc <_dtoa_r+0x144>
 8004fc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fcc:	f1ba 0f16 	cmp.w	sl, #22
 8004fd0:	d85a      	bhi.n	8005088 <_dtoa_r+0x200>
 8004fd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fd6:	496f      	ldr	r1, [pc, #444]	; (8005194 <_dtoa_r+0x30c>)
 8004fd8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fe0:	f7fb fd0a 	bl	80009f8 <__aeabi_dcmpgt>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d051      	beq.n	800508c <_dtoa_r+0x204>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fee:	930d      	str	r3, [sp, #52]	; 0x34
 8004ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ff2:	1b5d      	subs	r5, r3, r5
 8004ff4:	1e6b      	subs	r3, r5, #1
 8004ff6:	9307      	str	r3, [sp, #28]
 8004ff8:	bf43      	ittte	mi
 8004ffa:	2300      	movmi	r3, #0
 8004ffc:	f1c5 0901 	rsbmi	r9, r5, #1
 8005000:	9307      	strmi	r3, [sp, #28]
 8005002:	f04f 0900 	movpl.w	r9, #0
 8005006:	f1ba 0f00 	cmp.w	sl, #0
 800500a:	db41      	blt.n	8005090 <_dtoa_r+0x208>
 800500c:	9b07      	ldr	r3, [sp, #28]
 800500e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005012:	4453      	add	r3, sl
 8005014:	9307      	str	r3, [sp, #28]
 8005016:	2300      	movs	r3, #0
 8005018:	9308      	str	r3, [sp, #32]
 800501a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800501c:	2b09      	cmp	r3, #9
 800501e:	f200 808c 	bhi.w	800513a <_dtoa_r+0x2b2>
 8005022:	2b05      	cmp	r3, #5
 8005024:	bfc4      	itt	gt
 8005026:	3b04      	subgt	r3, #4
 8005028:	931e      	strgt	r3, [sp, #120]	; 0x78
 800502a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800502c:	bfc8      	it	gt
 800502e:	2500      	movgt	r5, #0
 8005030:	f1a3 0302 	sub.w	r3, r3, #2
 8005034:	bfd8      	it	le
 8005036:	2501      	movle	r5, #1
 8005038:	2b03      	cmp	r3, #3
 800503a:	f200 808a 	bhi.w	8005152 <_dtoa_r+0x2ca>
 800503e:	e8df f003 	tbb	[pc, r3]
 8005042:	7a78      	.short	0x7a78
 8005044:	6c2f      	.short	0x6c2f
 8005046:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800504a:	441d      	add	r5, r3
 800504c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005050:	2820      	cmp	r0, #32
 8005052:	dd13      	ble.n	800507c <_dtoa_r+0x1f4>
 8005054:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005058:	9b02      	ldr	r3, [sp, #8]
 800505a:	fa08 f800 	lsl.w	r8, r8, r0
 800505e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005062:	fa23 f000 	lsr.w	r0, r3, r0
 8005066:	ea48 0000 	orr.w	r0, r8, r0
 800506a:	f7fb f9bb 	bl	80003e4 <__aeabi_ui2d>
 800506e:	2301      	movs	r3, #1
 8005070:	4680      	mov	r8, r0
 8005072:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005076:	3d01      	subs	r5, #1
 8005078:	9310      	str	r3, [sp, #64]	; 0x40
 800507a:	e771      	b.n	8004f60 <_dtoa_r+0xd8>
 800507c:	9b02      	ldr	r3, [sp, #8]
 800507e:	f1c0 0020 	rsb	r0, r0, #32
 8005082:	fa03 f000 	lsl.w	r0, r3, r0
 8005086:	e7f0      	b.n	800506a <_dtoa_r+0x1e2>
 8005088:	2301      	movs	r3, #1
 800508a:	e7b0      	b.n	8004fee <_dtoa_r+0x166>
 800508c:	900d      	str	r0, [sp, #52]	; 0x34
 800508e:	e7af      	b.n	8004ff0 <_dtoa_r+0x168>
 8005090:	f1ca 0300 	rsb	r3, sl, #0
 8005094:	9308      	str	r3, [sp, #32]
 8005096:	2300      	movs	r3, #0
 8005098:	eba9 090a 	sub.w	r9, r9, sl
 800509c:	930c      	str	r3, [sp, #48]	; 0x30
 800509e:	e7bc      	b.n	800501a <_dtoa_r+0x192>
 80050a0:	2301      	movs	r3, #1
 80050a2:	9309      	str	r3, [sp, #36]	; 0x24
 80050a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	dd56      	ble.n	8005158 <_dtoa_r+0x2d0>
 80050aa:	4698      	mov	r8, r3
 80050ac:	9304      	str	r3, [sp, #16]
 80050ae:	2200      	movs	r2, #0
 80050b0:	6462      	str	r2, [r4, #68]	; 0x44
 80050b2:	2204      	movs	r2, #4
 80050b4:	f102 0014 	add.w	r0, r2, #20
 80050b8:	4298      	cmp	r0, r3
 80050ba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80050bc:	d951      	bls.n	8005162 <_dtoa_r+0x2da>
 80050be:	4620      	mov	r0, r4
 80050c0:	f001 f9c2 	bl	8006448 <_Balloc>
 80050c4:	f1b8 0f0e 	cmp.w	r8, #14
 80050c8:	4683      	mov	fp, r0
 80050ca:	6420      	str	r0, [r4, #64]	; 0x40
 80050cc:	f200 80ed 	bhi.w	80052aa <_dtoa_r+0x422>
 80050d0:	2d00      	cmp	r5, #0
 80050d2:	f000 80ea 	beq.w	80052aa <_dtoa_r+0x422>
 80050d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050da:	f1ba 0f00 	cmp.w	sl, #0
 80050de:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80050e2:	dd77      	ble.n	80051d4 <_dtoa_r+0x34c>
 80050e4:	4a2b      	ldr	r2, [pc, #172]	; (8005194 <_dtoa_r+0x30c>)
 80050e6:	f00a 030f 	and.w	r3, sl, #15
 80050ea:	ea4f 162a 	mov.w	r6, sl, asr #4
 80050ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80050f2:	06f0      	lsls	r0, r6, #27
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80050fc:	d568      	bpl.n	80051d0 <_dtoa_r+0x348>
 80050fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005102:	4b25      	ldr	r3, [pc, #148]	; (8005198 <_dtoa_r+0x310>)
 8005104:	2503      	movs	r5, #3
 8005106:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800510a:	f7fb fb0f 	bl	800072c <__aeabi_ddiv>
 800510e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005112:	f006 060f 	and.w	r6, r6, #15
 8005116:	4f20      	ldr	r7, [pc, #128]	; (8005198 <_dtoa_r+0x310>)
 8005118:	e04f      	b.n	80051ba <_dtoa_r+0x332>
 800511a:	2301      	movs	r3, #1
 800511c:	9309      	str	r3, [sp, #36]	; 0x24
 800511e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005120:	4453      	add	r3, sl
 8005122:	f103 0801 	add.w	r8, r3, #1
 8005126:	9304      	str	r3, [sp, #16]
 8005128:	4643      	mov	r3, r8
 800512a:	2b01      	cmp	r3, #1
 800512c:	bfb8      	it	lt
 800512e:	2301      	movlt	r3, #1
 8005130:	e7bd      	b.n	80050ae <_dtoa_r+0x226>
 8005132:	2300      	movs	r3, #0
 8005134:	e7b5      	b.n	80050a2 <_dtoa_r+0x21a>
 8005136:	2300      	movs	r3, #0
 8005138:	e7f0      	b.n	800511c <_dtoa_r+0x294>
 800513a:	2501      	movs	r5, #1
 800513c:	2300      	movs	r3, #0
 800513e:	9509      	str	r5, [sp, #36]	; 0x24
 8005140:	931e      	str	r3, [sp, #120]	; 0x78
 8005142:	f04f 33ff 	mov.w	r3, #4294967295
 8005146:	2200      	movs	r2, #0
 8005148:	9304      	str	r3, [sp, #16]
 800514a:	4698      	mov	r8, r3
 800514c:	2312      	movs	r3, #18
 800514e:	921f      	str	r2, [sp, #124]	; 0x7c
 8005150:	e7ad      	b.n	80050ae <_dtoa_r+0x226>
 8005152:	2301      	movs	r3, #1
 8005154:	9309      	str	r3, [sp, #36]	; 0x24
 8005156:	e7f4      	b.n	8005142 <_dtoa_r+0x2ba>
 8005158:	2301      	movs	r3, #1
 800515a:	9304      	str	r3, [sp, #16]
 800515c:	4698      	mov	r8, r3
 800515e:	461a      	mov	r2, r3
 8005160:	e7f5      	b.n	800514e <_dtoa_r+0x2c6>
 8005162:	3101      	adds	r1, #1
 8005164:	6461      	str	r1, [r4, #68]	; 0x44
 8005166:	0052      	lsls	r2, r2, #1
 8005168:	e7a4      	b.n	80050b4 <_dtoa_r+0x22c>
 800516a:	bf00      	nop
 800516c:	f3af 8000 	nop.w
 8005170:	636f4361 	.word	0x636f4361
 8005174:	3fd287a7 	.word	0x3fd287a7
 8005178:	8b60c8b3 	.word	0x8b60c8b3
 800517c:	3fc68a28 	.word	0x3fc68a28
 8005180:	509f79fb 	.word	0x509f79fb
 8005184:	3fd34413 	.word	0x3fd34413
 8005188:	7ff00000 	.word	0x7ff00000
 800518c:	0800771b 	.word	0x0800771b
 8005190:	3ff80000 	.word	0x3ff80000
 8005194:	08007778 	.word	0x08007778
 8005198:	08007750 	.word	0x08007750
 800519c:	08007745 	.word	0x08007745
 80051a0:	07f1      	lsls	r1, r6, #31
 80051a2:	d508      	bpl.n	80051b6 <_dtoa_r+0x32e>
 80051a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80051a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051ac:	f7fb f994 	bl	80004d8 <__aeabi_dmul>
 80051b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80051b4:	3501      	adds	r5, #1
 80051b6:	1076      	asrs	r6, r6, #1
 80051b8:	3708      	adds	r7, #8
 80051ba:	2e00      	cmp	r6, #0
 80051bc:	d1f0      	bne.n	80051a0 <_dtoa_r+0x318>
 80051be:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80051c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c6:	f7fb fab1 	bl	800072c <__aeabi_ddiv>
 80051ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051ce:	e01b      	b.n	8005208 <_dtoa_r+0x380>
 80051d0:	2502      	movs	r5, #2
 80051d2:	e7a0      	b.n	8005116 <_dtoa_r+0x28e>
 80051d4:	f000 80a4 	beq.w	8005320 <_dtoa_r+0x498>
 80051d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80051dc:	f1ca 0600 	rsb	r6, sl, #0
 80051e0:	4ba0      	ldr	r3, [pc, #640]	; (8005464 <_dtoa_r+0x5dc>)
 80051e2:	f006 020f 	and.w	r2, r6, #15
 80051e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	f7fb f973 	bl	80004d8 <__aeabi_dmul>
 80051f2:	2502      	movs	r5, #2
 80051f4:	2300      	movs	r3, #0
 80051f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051fa:	4f9b      	ldr	r7, [pc, #620]	; (8005468 <_dtoa_r+0x5e0>)
 80051fc:	1136      	asrs	r6, r6, #4
 80051fe:	2e00      	cmp	r6, #0
 8005200:	f040 8083 	bne.w	800530a <_dtoa_r+0x482>
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1e0      	bne.n	80051ca <_dtoa_r+0x342>
 8005208:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 808a 	beq.w	8005324 <_dtoa_r+0x49c>
 8005210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005214:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005218:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800521c:	2200      	movs	r2, #0
 800521e:	4b93      	ldr	r3, [pc, #588]	; (800546c <_dtoa_r+0x5e4>)
 8005220:	f7fb fbcc 	bl	80009bc <__aeabi_dcmplt>
 8005224:	2800      	cmp	r0, #0
 8005226:	d07d      	beq.n	8005324 <_dtoa_r+0x49c>
 8005228:	f1b8 0f00 	cmp.w	r8, #0
 800522c:	d07a      	beq.n	8005324 <_dtoa_r+0x49c>
 800522e:	9b04      	ldr	r3, [sp, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	dd36      	ble.n	80052a2 <_dtoa_r+0x41a>
 8005234:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005238:	2200      	movs	r2, #0
 800523a:	4b8d      	ldr	r3, [pc, #564]	; (8005470 <_dtoa_r+0x5e8>)
 800523c:	f7fb f94c 	bl	80004d8 <__aeabi_dmul>
 8005240:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005244:	9e04      	ldr	r6, [sp, #16]
 8005246:	f10a 37ff 	add.w	r7, sl, #4294967295
 800524a:	3501      	adds	r5, #1
 800524c:	4628      	mov	r0, r5
 800524e:	f7fb f8d9 	bl	8000404 <__aeabi_i2d>
 8005252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005256:	f7fb f93f 	bl	80004d8 <__aeabi_dmul>
 800525a:	2200      	movs	r2, #0
 800525c:	4b85      	ldr	r3, [pc, #532]	; (8005474 <_dtoa_r+0x5ec>)
 800525e:	f7fa ff85 	bl	800016c <__adddf3>
 8005262:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005266:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800526a:	950b      	str	r5, [sp, #44]	; 0x2c
 800526c:	2e00      	cmp	r6, #0
 800526e:	d15c      	bne.n	800532a <_dtoa_r+0x4a2>
 8005270:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005274:	2200      	movs	r2, #0
 8005276:	4b80      	ldr	r3, [pc, #512]	; (8005478 <_dtoa_r+0x5f0>)
 8005278:	f7fa ff76 	bl	8000168 <__aeabi_dsub>
 800527c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800527e:	462b      	mov	r3, r5
 8005280:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005284:	f7fb fbb8 	bl	80009f8 <__aeabi_dcmpgt>
 8005288:	2800      	cmp	r0, #0
 800528a:	f040 8282 	bne.w	8005792 <_dtoa_r+0x90a>
 800528e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005292:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005294:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005298:	f7fb fb90 	bl	80009bc <__aeabi_dcmplt>
 800529c:	2800      	cmp	r0, #0
 800529e:	f040 8276 	bne.w	800578e <_dtoa_r+0x906>
 80052a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80052a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f2c0 814c 	blt.w	800554a <_dtoa_r+0x6c2>
 80052b2:	f1ba 0f0e 	cmp.w	sl, #14
 80052b6:	f300 8148 	bgt.w	800554a <_dtoa_r+0x6c2>
 80052ba:	4b6a      	ldr	r3, [pc, #424]	; (8005464 <_dtoa_r+0x5dc>)
 80052bc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80052c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f280 80d8 	bge.w	8005480 <_dtoa_r+0x5f8>
 80052d0:	f1b8 0f00 	cmp.w	r8, #0
 80052d4:	f300 80d4 	bgt.w	8005480 <_dtoa_r+0x5f8>
 80052d8:	f040 8258 	bne.w	800578c <_dtoa_r+0x904>
 80052dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052e0:	2200      	movs	r2, #0
 80052e2:	4b65      	ldr	r3, [pc, #404]	; (8005478 <_dtoa_r+0x5f0>)
 80052e4:	f7fb f8f8 	bl	80004d8 <__aeabi_dmul>
 80052e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052ec:	f7fb fb7a 	bl	80009e4 <__aeabi_dcmpge>
 80052f0:	4646      	mov	r6, r8
 80052f2:	4647      	mov	r7, r8
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f040 822e 	bne.w	8005756 <_dtoa_r+0x8ce>
 80052fa:	2331      	movs	r3, #49	; 0x31
 80052fc:	f10b 0501 	add.w	r5, fp, #1
 8005300:	f88b 3000 	strb.w	r3, [fp]
 8005304:	f10a 0a01 	add.w	sl, sl, #1
 8005308:	e229      	b.n	800575e <_dtoa_r+0x8d6>
 800530a:	07f2      	lsls	r2, r6, #31
 800530c:	d505      	bpl.n	800531a <_dtoa_r+0x492>
 800530e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005312:	f7fb f8e1 	bl	80004d8 <__aeabi_dmul>
 8005316:	2301      	movs	r3, #1
 8005318:	3501      	adds	r5, #1
 800531a:	1076      	asrs	r6, r6, #1
 800531c:	3708      	adds	r7, #8
 800531e:	e76e      	b.n	80051fe <_dtoa_r+0x376>
 8005320:	2502      	movs	r5, #2
 8005322:	e771      	b.n	8005208 <_dtoa_r+0x380>
 8005324:	4657      	mov	r7, sl
 8005326:	4646      	mov	r6, r8
 8005328:	e790      	b.n	800524c <_dtoa_r+0x3c4>
 800532a:	4b4e      	ldr	r3, [pc, #312]	; (8005464 <_dtoa_r+0x5dc>)
 800532c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005330:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005336:	2b00      	cmp	r3, #0
 8005338:	d048      	beq.n	80053cc <_dtoa_r+0x544>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	2000      	movs	r0, #0
 8005340:	494e      	ldr	r1, [pc, #312]	; (800547c <_dtoa_r+0x5f4>)
 8005342:	f7fb f9f3 	bl	800072c <__aeabi_ddiv>
 8005346:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800534a:	f7fa ff0d 	bl	8000168 <__aeabi_dsub>
 800534e:	465d      	mov	r5, fp
 8005350:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005354:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005358:	f7fb fb6e 	bl	8000a38 <__aeabi_d2iz>
 800535c:	9011      	str	r0, [sp, #68]	; 0x44
 800535e:	f7fb f851 	bl	8000404 <__aeabi_i2d>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800536a:	f7fa fefd 	bl	8000168 <__aeabi_dsub>
 800536e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005374:	3330      	adds	r3, #48	; 0x30
 8005376:	f805 3b01 	strb.w	r3, [r5], #1
 800537a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800537e:	f7fb fb1d 	bl	80009bc <__aeabi_dcmplt>
 8005382:	2800      	cmp	r0, #0
 8005384:	d163      	bne.n	800544e <_dtoa_r+0x5c6>
 8005386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800538a:	2000      	movs	r0, #0
 800538c:	4937      	ldr	r1, [pc, #220]	; (800546c <_dtoa_r+0x5e4>)
 800538e:	f7fa feeb 	bl	8000168 <__aeabi_dsub>
 8005392:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005396:	f7fb fb11 	bl	80009bc <__aeabi_dcmplt>
 800539a:	2800      	cmp	r0, #0
 800539c:	f040 80b6 	bne.w	800550c <_dtoa_r+0x684>
 80053a0:	eba5 030b 	sub.w	r3, r5, fp
 80053a4:	429e      	cmp	r6, r3
 80053a6:	f77f af7c 	ble.w	80052a2 <_dtoa_r+0x41a>
 80053aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80053ae:	2200      	movs	r2, #0
 80053b0:	4b2f      	ldr	r3, [pc, #188]	; (8005470 <_dtoa_r+0x5e8>)
 80053b2:	f7fb f891 	bl	80004d8 <__aeabi_dmul>
 80053b6:	2200      	movs	r2, #0
 80053b8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053c0:	4b2b      	ldr	r3, [pc, #172]	; (8005470 <_dtoa_r+0x5e8>)
 80053c2:	f7fb f889 	bl	80004d8 <__aeabi_dmul>
 80053c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053ca:	e7c3      	b.n	8005354 <_dtoa_r+0x4cc>
 80053cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053d0:	f7fb f882 	bl	80004d8 <__aeabi_dmul>
 80053d4:	eb0b 0506 	add.w	r5, fp, r6
 80053d8:	465e      	mov	r6, fp
 80053da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053e2:	f7fb fb29 	bl	8000a38 <__aeabi_d2iz>
 80053e6:	9011      	str	r0, [sp, #68]	; 0x44
 80053e8:	f7fb f80c 	bl	8000404 <__aeabi_i2d>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053f4:	f7fa feb8 	bl	8000168 <__aeabi_dsub>
 80053f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053fe:	3330      	adds	r3, #48	; 0x30
 8005400:	f806 3b01 	strb.w	r3, [r6], #1
 8005404:	42ae      	cmp	r6, r5
 8005406:	f04f 0200 	mov.w	r2, #0
 800540a:	d124      	bne.n	8005456 <_dtoa_r+0x5ce>
 800540c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005410:	4b1a      	ldr	r3, [pc, #104]	; (800547c <_dtoa_r+0x5f4>)
 8005412:	f7fa feab 	bl	800016c <__adddf3>
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800541e:	f7fb faeb 	bl	80009f8 <__aeabi_dcmpgt>
 8005422:	2800      	cmp	r0, #0
 8005424:	d172      	bne.n	800550c <_dtoa_r+0x684>
 8005426:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800542a:	2000      	movs	r0, #0
 800542c:	4913      	ldr	r1, [pc, #76]	; (800547c <_dtoa_r+0x5f4>)
 800542e:	f7fa fe9b 	bl	8000168 <__aeabi_dsub>
 8005432:	4602      	mov	r2, r0
 8005434:	460b      	mov	r3, r1
 8005436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800543a:	f7fb fabf 	bl	80009bc <__aeabi_dcmplt>
 800543e:	2800      	cmp	r0, #0
 8005440:	f43f af2f 	beq.w	80052a2 <_dtoa_r+0x41a>
 8005444:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005448:	1e6a      	subs	r2, r5, #1
 800544a:	2b30      	cmp	r3, #48	; 0x30
 800544c:	d001      	beq.n	8005452 <_dtoa_r+0x5ca>
 800544e:	46ba      	mov	sl, r7
 8005450:	e04b      	b.n	80054ea <_dtoa_r+0x662>
 8005452:	4615      	mov	r5, r2
 8005454:	e7f6      	b.n	8005444 <_dtoa_r+0x5bc>
 8005456:	4b06      	ldr	r3, [pc, #24]	; (8005470 <_dtoa_r+0x5e8>)
 8005458:	f7fb f83e 	bl	80004d8 <__aeabi_dmul>
 800545c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005460:	e7bd      	b.n	80053de <_dtoa_r+0x556>
 8005462:	bf00      	nop
 8005464:	08007778 	.word	0x08007778
 8005468:	08007750 	.word	0x08007750
 800546c:	3ff00000 	.word	0x3ff00000
 8005470:	40240000 	.word	0x40240000
 8005474:	401c0000 	.word	0x401c0000
 8005478:	40140000 	.word	0x40140000
 800547c:	3fe00000 	.word	0x3fe00000
 8005480:	465d      	mov	r5, fp
 8005482:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800548a:	4630      	mov	r0, r6
 800548c:	4639      	mov	r1, r7
 800548e:	f7fb f94d 	bl	800072c <__aeabi_ddiv>
 8005492:	f7fb fad1 	bl	8000a38 <__aeabi_d2iz>
 8005496:	4681      	mov	r9, r0
 8005498:	f7fa ffb4 	bl	8000404 <__aeabi_i2d>
 800549c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054a0:	f7fb f81a 	bl	80004d8 <__aeabi_dmul>
 80054a4:	4602      	mov	r2, r0
 80054a6:	460b      	mov	r3, r1
 80054a8:	4630      	mov	r0, r6
 80054aa:	4639      	mov	r1, r7
 80054ac:	f7fa fe5c 	bl	8000168 <__aeabi_dsub>
 80054b0:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80054b4:	f805 6b01 	strb.w	r6, [r5], #1
 80054b8:	eba5 060b 	sub.w	r6, r5, fp
 80054bc:	45b0      	cmp	r8, r6
 80054be:	4602      	mov	r2, r0
 80054c0:	460b      	mov	r3, r1
 80054c2:	d135      	bne.n	8005530 <_dtoa_r+0x6a8>
 80054c4:	f7fa fe52 	bl	800016c <__adddf3>
 80054c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054cc:	4606      	mov	r6, r0
 80054ce:	460f      	mov	r7, r1
 80054d0:	f7fb fa92 	bl	80009f8 <__aeabi_dcmpgt>
 80054d4:	b9c8      	cbnz	r0, 800550a <_dtoa_r+0x682>
 80054d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054da:	4630      	mov	r0, r6
 80054dc:	4639      	mov	r1, r7
 80054de:	f7fb fa63 	bl	80009a8 <__aeabi_dcmpeq>
 80054e2:	b110      	cbz	r0, 80054ea <_dtoa_r+0x662>
 80054e4:	f019 0f01 	tst.w	r9, #1
 80054e8:	d10f      	bne.n	800550a <_dtoa_r+0x682>
 80054ea:	9906      	ldr	r1, [sp, #24]
 80054ec:	4620      	mov	r0, r4
 80054ee:	f000 ffd0 	bl	8006492 <_Bfree>
 80054f2:	2300      	movs	r3, #0
 80054f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054f6:	702b      	strb	r3, [r5, #0]
 80054f8:	f10a 0301 	add.w	r3, sl, #1
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005500:	2b00      	cmp	r3, #0
 8005502:	f43f acf9 	beq.w	8004ef8 <_dtoa_r+0x70>
 8005506:	601d      	str	r5, [r3, #0]
 8005508:	e4f6      	b.n	8004ef8 <_dtoa_r+0x70>
 800550a:	4657      	mov	r7, sl
 800550c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005510:	1e6b      	subs	r3, r5, #1
 8005512:	2a39      	cmp	r2, #57	; 0x39
 8005514:	d106      	bne.n	8005524 <_dtoa_r+0x69c>
 8005516:	459b      	cmp	fp, r3
 8005518:	d108      	bne.n	800552c <_dtoa_r+0x6a4>
 800551a:	2330      	movs	r3, #48	; 0x30
 800551c:	f88b 3000 	strb.w	r3, [fp]
 8005520:	465b      	mov	r3, fp
 8005522:	3701      	adds	r7, #1
 8005524:	781a      	ldrb	r2, [r3, #0]
 8005526:	3201      	adds	r2, #1
 8005528:	701a      	strb	r2, [r3, #0]
 800552a:	e790      	b.n	800544e <_dtoa_r+0x5c6>
 800552c:	461d      	mov	r5, r3
 800552e:	e7ed      	b.n	800550c <_dtoa_r+0x684>
 8005530:	2200      	movs	r2, #0
 8005532:	4b99      	ldr	r3, [pc, #612]	; (8005798 <_dtoa_r+0x910>)
 8005534:	f7fa ffd0 	bl	80004d8 <__aeabi_dmul>
 8005538:	2200      	movs	r2, #0
 800553a:	2300      	movs	r3, #0
 800553c:	4606      	mov	r6, r0
 800553e:	460f      	mov	r7, r1
 8005540:	f7fb fa32 	bl	80009a8 <__aeabi_dcmpeq>
 8005544:	2800      	cmp	r0, #0
 8005546:	d09e      	beq.n	8005486 <_dtoa_r+0x5fe>
 8005548:	e7cf      	b.n	80054ea <_dtoa_r+0x662>
 800554a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800554c:	2a00      	cmp	r2, #0
 800554e:	f000 8088 	beq.w	8005662 <_dtoa_r+0x7da>
 8005552:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005554:	2a01      	cmp	r2, #1
 8005556:	dc6d      	bgt.n	8005634 <_dtoa_r+0x7ac>
 8005558:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800555a:	2a00      	cmp	r2, #0
 800555c:	d066      	beq.n	800562c <_dtoa_r+0x7a4>
 800555e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005562:	464d      	mov	r5, r9
 8005564:	9e08      	ldr	r6, [sp, #32]
 8005566:	9a07      	ldr	r2, [sp, #28]
 8005568:	2101      	movs	r1, #1
 800556a:	441a      	add	r2, r3
 800556c:	4620      	mov	r0, r4
 800556e:	4499      	add	r9, r3
 8005570:	9207      	str	r2, [sp, #28]
 8005572:	f001 f820 	bl	80065b6 <__i2b>
 8005576:	4607      	mov	r7, r0
 8005578:	2d00      	cmp	r5, #0
 800557a:	dd0b      	ble.n	8005594 <_dtoa_r+0x70c>
 800557c:	9b07      	ldr	r3, [sp, #28]
 800557e:	2b00      	cmp	r3, #0
 8005580:	dd08      	ble.n	8005594 <_dtoa_r+0x70c>
 8005582:	42ab      	cmp	r3, r5
 8005584:	bfa8      	it	ge
 8005586:	462b      	movge	r3, r5
 8005588:	9a07      	ldr	r2, [sp, #28]
 800558a:	eba9 0903 	sub.w	r9, r9, r3
 800558e:	1aed      	subs	r5, r5, r3
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	9307      	str	r3, [sp, #28]
 8005594:	9b08      	ldr	r3, [sp, #32]
 8005596:	b1eb      	cbz	r3, 80055d4 <_dtoa_r+0x74c>
 8005598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800559a:	2b00      	cmp	r3, #0
 800559c:	d065      	beq.n	800566a <_dtoa_r+0x7e2>
 800559e:	b18e      	cbz	r6, 80055c4 <_dtoa_r+0x73c>
 80055a0:	4639      	mov	r1, r7
 80055a2:	4632      	mov	r2, r6
 80055a4:	4620      	mov	r0, r4
 80055a6:	f001 f8a5 	bl	80066f4 <__pow5mult>
 80055aa:	9a06      	ldr	r2, [sp, #24]
 80055ac:	4601      	mov	r1, r0
 80055ae:	4607      	mov	r7, r0
 80055b0:	4620      	mov	r0, r4
 80055b2:	f001 f809 	bl	80065c8 <__multiply>
 80055b6:	9906      	ldr	r1, [sp, #24]
 80055b8:	900a      	str	r0, [sp, #40]	; 0x28
 80055ba:	4620      	mov	r0, r4
 80055bc:	f000 ff69 	bl	8006492 <_Bfree>
 80055c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055c2:	9306      	str	r3, [sp, #24]
 80055c4:	9b08      	ldr	r3, [sp, #32]
 80055c6:	1b9a      	subs	r2, r3, r6
 80055c8:	d004      	beq.n	80055d4 <_dtoa_r+0x74c>
 80055ca:	9906      	ldr	r1, [sp, #24]
 80055cc:	4620      	mov	r0, r4
 80055ce:	f001 f891 	bl	80066f4 <__pow5mult>
 80055d2:	9006      	str	r0, [sp, #24]
 80055d4:	2101      	movs	r1, #1
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 ffed 	bl	80065b6 <__i2b>
 80055dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055de:	4606      	mov	r6, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 81ca 	beq.w	800597a <_dtoa_r+0xaf2>
 80055e6:	461a      	mov	r2, r3
 80055e8:	4601      	mov	r1, r0
 80055ea:	4620      	mov	r0, r4
 80055ec:	f001 f882 	bl	80066f4 <__pow5mult>
 80055f0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80055f2:	4606      	mov	r6, r0
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	dc3e      	bgt.n	8005676 <_dtoa_r+0x7ee>
 80055f8:	9b02      	ldr	r3, [sp, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d137      	bne.n	800566e <_dtoa_r+0x7e6>
 80055fe:	9b03      	ldr	r3, [sp, #12]
 8005600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005604:	2b00      	cmp	r3, #0
 8005606:	d134      	bne.n	8005672 <_dtoa_r+0x7ea>
 8005608:	9b03      	ldr	r3, [sp, #12]
 800560a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800560e:	0d1b      	lsrs	r3, r3, #20
 8005610:	051b      	lsls	r3, r3, #20
 8005612:	b12b      	cbz	r3, 8005620 <_dtoa_r+0x798>
 8005614:	9b07      	ldr	r3, [sp, #28]
 8005616:	f109 0901 	add.w	r9, r9, #1
 800561a:	3301      	adds	r3, #1
 800561c:	9307      	str	r3, [sp, #28]
 800561e:	2301      	movs	r3, #1
 8005620:	9308      	str	r3, [sp, #32]
 8005622:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005624:	2b00      	cmp	r3, #0
 8005626:	d128      	bne.n	800567a <_dtoa_r+0x7f2>
 8005628:	2001      	movs	r0, #1
 800562a:	e02e      	b.n	800568a <_dtoa_r+0x802>
 800562c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800562e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005632:	e796      	b.n	8005562 <_dtoa_r+0x6da>
 8005634:	9b08      	ldr	r3, [sp, #32]
 8005636:	f108 36ff 	add.w	r6, r8, #4294967295
 800563a:	42b3      	cmp	r3, r6
 800563c:	bfb7      	itett	lt
 800563e:	9b08      	ldrlt	r3, [sp, #32]
 8005640:	1b9e      	subge	r6, r3, r6
 8005642:	1af2      	sublt	r2, r6, r3
 8005644:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005646:	bfbf      	itttt	lt
 8005648:	9608      	strlt	r6, [sp, #32]
 800564a:	189b      	addlt	r3, r3, r2
 800564c:	930c      	strlt	r3, [sp, #48]	; 0x30
 800564e:	2600      	movlt	r6, #0
 8005650:	f1b8 0f00 	cmp.w	r8, #0
 8005654:	bfb9      	ittee	lt
 8005656:	eba9 0508 	sublt.w	r5, r9, r8
 800565a:	2300      	movlt	r3, #0
 800565c:	464d      	movge	r5, r9
 800565e:	4643      	movge	r3, r8
 8005660:	e781      	b.n	8005566 <_dtoa_r+0x6de>
 8005662:	9e08      	ldr	r6, [sp, #32]
 8005664:	464d      	mov	r5, r9
 8005666:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005668:	e786      	b.n	8005578 <_dtoa_r+0x6f0>
 800566a:	9a08      	ldr	r2, [sp, #32]
 800566c:	e7ad      	b.n	80055ca <_dtoa_r+0x742>
 800566e:	2300      	movs	r3, #0
 8005670:	e7d6      	b.n	8005620 <_dtoa_r+0x798>
 8005672:	9b02      	ldr	r3, [sp, #8]
 8005674:	e7d4      	b.n	8005620 <_dtoa_r+0x798>
 8005676:	2300      	movs	r3, #0
 8005678:	9308      	str	r3, [sp, #32]
 800567a:	6933      	ldr	r3, [r6, #16]
 800567c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005680:	6918      	ldr	r0, [r3, #16]
 8005682:	f000 ff4a 	bl	800651a <__hi0bits>
 8005686:	f1c0 0020 	rsb	r0, r0, #32
 800568a:	9b07      	ldr	r3, [sp, #28]
 800568c:	4418      	add	r0, r3
 800568e:	f010 001f 	ands.w	r0, r0, #31
 8005692:	d047      	beq.n	8005724 <_dtoa_r+0x89c>
 8005694:	f1c0 0320 	rsb	r3, r0, #32
 8005698:	2b04      	cmp	r3, #4
 800569a:	dd3b      	ble.n	8005714 <_dtoa_r+0x88c>
 800569c:	9b07      	ldr	r3, [sp, #28]
 800569e:	f1c0 001c 	rsb	r0, r0, #28
 80056a2:	4481      	add	r9, r0
 80056a4:	4405      	add	r5, r0
 80056a6:	4403      	add	r3, r0
 80056a8:	9307      	str	r3, [sp, #28]
 80056aa:	f1b9 0f00 	cmp.w	r9, #0
 80056ae:	dd05      	ble.n	80056bc <_dtoa_r+0x834>
 80056b0:	464a      	mov	r2, r9
 80056b2:	9906      	ldr	r1, [sp, #24]
 80056b4:	4620      	mov	r0, r4
 80056b6:	f001 f85d 	bl	8006774 <__lshift>
 80056ba:	9006      	str	r0, [sp, #24]
 80056bc:	9b07      	ldr	r3, [sp, #28]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	dd05      	ble.n	80056ce <_dtoa_r+0x846>
 80056c2:	4631      	mov	r1, r6
 80056c4:	461a      	mov	r2, r3
 80056c6:	4620      	mov	r0, r4
 80056c8:	f001 f854 	bl	8006774 <__lshift>
 80056cc:	4606      	mov	r6, r0
 80056ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056d0:	b353      	cbz	r3, 8005728 <_dtoa_r+0x8a0>
 80056d2:	4631      	mov	r1, r6
 80056d4:	9806      	ldr	r0, [sp, #24]
 80056d6:	f001 f8a1 	bl	800681c <__mcmp>
 80056da:	2800      	cmp	r0, #0
 80056dc:	da24      	bge.n	8005728 <_dtoa_r+0x8a0>
 80056de:	2300      	movs	r3, #0
 80056e0:	220a      	movs	r2, #10
 80056e2:	9906      	ldr	r1, [sp, #24]
 80056e4:	4620      	mov	r0, r4
 80056e6:	f000 fedd 	bl	80064a4 <__multadd>
 80056ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056f0:	9006      	str	r0, [sp, #24]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f000 8148 	beq.w	8005988 <_dtoa_r+0xb00>
 80056f8:	2300      	movs	r3, #0
 80056fa:	4639      	mov	r1, r7
 80056fc:	220a      	movs	r2, #10
 80056fe:	4620      	mov	r0, r4
 8005700:	f000 fed0 	bl	80064a4 <__multadd>
 8005704:	9b04      	ldr	r3, [sp, #16]
 8005706:	4607      	mov	r7, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	dc4d      	bgt.n	80057a8 <_dtoa_r+0x920>
 800570c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800570e:	2b02      	cmp	r3, #2
 8005710:	dd4a      	ble.n	80057a8 <_dtoa_r+0x920>
 8005712:	e011      	b.n	8005738 <_dtoa_r+0x8b0>
 8005714:	d0c9      	beq.n	80056aa <_dtoa_r+0x822>
 8005716:	9a07      	ldr	r2, [sp, #28]
 8005718:	331c      	adds	r3, #28
 800571a:	441a      	add	r2, r3
 800571c:	4499      	add	r9, r3
 800571e:	441d      	add	r5, r3
 8005720:	4613      	mov	r3, r2
 8005722:	e7c1      	b.n	80056a8 <_dtoa_r+0x820>
 8005724:	4603      	mov	r3, r0
 8005726:	e7f6      	b.n	8005716 <_dtoa_r+0x88e>
 8005728:	f1b8 0f00 	cmp.w	r8, #0
 800572c:	dc36      	bgt.n	800579c <_dtoa_r+0x914>
 800572e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005730:	2b02      	cmp	r3, #2
 8005732:	dd33      	ble.n	800579c <_dtoa_r+0x914>
 8005734:	f8cd 8010 	str.w	r8, [sp, #16]
 8005738:	9b04      	ldr	r3, [sp, #16]
 800573a:	b963      	cbnz	r3, 8005756 <_dtoa_r+0x8ce>
 800573c:	4631      	mov	r1, r6
 800573e:	2205      	movs	r2, #5
 8005740:	4620      	mov	r0, r4
 8005742:	f000 feaf 	bl	80064a4 <__multadd>
 8005746:	4601      	mov	r1, r0
 8005748:	4606      	mov	r6, r0
 800574a:	9806      	ldr	r0, [sp, #24]
 800574c:	f001 f866 	bl	800681c <__mcmp>
 8005750:	2800      	cmp	r0, #0
 8005752:	f73f add2 	bgt.w	80052fa <_dtoa_r+0x472>
 8005756:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005758:	465d      	mov	r5, fp
 800575a:	ea6f 0a03 	mvn.w	sl, r3
 800575e:	f04f 0900 	mov.w	r9, #0
 8005762:	4631      	mov	r1, r6
 8005764:	4620      	mov	r0, r4
 8005766:	f000 fe94 	bl	8006492 <_Bfree>
 800576a:	2f00      	cmp	r7, #0
 800576c:	f43f aebd 	beq.w	80054ea <_dtoa_r+0x662>
 8005770:	f1b9 0f00 	cmp.w	r9, #0
 8005774:	d005      	beq.n	8005782 <_dtoa_r+0x8fa>
 8005776:	45b9      	cmp	r9, r7
 8005778:	d003      	beq.n	8005782 <_dtoa_r+0x8fa>
 800577a:	4649      	mov	r1, r9
 800577c:	4620      	mov	r0, r4
 800577e:	f000 fe88 	bl	8006492 <_Bfree>
 8005782:	4639      	mov	r1, r7
 8005784:	4620      	mov	r0, r4
 8005786:	f000 fe84 	bl	8006492 <_Bfree>
 800578a:	e6ae      	b.n	80054ea <_dtoa_r+0x662>
 800578c:	2600      	movs	r6, #0
 800578e:	4637      	mov	r7, r6
 8005790:	e7e1      	b.n	8005756 <_dtoa_r+0x8ce>
 8005792:	46ba      	mov	sl, r7
 8005794:	4637      	mov	r7, r6
 8005796:	e5b0      	b.n	80052fa <_dtoa_r+0x472>
 8005798:	40240000 	.word	0x40240000
 800579c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800579e:	f8cd 8010 	str.w	r8, [sp, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80f7 	beq.w	8005996 <_dtoa_r+0xb0e>
 80057a8:	2d00      	cmp	r5, #0
 80057aa:	dd05      	ble.n	80057b8 <_dtoa_r+0x930>
 80057ac:	4639      	mov	r1, r7
 80057ae:	462a      	mov	r2, r5
 80057b0:	4620      	mov	r0, r4
 80057b2:	f000 ffdf 	bl	8006774 <__lshift>
 80057b6:	4607      	mov	r7, r0
 80057b8:	9b08      	ldr	r3, [sp, #32]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d04c      	beq.n	8005858 <_dtoa_r+0x9d0>
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	4620      	mov	r0, r4
 80057c2:	f000 fe41 	bl	8006448 <_Balloc>
 80057c6:	4605      	mov	r5, r0
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	f107 010c 	add.w	r1, r7, #12
 80057ce:	3202      	adds	r2, #2
 80057d0:	0092      	lsls	r2, r2, #2
 80057d2:	300c      	adds	r0, #12
 80057d4:	f000 fe20 	bl	8006418 <memcpy>
 80057d8:	2201      	movs	r2, #1
 80057da:	4629      	mov	r1, r5
 80057dc:	4620      	mov	r0, r4
 80057de:	f000 ffc9 	bl	8006774 <__lshift>
 80057e2:	46b9      	mov	r9, r7
 80057e4:	4607      	mov	r7, r0
 80057e6:	9b02      	ldr	r3, [sp, #8]
 80057e8:	f8cd b01c 	str.w	fp, [sp, #28]
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	9308      	str	r3, [sp, #32]
 80057f2:	4631      	mov	r1, r6
 80057f4:	9806      	ldr	r0, [sp, #24]
 80057f6:	f7ff fab9 	bl	8004d6c <quorem>
 80057fa:	4649      	mov	r1, r9
 80057fc:	4605      	mov	r5, r0
 80057fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005802:	9806      	ldr	r0, [sp, #24]
 8005804:	f001 f80a 	bl	800681c <__mcmp>
 8005808:	463a      	mov	r2, r7
 800580a:	9002      	str	r0, [sp, #8]
 800580c:	4631      	mov	r1, r6
 800580e:	4620      	mov	r0, r4
 8005810:	f001 f81e 	bl	8006850 <__mdiff>
 8005814:	68c3      	ldr	r3, [r0, #12]
 8005816:	4602      	mov	r2, r0
 8005818:	bb03      	cbnz	r3, 800585c <_dtoa_r+0x9d4>
 800581a:	4601      	mov	r1, r0
 800581c:	9009      	str	r0, [sp, #36]	; 0x24
 800581e:	9806      	ldr	r0, [sp, #24]
 8005820:	f000 fffc 	bl	800681c <__mcmp>
 8005824:	4603      	mov	r3, r0
 8005826:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005828:	4611      	mov	r1, r2
 800582a:	4620      	mov	r0, r4
 800582c:	9309      	str	r3, [sp, #36]	; 0x24
 800582e:	f000 fe30 	bl	8006492 <_Bfree>
 8005832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005834:	b9a3      	cbnz	r3, 8005860 <_dtoa_r+0x9d8>
 8005836:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005838:	b992      	cbnz	r2, 8005860 <_dtoa_r+0x9d8>
 800583a:	9a08      	ldr	r2, [sp, #32]
 800583c:	b982      	cbnz	r2, 8005860 <_dtoa_r+0x9d8>
 800583e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005842:	d029      	beq.n	8005898 <_dtoa_r+0xa10>
 8005844:	9b02      	ldr	r3, [sp, #8]
 8005846:	2b00      	cmp	r3, #0
 8005848:	dd01      	ble.n	800584e <_dtoa_r+0x9c6>
 800584a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800584e:	9b07      	ldr	r3, [sp, #28]
 8005850:	1c5d      	adds	r5, r3, #1
 8005852:	f883 8000 	strb.w	r8, [r3]
 8005856:	e784      	b.n	8005762 <_dtoa_r+0x8da>
 8005858:	4638      	mov	r0, r7
 800585a:	e7c2      	b.n	80057e2 <_dtoa_r+0x95a>
 800585c:	2301      	movs	r3, #1
 800585e:	e7e3      	b.n	8005828 <_dtoa_r+0x9a0>
 8005860:	9a02      	ldr	r2, [sp, #8]
 8005862:	2a00      	cmp	r2, #0
 8005864:	db04      	blt.n	8005870 <_dtoa_r+0x9e8>
 8005866:	d124      	bne.n	80058b2 <_dtoa_r+0xa2a>
 8005868:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800586a:	bb12      	cbnz	r2, 80058b2 <_dtoa_r+0xa2a>
 800586c:	9a08      	ldr	r2, [sp, #32]
 800586e:	bb02      	cbnz	r2, 80058b2 <_dtoa_r+0xa2a>
 8005870:	2b00      	cmp	r3, #0
 8005872:	ddec      	ble.n	800584e <_dtoa_r+0x9c6>
 8005874:	2201      	movs	r2, #1
 8005876:	9906      	ldr	r1, [sp, #24]
 8005878:	4620      	mov	r0, r4
 800587a:	f000 ff7b 	bl	8006774 <__lshift>
 800587e:	4631      	mov	r1, r6
 8005880:	9006      	str	r0, [sp, #24]
 8005882:	f000 ffcb 	bl	800681c <__mcmp>
 8005886:	2800      	cmp	r0, #0
 8005888:	dc03      	bgt.n	8005892 <_dtoa_r+0xa0a>
 800588a:	d1e0      	bne.n	800584e <_dtoa_r+0x9c6>
 800588c:	f018 0f01 	tst.w	r8, #1
 8005890:	d0dd      	beq.n	800584e <_dtoa_r+0x9c6>
 8005892:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005896:	d1d8      	bne.n	800584a <_dtoa_r+0x9c2>
 8005898:	9b07      	ldr	r3, [sp, #28]
 800589a:	9a07      	ldr	r2, [sp, #28]
 800589c:	1c5d      	adds	r5, r3, #1
 800589e:	2339      	movs	r3, #57	; 0x39
 80058a0:	7013      	strb	r3, [r2, #0]
 80058a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80058a6:	1e6a      	subs	r2, r5, #1
 80058a8:	2b39      	cmp	r3, #57	; 0x39
 80058aa:	d04e      	beq.n	800594a <_dtoa_r+0xac2>
 80058ac:	3301      	adds	r3, #1
 80058ae:	7013      	strb	r3, [r2, #0]
 80058b0:	e757      	b.n	8005762 <_dtoa_r+0x8da>
 80058b2:	9a07      	ldr	r2, [sp, #28]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f102 0501 	add.w	r5, r2, #1
 80058ba:	dd06      	ble.n	80058ca <_dtoa_r+0xa42>
 80058bc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058c0:	d0ea      	beq.n	8005898 <_dtoa_r+0xa10>
 80058c2:	f108 0801 	add.w	r8, r8, #1
 80058c6:	9b07      	ldr	r3, [sp, #28]
 80058c8:	e7c3      	b.n	8005852 <_dtoa_r+0x9ca>
 80058ca:	9a04      	ldr	r2, [sp, #16]
 80058cc:	eba5 030b 	sub.w	r3, r5, fp
 80058d0:	4293      	cmp	r3, r2
 80058d2:	f805 8c01 	strb.w	r8, [r5, #-1]
 80058d6:	d021      	beq.n	800591c <_dtoa_r+0xa94>
 80058d8:	2300      	movs	r3, #0
 80058da:	220a      	movs	r2, #10
 80058dc:	9906      	ldr	r1, [sp, #24]
 80058de:	4620      	mov	r0, r4
 80058e0:	f000 fde0 	bl	80064a4 <__multadd>
 80058e4:	45b9      	cmp	r9, r7
 80058e6:	9006      	str	r0, [sp, #24]
 80058e8:	f04f 0300 	mov.w	r3, #0
 80058ec:	f04f 020a 	mov.w	r2, #10
 80058f0:	4649      	mov	r1, r9
 80058f2:	4620      	mov	r0, r4
 80058f4:	d105      	bne.n	8005902 <_dtoa_r+0xa7a>
 80058f6:	f000 fdd5 	bl	80064a4 <__multadd>
 80058fa:	4681      	mov	r9, r0
 80058fc:	4607      	mov	r7, r0
 80058fe:	9507      	str	r5, [sp, #28]
 8005900:	e777      	b.n	80057f2 <_dtoa_r+0x96a>
 8005902:	f000 fdcf 	bl	80064a4 <__multadd>
 8005906:	4639      	mov	r1, r7
 8005908:	4681      	mov	r9, r0
 800590a:	2300      	movs	r3, #0
 800590c:	220a      	movs	r2, #10
 800590e:	4620      	mov	r0, r4
 8005910:	f000 fdc8 	bl	80064a4 <__multadd>
 8005914:	4607      	mov	r7, r0
 8005916:	e7f2      	b.n	80058fe <_dtoa_r+0xa76>
 8005918:	f04f 0900 	mov.w	r9, #0
 800591c:	2201      	movs	r2, #1
 800591e:	9906      	ldr	r1, [sp, #24]
 8005920:	4620      	mov	r0, r4
 8005922:	f000 ff27 	bl	8006774 <__lshift>
 8005926:	4631      	mov	r1, r6
 8005928:	9006      	str	r0, [sp, #24]
 800592a:	f000 ff77 	bl	800681c <__mcmp>
 800592e:	2800      	cmp	r0, #0
 8005930:	dcb7      	bgt.n	80058a2 <_dtoa_r+0xa1a>
 8005932:	d102      	bne.n	800593a <_dtoa_r+0xab2>
 8005934:	f018 0f01 	tst.w	r8, #1
 8005938:	d1b3      	bne.n	80058a2 <_dtoa_r+0xa1a>
 800593a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800593e:	1e6a      	subs	r2, r5, #1
 8005940:	2b30      	cmp	r3, #48	; 0x30
 8005942:	f47f af0e 	bne.w	8005762 <_dtoa_r+0x8da>
 8005946:	4615      	mov	r5, r2
 8005948:	e7f7      	b.n	800593a <_dtoa_r+0xab2>
 800594a:	4593      	cmp	fp, r2
 800594c:	d105      	bne.n	800595a <_dtoa_r+0xad2>
 800594e:	2331      	movs	r3, #49	; 0x31
 8005950:	f10a 0a01 	add.w	sl, sl, #1
 8005954:	f88b 3000 	strb.w	r3, [fp]
 8005958:	e703      	b.n	8005762 <_dtoa_r+0x8da>
 800595a:	4615      	mov	r5, r2
 800595c:	e7a1      	b.n	80058a2 <_dtoa_r+0xa1a>
 800595e:	f8df b064 	ldr.w	fp, [pc, #100]	; 80059c4 <_dtoa_r+0xb3c>
 8005962:	f7ff bac9 	b.w	8004ef8 <_dtoa_r+0x70>
 8005966:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005968:	f8df b05c 	ldr.w	fp, [pc, #92]	; 80059c8 <_dtoa_r+0xb40>
 800596c:	2b00      	cmp	r3, #0
 800596e:	f43f aac3 	beq.w	8004ef8 <_dtoa_r+0x70>
 8005972:	f10b 0308 	add.w	r3, fp, #8
 8005976:	f7ff babd 	b.w	8004ef4 <_dtoa_r+0x6c>
 800597a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800597c:	2b01      	cmp	r3, #1
 800597e:	f77f ae3b 	ble.w	80055f8 <_dtoa_r+0x770>
 8005982:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005984:	9308      	str	r3, [sp, #32]
 8005986:	e64f      	b.n	8005628 <_dtoa_r+0x7a0>
 8005988:	9b04      	ldr	r3, [sp, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	dc03      	bgt.n	8005996 <_dtoa_r+0xb0e>
 800598e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005990:	2b02      	cmp	r3, #2
 8005992:	f73f aed1 	bgt.w	8005738 <_dtoa_r+0x8b0>
 8005996:	465d      	mov	r5, fp
 8005998:	4631      	mov	r1, r6
 800599a:	9806      	ldr	r0, [sp, #24]
 800599c:	f7ff f9e6 	bl	8004d6c <quorem>
 80059a0:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80059a4:	f805 8b01 	strb.w	r8, [r5], #1
 80059a8:	9a04      	ldr	r2, [sp, #16]
 80059aa:	eba5 030b 	sub.w	r3, r5, fp
 80059ae:	429a      	cmp	r2, r3
 80059b0:	ddb2      	ble.n	8005918 <_dtoa_r+0xa90>
 80059b2:	2300      	movs	r3, #0
 80059b4:	220a      	movs	r2, #10
 80059b6:	9906      	ldr	r1, [sp, #24]
 80059b8:	4620      	mov	r0, r4
 80059ba:	f000 fd73 	bl	80064a4 <__multadd>
 80059be:	9006      	str	r0, [sp, #24]
 80059c0:	e7ea      	b.n	8005998 <_dtoa_r+0xb10>
 80059c2:	bf00      	nop
 80059c4:	0800771a 	.word	0x0800771a
 80059c8:	0800773c 	.word	0x0800773c

080059cc <__sflush_r>:
 80059cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059d4:	b293      	uxth	r3, r2
 80059d6:	4605      	mov	r5, r0
 80059d8:	0718      	lsls	r0, r3, #28
 80059da:	460c      	mov	r4, r1
 80059dc:	d45f      	bmi.n	8005a9e <__sflush_r+0xd2>
 80059de:	684b      	ldr	r3, [r1, #4]
 80059e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	818a      	strh	r2, [r1, #12]
 80059e8:	dc05      	bgt.n	80059f6 <__sflush_r+0x2a>
 80059ea:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	dc02      	bgt.n	80059f6 <__sflush_r+0x2a>
 80059f0:	2000      	movs	r0, #0
 80059f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059f8:	2e00      	cmp	r6, #0
 80059fa:	d0f9      	beq.n	80059f0 <__sflush_r+0x24>
 80059fc:	2300      	movs	r3, #0
 80059fe:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a02:	682f      	ldr	r7, [r5, #0]
 8005a04:	69e1      	ldr	r1, [r4, #28]
 8005a06:	602b      	str	r3, [r5, #0]
 8005a08:	d036      	beq.n	8005a78 <__sflush_r+0xac>
 8005a0a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8005a0c:	89a3      	ldrh	r3, [r4, #12]
 8005a0e:	075a      	lsls	r2, r3, #29
 8005a10:	d505      	bpl.n	8005a1e <__sflush_r+0x52>
 8005a12:	6863      	ldr	r3, [r4, #4]
 8005a14:	1ac0      	subs	r0, r0, r3
 8005a16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005a18:	b10b      	cbz	r3, 8005a1e <__sflush_r+0x52>
 8005a1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005a1c:	1ac0      	subs	r0, r0, r3
 8005a1e:	2300      	movs	r3, #0
 8005a20:	4602      	mov	r2, r0
 8005a22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a24:	69e1      	ldr	r1, [r4, #28]
 8005a26:	4628      	mov	r0, r5
 8005a28:	47b0      	blx	r6
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	d106      	bne.n	8005a3e <__sflush_r+0x72>
 8005a30:	6829      	ldr	r1, [r5, #0]
 8005a32:	291d      	cmp	r1, #29
 8005a34:	d84c      	bhi.n	8005ad0 <__sflush_r+0x104>
 8005a36:	4a2b      	ldr	r2, [pc, #172]	; (8005ae4 <__sflush_r+0x118>)
 8005a38:	40ca      	lsrs	r2, r1
 8005a3a:	07d6      	lsls	r6, r2, #31
 8005a3c:	d548      	bpl.n	8005ad0 <__sflush_r+0x104>
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a44:	b21b      	sxth	r3, r3
 8005a46:	6062      	str	r2, [r4, #4]
 8005a48:	6922      	ldr	r2, [r4, #16]
 8005a4a:	04d9      	lsls	r1, r3, #19
 8005a4c:	81a3      	strh	r3, [r4, #12]
 8005a4e:	6022      	str	r2, [r4, #0]
 8005a50:	d504      	bpl.n	8005a5c <__sflush_r+0x90>
 8005a52:	1c42      	adds	r2, r0, #1
 8005a54:	d101      	bne.n	8005a5a <__sflush_r+0x8e>
 8005a56:	682b      	ldr	r3, [r5, #0]
 8005a58:	b903      	cbnz	r3, 8005a5c <__sflush_r+0x90>
 8005a5a:	6520      	str	r0, [r4, #80]	; 0x50
 8005a5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005a5e:	602f      	str	r7, [r5, #0]
 8005a60:	2900      	cmp	r1, #0
 8005a62:	d0c5      	beq.n	80059f0 <__sflush_r+0x24>
 8005a64:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005a68:	4299      	cmp	r1, r3
 8005a6a:	d002      	beq.n	8005a72 <__sflush_r+0xa6>
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f000 f937 	bl	8005ce0 <_free_r>
 8005a72:	2000      	movs	r0, #0
 8005a74:	6320      	str	r0, [r4, #48]	; 0x30
 8005a76:	e7bc      	b.n	80059f2 <__sflush_r+0x26>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	47b0      	blx	r6
 8005a7e:	1c41      	adds	r1, r0, #1
 8005a80:	d1c4      	bne.n	8005a0c <__sflush_r+0x40>
 8005a82:	682b      	ldr	r3, [r5, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0c1      	beq.n	8005a0c <__sflush_r+0x40>
 8005a88:	2b1d      	cmp	r3, #29
 8005a8a:	d001      	beq.n	8005a90 <__sflush_r+0xc4>
 8005a8c:	2b16      	cmp	r3, #22
 8005a8e:	d101      	bne.n	8005a94 <__sflush_r+0xc8>
 8005a90:	602f      	str	r7, [r5, #0]
 8005a92:	e7ad      	b.n	80059f0 <__sflush_r+0x24>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a9a:	81a3      	strh	r3, [r4, #12]
 8005a9c:	e7a9      	b.n	80059f2 <__sflush_r+0x26>
 8005a9e:	690f      	ldr	r7, [r1, #16]
 8005aa0:	2f00      	cmp	r7, #0
 8005aa2:	d0a5      	beq.n	80059f0 <__sflush_r+0x24>
 8005aa4:	079b      	lsls	r3, r3, #30
 8005aa6:	bf18      	it	ne
 8005aa8:	2300      	movne	r3, #0
 8005aaa:	680e      	ldr	r6, [r1, #0]
 8005aac:	bf08      	it	eq
 8005aae:	694b      	ldreq	r3, [r1, #20]
 8005ab0:	eba6 0807 	sub.w	r8, r6, r7
 8005ab4:	600f      	str	r7, [r1, #0]
 8005ab6:	608b      	str	r3, [r1, #8]
 8005ab8:	f1b8 0f00 	cmp.w	r8, #0
 8005abc:	dd98      	ble.n	80059f0 <__sflush_r+0x24>
 8005abe:	4643      	mov	r3, r8
 8005ac0:	463a      	mov	r2, r7
 8005ac2:	69e1      	ldr	r1, [r4, #28]
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005ac8:	47b0      	blx	r6
 8005aca:	2800      	cmp	r0, #0
 8005acc:	dc06      	bgt.n	8005adc <__sflush_r+0x110>
 8005ace:	89a3      	ldrh	r3, [r4, #12]
 8005ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad4:	81a3      	strh	r3, [r4, #12]
 8005ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8005ada:	e78a      	b.n	80059f2 <__sflush_r+0x26>
 8005adc:	4407      	add	r7, r0
 8005ade:	eba8 0800 	sub.w	r8, r8, r0
 8005ae2:	e7e9      	b.n	8005ab8 <__sflush_r+0xec>
 8005ae4:	20400001 	.word	0x20400001

08005ae8 <_fflush_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	460c      	mov	r4, r1
 8005aec:	4605      	mov	r5, r0
 8005aee:	b118      	cbz	r0, 8005af8 <_fflush_r+0x10>
 8005af0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005af2:	b90b      	cbnz	r3, 8005af8 <_fflush_r+0x10>
 8005af4:	f000 f864 	bl	8005bc0 <__sinit>
 8005af8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8005afc:	b1b8      	cbz	r0, 8005b2e <_fflush_r+0x46>
 8005afe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b00:	07db      	lsls	r3, r3, #31
 8005b02:	d404      	bmi.n	8005b0e <_fflush_r+0x26>
 8005b04:	0581      	lsls	r1, r0, #22
 8005b06:	d402      	bmi.n	8005b0e <_fflush_r+0x26>
 8005b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b0a:	f000 f9d3 	bl	8005eb4 <__retarget_lock_acquire_recursive>
 8005b0e:	4628      	mov	r0, r5
 8005b10:	4621      	mov	r1, r4
 8005b12:	f7ff ff5b 	bl	80059cc <__sflush_r>
 8005b16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b18:	4605      	mov	r5, r0
 8005b1a:	07da      	lsls	r2, r3, #31
 8005b1c:	d405      	bmi.n	8005b2a <_fflush_r+0x42>
 8005b1e:	89a3      	ldrh	r3, [r4, #12]
 8005b20:	059b      	lsls	r3, r3, #22
 8005b22:	d402      	bmi.n	8005b2a <_fflush_r+0x42>
 8005b24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b26:	f000 f9c6 	bl	8005eb6 <__retarget_lock_release_recursive>
 8005b2a:	4628      	mov	r0, r5
 8005b2c:	bd38      	pop	{r3, r4, r5, pc}
 8005b2e:	4605      	mov	r5, r0
 8005b30:	e7fb      	b.n	8005b2a <_fflush_r+0x42>
	...

08005b34 <std>:
 8005b34:	2300      	movs	r3, #0
 8005b36:	b510      	push	{r4, lr}
 8005b38:	4604      	mov	r4, r0
 8005b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b3e:	6083      	str	r3, [r0, #8]
 8005b40:	8181      	strh	r1, [r0, #12]
 8005b42:	6643      	str	r3, [r0, #100]	; 0x64
 8005b44:	81c2      	strh	r2, [r0, #14]
 8005b46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b4a:	6183      	str	r3, [r0, #24]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	2208      	movs	r2, #8
 8005b50:	305c      	adds	r0, #92	; 0x5c
 8005b52:	f7fd fde5 	bl	8003720 <memset>
 8005b56:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <std+0x40>)
 8005b58:	61e4      	str	r4, [r4, #28]
 8005b5a:	6223      	str	r3, [r4, #32]
 8005b5c:	4b06      	ldr	r3, [pc, #24]	; (8005b78 <std+0x44>)
 8005b5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b62:	6263      	str	r3, [r4, #36]	; 0x24
 8005b64:	4b05      	ldr	r3, [pc, #20]	; (8005b7c <std+0x48>)
 8005b66:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b68:	4b05      	ldr	r3, [pc, #20]	; (8005b80 <std+0x4c>)
 8005b6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b70:	f000 b99e 	b.w	8005eb0 <__retarget_lock_init_recursive>
 8005b74:	08006a31 	.word	0x08006a31
 8005b78:	08006a53 	.word	0x08006a53
 8005b7c:	08006a8b 	.word	0x08006a8b
 8005b80:	08006aaf 	.word	0x08006aaf

08005b84 <_cleanup_r>:
 8005b84:	4901      	ldr	r1, [pc, #4]	; (8005b8c <_cleanup_r+0x8>)
 8005b86:	f000 b967 	b.w	8005e58 <_fwalk_reent>
 8005b8a:	bf00      	nop
 8005b8c:	08006cad 	.word	0x08006cad

08005b90 <__sfp_lock_acquire>:
 8005b90:	4801      	ldr	r0, [pc, #4]	; (8005b98 <__sfp_lock_acquire+0x8>)
 8005b92:	f000 b98f 	b.w	8005eb4 <__retarget_lock_acquire_recursive>
 8005b96:	bf00      	nop
 8005b98:	20000b68 	.word	0x20000b68

08005b9c <__sfp_lock_release>:
 8005b9c:	4801      	ldr	r0, [pc, #4]	; (8005ba4 <__sfp_lock_release+0x8>)
 8005b9e:	f000 b98a 	b.w	8005eb6 <__retarget_lock_release_recursive>
 8005ba2:	bf00      	nop
 8005ba4:	20000b68 	.word	0x20000b68

08005ba8 <__sinit_lock_acquire>:
 8005ba8:	4801      	ldr	r0, [pc, #4]	; (8005bb0 <__sinit_lock_acquire+0x8>)
 8005baa:	f000 b983 	b.w	8005eb4 <__retarget_lock_acquire_recursive>
 8005bae:	bf00      	nop
 8005bb0:	20000b63 	.word	0x20000b63

08005bb4 <__sinit_lock_release>:
 8005bb4:	4801      	ldr	r0, [pc, #4]	; (8005bbc <__sinit_lock_release+0x8>)
 8005bb6:	f000 b97e 	b.w	8005eb6 <__retarget_lock_release_recursive>
 8005bba:	bf00      	nop
 8005bbc:	20000b63 	.word	0x20000b63

08005bc0 <__sinit>:
 8005bc0:	b510      	push	{r4, lr}
 8005bc2:	4604      	mov	r4, r0
 8005bc4:	f7ff fff0 	bl	8005ba8 <__sinit_lock_acquire>
 8005bc8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005bca:	b11a      	cbz	r2, 8005bd4 <__sinit+0x14>
 8005bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bd0:	f7ff bff0 	b.w	8005bb4 <__sinit_lock_release>
 8005bd4:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <__sinit+0x4c>)
 8005bd6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8005bda:	63e3      	str	r3, [r4, #60]	; 0x3c
 8005bdc:	2303      	movs	r3, #3
 8005bde:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8005be2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8005be6:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8005bea:	2104      	movs	r1, #4
 8005bec:	6860      	ldr	r0, [r4, #4]
 8005bee:	f7ff ffa1 	bl	8005b34 <std>
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	2109      	movs	r1, #9
 8005bf6:	68a0      	ldr	r0, [r4, #8]
 8005bf8:	f7ff ff9c 	bl	8005b34 <std>
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	2112      	movs	r1, #18
 8005c00:	68e0      	ldr	r0, [r4, #12]
 8005c02:	f7ff ff97 	bl	8005b34 <std>
 8005c06:	2301      	movs	r3, #1
 8005c08:	63a3      	str	r3, [r4, #56]	; 0x38
 8005c0a:	e7df      	b.n	8005bcc <__sinit+0xc>
 8005c0c:	08005b85 	.word	0x08005b85

08005c10 <__libc_fini_array>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4d07      	ldr	r5, [pc, #28]	; (8005c30 <__libc_fini_array+0x20>)
 8005c14:	4c07      	ldr	r4, [pc, #28]	; (8005c34 <__libc_fini_array+0x24>)
 8005c16:	1b64      	subs	r4, r4, r5
 8005c18:	10a4      	asrs	r4, r4, #2
 8005c1a:	b91c      	cbnz	r4, 8005c24 <__libc_fini_array+0x14>
 8005c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c20:	f001 bd02 	b.w	8007628 <_fini>
 8005c24:	3c01      	subs	r4, #1
 8005c26:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8005c2a:	4798      	blx	r3
 8005c2c:	e7f5      	b.n	8005c1a <__libc_fini_array+0xa>
 8005c2e:	bf00      	nop
 8005c30:	08007968 	.word	0x08007968
 8005c34:	0800796c 	.word	0x0800796c

08005c38 <_malloc_trim_r>:
 8005c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	2008      	movs	r0, #8
 8005c40:	460c      	mov	r4, r1
 8005c42:	f000 ff4d 	bl	8006ae0 <sysconf>
 8005c46:	4680      	mov	r8, r0
 8005c48:	4f22      	ldr	r7, [pc, #136]	; (8005cd4 <_malloc_trim_r+0x9c>)
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	f000 fbf0 	bl	8006430 <__malloc_lock>
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	685e      	ldr	r6, [r3, #4]
 8005c54:	f026 0603 	bic.w	r6, r6, #3
 8005c58:	1b34      	subs	r4, r6, r4
 8005c5a:	3c11      	subs	r4, #17
 8005c5c:	4444      	add	r4, r8
 8005c5e:	fbb4 f4f8 	udiv	r4, r4, r8
 8005c62:	3c01      	subs	r4, #1
 8005c64:	fb08 f404 	mul.w	r4, r8, r4
 8005c68:	45a0      	cmp	r8, r4
 8005c6a:	dd05      	ble.n	8005c78 <_malloc_trim_r+0x40>
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	f000 fbe5 	bl	800643c <__malloc_unlock>
 8005c72:	2000      	movs	r0, #0
 8005c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c78:	2100      	movs	r1, #0
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	f000 fec8 	bl	8006a10 <_sbrk_r>
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	4433      	add	r3, r6
 8005c84:	4298      	cmp	r0, r3
 8005c86:	d1f1      	bne.n	8005c6c <_malloc_trim_r+0x34>
 8005c88:	4261      	negs	r1, r4
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f000 fec0 	bl	8006a10 <_sbrk_r>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d110      	bne.n	8005cb6 <_malloc_trim_r+0x7e>
 8005c94:	2100      	movs	r1, #0
 8005c96:	4628      	mov	r0, r5
 8005c98:	f000 feba 	bl	8006a10 <_sbrk_r>
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	1a83      	subs	r3, r0, r2
 8005ca0:	2b0f      	cmp	r3, #15
 8005ca2:	dde3      	ble.n	8005c6c <_malloc_trim_r+0x34>
 8005ca4:	490c      	ldr	r1, [pc, #48]	; (8005cd8 <_malloc_trim_r+0xa0>)
 8005ca6:	f043 0301 	orr.w	r3, r3, #1
 8005caa:	6809      	ldr	r1, [r1, #0]
 8005cac:	6053      	str	r3, [r2, #4]
 8005cae:	1a40      	subs	r0, r0, r1
 8005cb0:	490a      	ldr	r1, [pc, #40]	; (8005cdc <_malloc_trim_r+0xa4>)
 8005cb2:	6008      	str	r0, [r1, #0]
 8005cb4:	e7da      	b.n	8005c6c <_malloc_trim_r+0x34>
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4a08      	ldr	r2, [pc, #32]	; (8005cdc <_malloc_trim_r+0xa4>)
 8005cba:	1b36      	subs	r6, r6, r4
 8005cbc:	f046 0601 	orr.w	r6, r6, #1
 8005cc0:	605e      	str	r6, [r3, #4]
 8005cc2:	6813      	ldr	r3, [r2, #0]
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	1b1c      	subs	r4, r3, r4
 8005cc8:	6014      	str	r4, [r2, #0]
 8005cca:	f000 fbb7 	bl	800643c <__malloc_unlock>
 8005cce:	2001      	movs	r0, #1
 8005cd0:	e7d0      	b.n	8005c74 <_malloc_trim_r+0x3c>
 8005cd2:	bf00      	nop
 8005cd4:	20000444 	.word	0x20000444
 8005cd8:	2000084c 	.word	0x2000084c
 8005cdc:	200009e0 	.word	0x200009e0

08005ce0 <_free_r>:
 8005ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	4688      	mov	r8, r1
 8005ce8:	2900      	cmp	r1, #0
 8005cea:	f000 80ab 	beq.w	8005e44 <_free_r+0x164>
 8005cee:	f000 fb9f 	bl	8006430 <__malloc_lock>
 8005cf2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005cf6:	4d54      	ldr	r5, [pc, #336]	; (8005e48 <_free_r+0x168>)
 8005cf8:	f022 0001 	bic.w	r0, r2, #1
 8005cfc:	f1a8 0308 	sub.w	r3, r8, #8
 8005d00:	181f      	adds	r7, r3, r0
 8005d02:	68a9      	ldr	r1, [r5, #8]
 8005d04:	687e      	ldr	r6, [r7, #4]
 8005d06:	42b9      	cmp	r1, r7
 8005d08:	f026 0603 	bic.w	r6, r6, #3
 8005d0c:	f002 0201 	and.w	r2, r2, #1
 8005d10:	d11b      	bne.n	8005d4a <_free_r+0x6a>
 8005d12:	4430      	add	r0, r6
 8005d14:	b93a      	cbnz	r2, 8005d26 <_free_r+0x46>
 8005d16:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005d1a:	1a9b      	subs	r3, r3, r2
 8005d1c:	4410      	add	r0, r2
 8005d1e:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8005d22:	60ca      	str	r2, [r1, #12]
 8005d24:	6091      	str	r1, [r2, #8]
 8005d26:	f040 0201 	orr.w	r2, r0, #1
 8005d2a:	605a      	str	r2, [r3, #4]
 8005d2c:	60ab      	str	r3, [r5, #8]
 8005d2e:	4b47      	ldr	r3, [pc, #284]	; (8005e4c <_free_r+0x16c>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4283      	cmp	r3, r0
 8005d34:	d804      	bhi.n	8005d40 <_free_r+0x60>
 8005d36:	4b46      	ldr	r3, [pc, #280]	; (8005e50 <_free_r+0x170>)
 8005d38:	4620      	mov	r0, r4
 8005d3a:	6819      	ldr	r1, [r3, #0]
 8005d3c:	f7ff ff7c 	bl	8005c38 <_malloc_trim_r>
 8005d40:	4620      	mov	r0, r4
 8005d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d46:	f000 bb79 	b.w	800643c <__malloc_unlock>
 8005d4a:	607e      	str	r6, [r7, #4]
 8005d4c:	2a00      	cmp	r2, #0
 8005d4e:	d139      	bne.n	8005dc4 <_free_r+0xe4>
 8005d50:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005d54:	f105 0c08 	add.w	ip, r5, #8
 8005d58:	1a5b      	subs	r3, r3, r1
 8005d5a:	4408      	add	r0, r1
 8005d5c:	6899      	ldr	r1, [r3, #8]
 8005d5e:	4561      	cmp	r1, ip
 8005d60:	d032      	beq.n	8005dc8 <_free_r+0xe8>
 8005d62:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8005d66:	f8c1 c00c 	str.w	ip, [r1, #12]
 8005d6a:	f8cc 1008 	str.w	r1, [ip, #8]
 8005d6e:	19b9      	adds	r1, r7, r6
 8005d70:	6849      	ldr	r1, [r1, #4]
 8005d72:	07c9      	lsls	r1, r1, #31
 8005d74:	d40a      	bmi.n	8005d8c <_free_r+0xac>
 8005d76:	4430      	add	r0, r6
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	bb3a      	cbnz	r2, 8005dcc <_free_r+0xec>
 8005d7c:	4e35      	ldr	r6, [pc, #212]	; (8005e54 <_free_r+0x174>)
 8005d7e:	42b1      	cmp	r1, r6
 8005d80:	d124      	bne.n	8005dcc <_free_r+0xec>
 8005d82:	2201      	movs	r2, #1
 8005d84:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8005d88:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8005d8c:	f040 0101 	orr.w	r1, r0, #1
 8005d90:	6059      	str	r1, [r3, #4]
 8005d92:	5018      	str	r0, [r3, r0]
 8005d94:	2a00      	cmp	r2, #0
 8005d96:	d1d3      	bne.n	8005d40 <_free_r+0x60>
 8005d98:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005d9c:	d21a      	bcs.n	8005dd4 <_free_r+0xf4>
 8005d9e:	2201      	movs	r2, #1
 8005da0:	08c0      	lsrs	r0, r0, #3
 8005da2:	1081      	asrs	r1, r0, #2
 8005da4:	408a      	lsls	r2, r1
 8005da6:	6869      	ldr	r1, [r5, #4]
 8005da8:	3001      	adds	r0, #1
 8005daa:	430a      	orrs	r2, r1
 8005dac:	606a      	str	r2, [r5, #4]
 8005dae:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005db2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005db6:	3a08      	subs	r2, #8
 8005db8:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8005dbc:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005dc0:	60cb      	str	r3, [r1, #12]
 8005dc2:	e7bd      	b.n	8005d40 <_free_r+0x60>
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	e7d2      	b.n	8005d6e <_free_r+0x8e>
 8005dc8:	2201      	movs	r2, #1
 8005dca:	e7d0      	b.n	8005d6e <_free_r+0x8e>
 8005dcc:	68fe      	ldr	r6, [r7, #12]
 8005dce:	60ce      	str	r6, [r1, #12]
 8005dd0:	60b1      	str	r1, [r6, #8]
 8005dd2:	e7db      	b.n	8005d8c <_free_r+0xac>
 8005dd4:	0a42      	lsrs	r2, r0, #9
 8005dd6:	2a04      	cmp	r2, #4
 8005dd8:	d813      	bhi.n	8005e02 <_free_r+0x122>
 8005dda:	0982      	lsrs	r2, r0, #6
 8005ddc:	3238      	adds	r2, #56	; 0x38
 8005dde:	1c51      	adds	r1, r2, #1
 8005de0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005de4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005de8:	428e      	cmp	r6, r1
 8005dea:	d124      	bne.n	8005e36 <_free_r+0x156>
 8005dec:	2001      	movs	r0, #1
 8005dee:	1092      	asrs	r2, r2, #2
 8005df0:	fa00 f202 	lsl.w	r2, r0, r2
 8005df4:	6868      	ldr	r0, [r5, #4]
 8005df6:	4302      	orrs	r2, r0
 8005df8:	606a      	str	r2, [r5, #4]
 8005dfa:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005dfe:	60b3      	str	r3, [r6, #8]
 8005e00:	e7de      	b.n	8005dc0 <_free_r+0xe0>
 8005e02:	2a14      	cmp	r2, #20
 8005e04:	d801      	bhi.n	8005e0a <_free_r+0x12a>
 8005e06:	325b      	adds	r2, #91	; 0x5b
 8005e08:	e7e9      	b.n	8005dde <_free_r+0xfe>
 8005e0a:	2a54      	cmp	r2, #84	; 0x54
 8005e0c:	d802      	bhi.n	8005e14 <_free_r+0x134>
 8005e0e:	0b02      	lsrs	r2, r0, #12
 8005e10:	326e      	adds	r2, #110	; 0x6e
 8005e12:	e7e4      	b.n	8005dde <_free_r+0xfe>
 8005e14:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005e18:	d802      	bhi.n	8005e20 <_free_r+0x140>
 8005e1a:	0bc2      	lsrs	r2, r0, #15
 8005e1c:	3277      	adds	r2, #119	; 0x77
 8005e1e:	e7de      	b.n	8005dde <_free_r+0xfe>
 8005e20:	f240 5154 	movw	r1, #1364	; 0x554
 8005e24:	428a      	cmp	r2, r1
 8005e26:	bf9a      	itte	ls
 8005e28:	0c82      	lsrls	r2, r0, #18
 8005e2a:	327c      	addls	r2, #124	; 0x7c
 8005e2c:	227e      	movhi	r2, #126	; 0x7e
 8005e2e:	e7d6      	b.n	8005dde <_free_r+0xfe>
 8005e30:	6889      	ldr	r1, [r1, #8]
 8005e32:	428e      	cmp	r6, r1
 8005e34:	d004      	beq.n	8005e40 <_free_r+0x160>
 8005e36:	684a      	ldr	r2, [r1, #4]
 8005e38:	f022 0203 	bic.w	r2, r2, #3
 8005e3c:	4282      	cmp	r2, r0
 8005e3e:	d8f7      	bhi.n	8005e30 <_free_r+0x150>
 8005e40:	68ce      	ldr	r6, [r1, #12]
 8005e42:	e7da      	b.n	8005dfa <_free_r+0x11a>
 8005e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e48:	20000444 	.word	0x20000444
 8005e4c:	20000850 	.word	0x20000850
 8005e50:	20000a10 	.word	0x20000a10
 8005e54:	2000044c 	.word	0x2000044c

08005e58 <_fwalk_reent>:
 8005e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e5c:	4680      	mov	r8, r0
 8005e5e:	4689      	mov	r9, r1
 8005e60:	2600      	movs	r6, #0
 8005e62:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8005e66:	b914      	cbnz	r4, 8005e6e <_fwalk_reent+0x16>
 8005e68:	4630      	mov	r0, r6
 8005e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005e72:	3f01      	subs	r7, #1
 8005e74:	d501      	bpl.n	8005e7a <_fwalk_reent+0x22>
 8005e76:	6824      	ldr	r4, [r4, #0]
 8005e78:	e7f5      	b.n	8005e66 <_fwalk_reent+0xe>
 8005e7a:	89ab      	ldrh	r3, [r5, #12]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d907      	bls.n	8005e90 <_fwalk_reent+0x38>
 8005e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e84:	3301      	adds	r3, #1
 8005e86:	d003      	beq.n	8005e90 <_fwalk_reent+0x38>
 8005e88:	4629      	mov	r1, r5
 8005e8a:	4640      	mov	r0, r8
 8005e8c:	47c8      	blx	r9
 8005e8e:	4306      	orrs	r6, r0
 8005e90:	3568      	adds	r5, #104	; 0x68
 8005e92:	e7ee      	b.n	8005e72 <_fwalk_reent+0x1a>

08005e94 <_localeconv_r>:
 8005e94:	4b04      	ldr	r3, [pc, #16]	; (8005ea8 <_localeconv_r+0x14>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005e9a:	4b04      	ldr	r3, [pc, #16]	; (8005eac <_localeconv_r+0x18>)
 8005e9c:	2800      	cmp	r0, #0
 8005e9e:	bf08      	it	eq
 8005ea0:	4618      	moveq	r0, r3
 8005ea2:	30f0      	adds	r0, #240	; 0xf0
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	20000010 	.word	0x20000010
 8005eac:	20000854 	.word	0x20000854

08005eb0 <__retarget_lock_init_recursive>:
 8005eb0:	4770      	bx	lr

08005eb2 <__retarget_lock_close_recursive>:
 8005eb2:	4770      	bx	lr

08005eb4 <__retarget_lock_acquire_recursive>:
 8005eb4:	4770      	bx	lr

08005eb6 <__retarget_lock_release_recursive>:
 8005eb6:	4770      	bx	lr

08005eb8 <__swhatbuf_r>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	460e      	mov	r6, r1
 8005ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec0:	b096      	sub	sp, #88	; 0x58
 8005ec2:	2900      	cmp	r1, #0
 8005ec4:	4614      	mov	r4, r2
 8005ec6:	461d      	mov	r5, r3
 8005ec8:	da09      	bge.n	8005ede <__swhatbuf_r+0x26>
 8005eca:	2200      	movs	r2, #0
 8005ecc:	89b3      	ldrh	r3, [r6, #12]
 8005ece:	602a      	str	r2, [r5, #0]
 8005ed0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005ed4:	d116      	bne.n	8005f04 <__swhatbuf_r+0x4c>
 8005ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eda:	6023      	str	r3, [r4, #0]
 8005edc:	e015      	b.n	8005f0a <__swhatbuf_r+0x52>
 8005ede:	466a      	mov	r2, sp
 8005ee0:	f000 ffa6 	bl	8006e30 <_fstat_r>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	dbf0      	blt.n	8005eca <__swhatbuf_r+0x12>
 8005ee8:	9a01      	ldr	r2, [sp, #4]
 8005eea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005eee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005ef2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ef6:	425a      	negs	r2, r3
 8005ef8:	415a      	adcs	r2, r3
 8005efa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005efe:	602a      	str	r2, [r5, #0]
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	e002      	b.n	8005f0a <__swhatbuf_r+0x52>
 8005f04:	2340      	movs	r3, #64	; 0x40
 8005f06:	4610      	mov	r0, r2
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	b016      	add	sp, #88	; 0x58
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f10 <__smakebuf_r>:
 8005f10:	898b      	ldrh	r3, [r1, #12]
 8005f12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f14:	079d      	lsls	r5, r3, #30
 8005f16:	4606      	mov	r6, r0
 8005f18:	460c      	mov	r4, r1
 8005f1a:	d507      	bpl.n	8005f2c <__smakebuf_r+0x1c>
 8005f1c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	6123      	str	r3, [r4, #16]
 8005f24:	2301      	movs	r3, #1
 8005f26:	6163      	str	r3, [r4, #20]
 8005f28:	b002      	add	sp, #8
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
 8005f2c:	ab01      	add	r3, sp, #4
 8005f2e:	466a      	mov	r2, sp
 8005f30:	f7ff ffc2 	bl	8005eb8 <__swhatbuf_r>
 8005f34:	9900      	ldr	r1, [sp, #0]
 8005f36:	4605      	mov	r5, r0
 8005f38:	4630      	mov	r0, r6
 8005f3a:	f000 f829 	bl	8005f90 <_malloc_r>
 8005f3e:	b948      	cbnz	r0, 8005f54 <__smakebuf_r+0x44>
 8005f40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f44:	059a      	lsls	r2, r3, #22
 8005f46:	d4ef      	bmi.n	8005f28 <__smakebuf_r+0x18>
 8005f48:	f023 0303 	bic.w	r3, r3, #3
 8005f4c:	f043 0302 	orr.w	r3, r3, #2
 8005f50:	81a3      	strh	r3, [r4, #12]
 8005f52:	e7e3      	b.n	8005f1c <__smakebuf_r+0xc>
 8005f54:	4b0d      	ldr	r3, [pc, #52]	; (8005f8c <__smakebuf_r+0x7c>)
 8005f56:	63f3      	str	r3, [r6, #60]	; 0x3c
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	6020      	str	r0, [r4, #0]
 8005f5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f60:	81a3      	strh	r3, [r4, #12]
 8005f62:	9b00      	ldr	r3, [sp, #0]
 8005f64:	6120      	str	r0, [r4, #16]
 8005f66:	6163      	str	r3, [r4, #20]
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	b15b      	cbz	r3, 8005f84 <__smakebuf_r+0x74>
 8005f6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f70:	4630      	mov	r0, r6
 8005f72:	f001 f8bd 	bl	80070f0 <_isatty_r>
 8005f76:	b128      	cbz	r0, 8005f84 <__smakebuf_r+0x74>
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	f023 0303 	bic.w	r3, r3, #3
 8005f7e:	f043 0301 	orr.w	r3, r3, #1
 8005f82:	81a3      	strh	r3, [r4, #12]
 8005f84:	89a3      	ldrh	r3, [r4, #12]
 8005f86:	431d      	orrs	r5, r3
 8005f88:	81a5      	strh	r5, [r4, #12]
 8005f8a:	e7cd      	b.n	8005f28 <__smakebuf_r+0x18>
 8005f8c:	08005b85 	.word	0x08005b85

08005f90 <_malloc_r>:
 8005f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f94:	f101 050b 	add.w	r5, r1, #11
 8005f98:	2d16      	cmp	r5, #22
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	d906      	bls.n	8005fac <_malloc_r+0x1c>
 8005f9e:	f035 0507 	bics.w	r5, r5, #7
 8005fa2:	d504      	bpl.n	8005fae <_malloc_r+0x1e>
 8005fa4:	230c      	movs	r3, #12
 8005fa6:	6033      	str	r3, [r6, #0]
 8005fa8:	2400      	movs	r4, #0
 8005faa:	e1a8      	b.n	80062fe <_malloc_r+0x36e>
 8005fac:	2510      	movs	r5, #16
 8005fae:	428d      	cmp	r5, r1
 8005fb0:	d3f8      	bcc.n	8005fa4 <_malloc_r+0x14>
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	f000 fa3c 	bl	8006430 <__malloc_lock>
 8005fb8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8005fbc:	4fc0      	ldr	r7, [pc, #768]	; (80062c0 <_malloc_r+0x330>)
 8005fbe:	d238      	bcs.n	8006032 <_malloc_r+0xa2>
 8005fc0:	f105 0208 	add.w	r2, r5, #8
 8005fc4:	443a      	add	r2, r7
 8005fc6:	6854      	ldr	r4, [r2, #4]
 8005fc8:	f1a2 0108 	sub.w	r1, r2, #8
 8005fcc:	428c      	cmp	r4, r1
 8005fce:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 8005fd2:	d102      	bne.n	8005fda <_malloc_r+0x4a>
 8005fd4:	68d4      	ldr	r4, [r2, #12]
 8005fd6:	42a2      	cmp	r2, r4
 8005fd8:	d010      	beq.n	8005ffc <_malloc_r+0x6c>
 8005fda:	6863      	ldr	r3, [r4, #4]
 8005fdc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005fe0:	f023 0303 	bic.w	r3, r3, #3
 8005fe4:	60ca      	str	r2, [r1, #12]
 8005fe6:	4423      	add	r3, r4
 8005fe8:	6091      	str	r1, [r2, #8]
 8005fea:	685a      	ldr	r2, [r3, #4]
 8005fec:	f042 0201 	orr.w	r2, r2, #1
 8005ff0:	605a      	str	r2, [r3, #4]
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f000 fa22 	bl	800643c <__malloc_unlock>
 8005ff8:	3408      	adds	r4, #8
 8005ffa:	e180      	b.n	80062fe <_malloc_r+0x36e>
 8005ffc:	3302      	adds	r3, #2
 8005ffe:	4ab1      	ldr	r2, [pc, #708]	; (80062c4 <_malloc_r+0x334>)
 8006000:	693c      	ldr	r4, [r7, #16]
 8006002:	4611      	mov	r1, r2
 8006004:	4294      	cmp	r4, r2
 8006006:	d075      	beq.n	80060f4 <_malloc_r+0x164>
 8006008:	6860      	ldr	r0, [r4, #4]
 800600a:	f020 0c03 	bic.w	ip, r0, #3
 800600e:	ebac 0005 	sub.w	r0, ip, r5
 8006012:	280f      	cmp	r0, #15
 8006014:	dd48      	ble.n	80060a8 <_malloc_r+0x118>
 8006016:	1963      	adds	r3, r4, r5
 8006018:	f045 0501 	orr.w	r5, r5, #1
 800601c:	6065      	str	r5, [r4, #4]
 800601e:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8006022:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8006026:	f040 0201 	orr.w	r2, r0, #1
 800602a:	605a      	str	r2, [r3, #4]
 800602c:	f844 000c 	str.w	r0, [r4, ip]
 8006030:	e7df      	b.n	8005ff2 <_malloc_r+0x62>
 8006032:	0a6b      	lsrs	r3, r5, #9
 8006034:	d02a      	beq.n	800608c <_malloc_r+0xfc>
 8006036:	2b04      	cmp	r3, #4
 8006038:	d812      	bhi.n	8006060 <_malloc_r+0xd0>
 800603a:	09ab      	lsrs	r3, r5, #6
 800603c:	3338      	adds	r3, #56	; 0x38
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8006044:	6854      	ldr	r4, [r2, #4]
 8006046:	f1a2 0c08 	sub.w	ip, r2, #8
 800604a:	4564      	cmp	r4, ip
 800604c:	d006      	beq.n	800605c <_malloc_r+0xcc>
 800604e:	6862      	ldr	r2, [r4, #4]
 8006050:	f022 0203 	bic.w	r2, r2, #3
 8006054:	1b50      	subs	r0, r2, r5
 8006056:	280f      	cmp	r0, #15
 8006058:	dd1c      	ble.n	8006094 <_malloc_r+0x104>
 800605a:	3b01      	subs	r3, #1
 800605c:	3301      	adds	r3, #1
 800605e:	e7ce      	b.n	8005ffe <_malloc_r+0x6e>
 8006060:	2b14      	cmp	r3, #20
 8006062:	d801      	bhi.n	8006068 <_malloc_r+0xd8>
 8006064:	335b      	adds	r3, #91	; 0x5b
 8006066:	e7ea      	b.n	800603e <_malloc_r+0xae>
 8006068:	2b54      	cmp	r3, #84	; 0x54
 800606a:	d802      	bhi.n	8006072 <_malloc_r+0xe2>
 800606c:	0b2b      	lsrs	r3, r5, #12
 800606e:	336e      	adds	r3, #110	; 0x6e
 8006070:	e7e5      	b.n	800603e <_malloc_r+0xae>
 8006072:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006076:	d802      	bhi.n	800607e <_malloc_r+0xee>
 8006078:	0beb      	lsrs	r3, r5, #15
 800607a:	3377      	adds	r3, #119	; 0x77
 800607c:	e7df      	b.n	800603e <_malloc_r+0xae>
 800607e:	f240 5254 	movw	r2, #1364	; 0x554
 8006082:	4293      	cmp	r3, r2
 8006084:	d804      	bhi.n	8006090 <_malloc_r+0x100>
 8006086:	0cab      	lsrs	r3, r5, #18
 8006088:	337c      	adds	r3, #124	; 0x7c
 800608a:	e7d8      	b.n	800603e <_malloc_r+0xae>
 800608c:	233f      	movs	r3, #63	; 0x3f
 800608e:	e7d6      	b.n	800603e <_malloc_r+0xae>
 8006090:	237e      	movs	r3, #126	; 0x7e
 8006092:	e7d4      	b.n	800603e <_malloc_r+0xae>
 8006094:	2800      	cmp	r0, #0
 8006096:	68e1      	ldr	r1, [r4, #12]
 8006098:	db04      	blt.n	80060a4 <_malloc_r+0x114>
 800609a:	68a3      	ldr	r3, [r4, #8]
 800609c:	60d9      	str	r1, [r3, #12]
 800609e:	608b      	str	r3, [r1, #8]
 80060a0:	18a3      	adds	r3, r4, r2
 80060a2:	e7a2      	b.n	8005fea <_malloc_r+0x5a>
 80060a4:	460c      	mov	r4, r1
 80060a6:	e7d0      	b.n	800604a <_malloc_r+0xba>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80060ae:	db07      	blt.n	80060c0 <_malloc_r+0x130>
 80060b0:	44a4      	add	ip, r4
 80060b2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80060b6:	f043 0301 	orr.w	r3, r3, #1
 80060ba:	f8cc 3004 	str.w	r3, [ip, #4]
 80060be:	e798      	b.n	8005ff2 <_malloc_r+0x62>
 80060c0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f080 8099 	bcs.w	80061fc <_malloc_r+0x26c>
 80060ca:	2201      	movs	r2, #1
 80060cc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 80060d0:	ea4f 0eac 	mov.w	lr, ip, asr #2
 80060d4:	fa02 f20e 	lsl.w	r2, r2, lr
 80060d8:	4310      	orrs	r0, r2
 80060da:	f10c 0c01 	add.w	ip, ip, #1
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 80060e4:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 80060e8:	3a08      	subs	r2, #8
 80060ea:	e9c4 0202 	strd	r0, r2, [r4, #8]
 80060ee:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 80060f2:	60c4      	str	r4, [r0, #12]
 80060f4:	2001      	movs	r0, #1
 80060f6:	109a      	asrs	r2, r3, #2
 80060f8:	fa00 f202 	lsl.w	r2, r0, r2
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	4290      	cmp	r0, r2
 8006100:	d326      	bcc.n	8006150 <_malloc_r+0x1c0>
 8006102:	4210      	tst	r0, r2
 8006104:	d106      	bne.n	8006114 <_malloc_r+0x184>
 8006106:	f023 0303 	bic.w	r3, r3, #3
 800610a:	0052      	lsls	r2, r2, #1
 800610c:	4210      	tst	r0, r2
 800610e:	f103 0304 	add.w	r3, r3, #4
 8006112:	d0fa      	beq.n	800610a <_malloc_r+0x17a>
 8006114:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8006118:	46e1      	mov	r9, ip
 800611a:	4698      	mov	r8, r3
 800611c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006120:	454c      	cmp	r4, r9
 8006122:	f040 80af 	bne.w	8006284 <_malloc_r+0x2f4>
 8006126:	f108 0801 	add.w	r8, r8, #1
 800612a:	f018 0f03 	tst.w	r8, #3
 800612e:	f109 0908 	add.w	r9, r9, #8
 8006132:	d1f3      	bne.n	800611c <_malloc_r+0x18c>
 8006134:	0798      	lsls	r0, r3, #30
 8006136:	f040 80e8 	bne.w	800630a <_malloc_r+0x37a>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	ea23 0302 	bic.w	r3, r3, r2
 8006140:	607b      	str	r3, [r7, #4]
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	0052      	lsls	r2, r2, #1
 8006146:	4290      	cmp	r0, r2
 8006148:	d302      	bcc.n	8006150 <_malloc_r+0x1c0>
 800614a:	2a00      	cmp	r2, #0
 800614c:	f040 80eb 	bne.w	8006326 <_malloc_r+0x396>
 8006150:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8006154:	f8da 4004 	ldr.w	r4, [sl, #4]
 8006158:	f024 0203 	bic.w	r2, r4, #3
 800615c:	42aa      	cmp	r2, r5
 800615e:	d303      	bcc.n	8006168 <_malloc_r+0x1d8>
 8006160:	1b53      	subs	r3, r2, r5
 8006162:	2b0f      	cmp	r3, #15
 8006164:	f300 813f 	bgt.w	80063e6 <_malloc_r+0x456>
 8006168:	4b57      	ldr	r3, [pc, #348]	; (80062c8 <_malloc_r+0x338>)
 800616a:	2008      	movs	r0, #8
 800616c:	681c      	ldr	r4, [r3, #0]
 800616e:	9200      	str	r2, [sp, #0]
 8006170:	f000 fcb6 	bl	8006ae0 <sysconf>
 8006174:	4b55      	ldr	r3, [pc, #340]	; (80062cc <_malloc_r+0x33c>)
 8006176:	3410      	adds	r4, #16
 8006178:	6819      	ldr	r1, [r3, #0]
 800617a:	442c      	add	r4, r5
 800617c:	3101      	adds	r1, #1
 800617e:	bf1f      	itttt	ne
 8006180:	f104 34ff 	addne.w	r4, r4, #4294967295
 8006184:	1824      	addne	r4, r4, r0
 8006186:	4241      	negne	r1, r0
 8006188:	400c      	andne	r4, r1
 800618a:	9a00      	ldr	r2, [sp, #0]
 800618c:	4680      	mov	r8, r0
 800618e:	4621      	mov	r1, r4
 8006190:	4630      	mov	r0, r6
 8006192:	e9cd 2300 	strd	r2, r3, [sp]
 8006196:	f000 fc3b 	bl	8006a10 <_sbrk_r>
 800619a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800619e:	4683      	mov	fp, r0
 80061a0:	f000 80fa 	beq.w	8006398 <_malloc_r+0x408>
 80061a4:	9a00      	ldr	r2, [sp, #0]
 80061a6:	9b01      	ldr	r3, [sp, #4]
 80061a8:	eb0a 0102 	add.w	r1, sl, r2
 80061ac:	4281      	cmp	r1, r0
 80061ae:	d902      	bls.n	80061b6 <_malloc_r+0x226>
 80061b0:	45ba      	cmp	sl, r7
 80061b2:	f040 80f1 	bne.w	8006398 <_malloc_r+0x408>
 80061b6:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80062d8 <_malloc_r+0x348>
 80061ba:	4559      	cmp	r1, fp
 80061bc:	f8d9 0000 	ldr.w	r0, [r9]
 80061c0:	f108 3cff 	add.w	ip, r8, #4294967295
 80061c4:	eb00 0e04 	add.w	lr, r0, r4
 80061c8:	f8c9 e000 	str.w	lr, [r9]
 80061cc:	f040 80ad 	bne.w	800632a <_malloc_r+0x39a>
 80061d0:	ea11 0f0c 	tst.w	r1, ip
 80061d4:	f040 80a9 	bne.w	800632a <_malloc_r+0x39a>
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4414      	add	r4, r2
 80061dc:	f044 0401 	orr.w	r4, r4, #1
 80061e0:	605c      	str	r4, [r3, #4]
 80061e2:	4a3b      	ldr	r2, [pc, #236]	; (80062d0 <_malloc_r+0x340>)
 80061e4:	f8d9 3000 	ldr.w	r3, [r9]
 80061e8:	6811      	ldr	r1, [r2, #0]
 80061ea:	428b      	cmp	r3, r1
 80061ec:	bf88      	it	hi
 80061ee:	6013      	strhi	r3, [r2, #0]
 80061f0:	4a38      	ldr	r2, [pc, #224]	; (80062d4 <_malloc_r+0x344>)
 80061f2:	6811      	ldr	r1, [r2, #0]
 80061f4:	428b      	cmp	r3, r1
 80061f6:	bf88      	it	hi
 80061f8:	6013      	strhi	r3, [r2, #0]
 80061fa:	e0cd      	b.n	8006398 <_malloc_r+0x408>
 80061fc:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006200:	2a04      	cmp	r2, #4
 8006202:	d818      	bhi.n	8006236 <_malloc_r+0x2a6>
 8006204:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006208:	3238      	adds	r2, #56	; 0x38
 800620a:	f102 0e01 	add.w	lr, r2, #1
 800620e:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 8006212:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8006216:	45f0      	cmp	r8, lr
 8006218:	d12b      	bne.n	8006272 <_malloc_r+0x2e2>
 800621a:	f04f 0c01 	mov.w	ip, #1
 800621e:	1092      	asrs	r2, r2, #2
 8006220:	fa0c f202 	lsl.w	r2, ip, r2
 8006224:	4310      	orrs	r0, r2
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800622c:	f8c8 4008 	str.w	r4, [r8, #8]
 8006230:	f8ce 400c 	str.w	r4, [lr, #12]
 8006234:	e75e      	b.n	80060f4 <_malloc_r+0x164>
 8006236:	2a14      	cmp	r2, #20
 8006238:	d801      	bhi.n	800623e <_malloc_r+0x2ae>
 800623a:	325b      	adds	r2, #91	; 0x5b
 800623c:	e7e5      	b.n	800620a <_malloc_r+0x27a>
 800623e:	2a54      	cmp	r2, #84	; 0x54
 8006240:	d803      	bhi.n	800624a <_malloc_r+0x2ba>
 8006242:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006246:	326e      	adds	r2, #110	; 0x6e
 8006248:	e7df      	b.n	800620a <_malloc_r+0x27a>
 800624a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800624e:	d803      	bhi.n	8006258 <_malloc_r+0x2c8>
 8006250:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006254:	3277      	adds	r2, #119	; 0x77
 8006256:	e7d8      	b.n	800620a <_malloc_r+0x27a>
 8006258:	f240 5e54 	movw	lr, #1364	; 0x554
 800625c:	4572      	cmp	r2, lr
 800625e:	bf9a      	itte	ls
 8006260:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006264:	327c      	addls	r2, #124	; 0x7c
 8006266:	227e      	movhi	r2, #126	; 0x7e
 8006268:	e7cf      	b.n	800620a <_malloc_r+0x27a>
 800626a:	f8de e008 	ldr.w	lr, [lr, #8]
 800626e:	45f0      	cmp	r8, lr
 8006270:	d005      	beq.n	800627e <_malloc_r+0x2ee>
 8006272:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006276:	f022 0203 	bic.w	r2, r2, #3
 800627a:	4562      	cmp	r2, ip
 800627c:	d8f5      	bhi.n	800626a <_malloc_r+0x2da>
 800627e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006282:	e7d1      	b.n	8006228 <_malloc_r+0x298>
 8006284:	6860      	ldr	r0, [r4, #4]
 8006286:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800628a:	f020 0003 	bic.w	r0, r0, #3
 800628e:	eba0 0a05 	sub.w	sl, r0, r5
 8006292:	f1ba 0f0f 	cmp.w	sl, #15
 8006296:	dd21      	ble.n	80062dc <_malloc_r+0x34c>
 8006298:	68a2      	ldr	r2, [r4, #8]
 800629a:	1963      	adds	r3, r4, r5
 800629c:	f045 0501 	orr.w	r5, r5, #1
 80062a0:	6065      	str	r5, [r4, #4]
 80062a2:	f8c2 e00c 	str.w	lr, [r2, #12]
 80062a6:	f8ce 2008 	str.w	r2, [lr, #8]
 80062aa:	f04a 0201 	orr.w	r2, sl, #1
 80062ae:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80062b2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80062b6:	605a      	str	r2, [r3, #4]
 80062b8:	f844 a000 	str.w	sl, [r4, r0]
 80062bc:	e699      	b.n	8005ff2 <_malloc_r+0x62>
 80062be:	bf00      	nop
 80062c0:	20000444 	.word	0x20000444
 80062c4:	2000044c 	.word	0x2000044c
 80062c8:	20000a10 	.word	0x20000a10
 80062cc:	2000084c 	.word	0x2000084c
 80062d0:	20000a08 	.word	0x20000a08
 80062d4:	20000a0c 	.word	0x20000a0c
 80062d8:	200009e0 	.word	0x200009e0
 80062dc:	f1ba 0f00 	cmp.w	sl, #0
 80062e0:	db11      	blt.n	8006306 <_malloc_r+0x376>
 80062e2:	4420      	add	r0, r4
 80062e4:	6843      	ldr	r3, [r0, #4]
 80062e6:	f043 0301 	orr.w	r3, r3, #1
 80062ea:	6043      	str	r3, [r0, #4]
 80062ec:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80062f0:	4630      	mov	r0, r6
 80062f2:	f8c3 e00c 	str.w	lr, [r3, #12]
 80062f6:	f8ce 3008 	str.w	r3, [lr, #8]
 80062fa:	f000 f89f 	bl	800643c <__malloc_unlock>
 80062fe:	4620      	mov	r0, r4
 8006300:	b003      	add	sp, #12
 8006302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006306:	4674      	mov	r4, lr
 8006308:	e70a      	b.n	8006120 <_malloc_r+0x190>
 800630a:	f1ac 0008 	sub.w	r0, ip, #8
 800630e:	f8dc c000 	ldr.w	ip, [ip]
 8006312:	3b01      	subs	r3, #1
 8006314:	4584      	cmp	ip, r0
 8006316:	f43f af0d 	beq.w	8006134 <_malloc_r+0x1a4>
 800631a:	e712      	b.n	8006142 <_malloc_r+0x1b2>
 800631c:	3304      	adds	r3, #4
 800631e:	0052      	lsls	r2, r2, #1
 8006320:	4210      	tst	r0, r2
 8006322:	d0fb      	beq.n	800631c <_malloc_r+0x38c>
 8006324:	e6f6      	b.n	8006114 <_malloc_r+0x184>
 8006326:	4643      	mov	r3, r8
 8006328:	e7fa      	b.n	8006320 <_malloc_r+0x390>
 800632a:	6818      	ldr	r0, [r3, #0]
 800632c:	9200      	str	r2, [sp, #0]
 800632e:	3001      	adds	r0, #1
 8006330:	bf1b      	ittet	ne
 8006332:	ebab 0101 	subne.w	r1, fp, r1
 8006336:	4471      	addne	r1, lr
 8006338:	f8c3 b000 	streq.w	fp, [r3]
 800633c:	f8c9 1000 	strne.w	r1, [r9]
 8006340:	f01b 0307 	ands.w	r3, fp, #7
 8006344:	bf1c      	itt	ne
 8006346:	f1c3 0308 	rsbne	r3, r3, #8
 800634a:	449b      	addne	fp, r3
 800634c:	445c      	add	r4, fp
 800634e:	4498      	add	r8, r3
 8006350:	ea04 030c 	and.w	r3, r4, ip
 8006354:	eba8 0803 	sub.w	r8, r8, r3
 8006358:	4641      	mov	r1, r8
 800635a:	4630      	mov	r0, r6
 800635c:	f000 fb58 	bl	8006a10 <_sbrk_r>
 8006360:	1c43      	adds	r3, r0, #1
 8006362:	bf04      	itt	eq
 8006364:	4658      	moveq	r0, fp
 8006366:	f04f 0800 	moveq.w	r8, #0
 800636a:	f8d9 3000 	ldr.w	r3, [r9]
 800636e:	eba0 000b 	sub.w	r0, r0, fp
 8006372:	4440      	add	r0, r8
 8006374:	4443      	add	r3, r8
 8006376:	f040 0001 	orr.w	r0, r0, #1
 800637a:	45ba      	cmp	sl, r7
 800637c:	f8c7 b008 	str.w	fp, [r7, #8]
 8006380:	9a00      	ldr	r2, [sp, #0]
 8006382:	f8c9 3000 	str.w	r3, [r9]
 8006386:	f8cb 0004 	str.w	r0, [fp, #4]
 800638a:	f43f af2a 	beq.w	80061e2 <_malloc_r+0x252>
 800638e:	2a0f      	cmp	r2, #15
 8006390:	d810      	bhi.n	80063b4 <_malloc_r+0x424>
 8006392:	2301      	movs	r3, #1
 8006394:	f8cb 3004 	str.w	r3, [fp, #4]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	f022 0203 	bic.w	r2, r2, #3
 80063a0:	42aa      	cmp	r2, r5
 80063a2:	eba2 0305 	sub.w	r3, r2, r5
 80063a6:	d301      	bcc.n	80063ac <_malloc_r+0x41c>
 80063a8:	2b0f      	cmp	r3, #15
 80063aa:	dc1c      	bgt.n	80063e6 <_malloc_r+0x456>
 80063ac:	4630      	mov	r0, r6
 80063ae:	f000 f845 	bl	800643c <__malloc_unlock>
 80063b2:	e5f9      	b.n	8005fa8 <_malloc_r+0x18>
 80063b4:	f1a2 040c 	sub.w	r4, r2, #12
 80063b8:	2205      	movs	r2, #5
 80063ba:	f8da 3004 	ldr.w	r3, [sl, #4]
 80063be:	f024 0407 	bic.w	r4, r4, #7
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	4323      	orrs	r3, r4
 80063c8:	f8ca 3004 	str.w	r3, [sl, #4]
 80063cc:	2c0f      	cmp	r4, #15
 80063ce:	eb0a 0304 	add.w	r3, sl, r4
 80063d2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80063d6:	f67f af04 	bls.w	80061e2 <_malloc_r+0x252>
 80063da:	f10a 0108 	add.w	r1, sl, #8
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff fc7e 	bl	8005ce0 <_free_r>
 80063e4:	e6fd      	b.n	80061e2 <_malloc_r+0x252>
 80063e6:	68bc      	ldr	r4, [r7, #8]
 80063e8:	f045 0201 	orr.w	r2, r5, #1
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	4425      	add	r5, r4
 80063f2:	6062      	str	r2, [r4, #4]
 80063f4:	60bd      	str	r5, [r7, #8]
 80063f6:	606b      	str	r3, [r5, #4]
 80063f8:	e5fb      	b.n	8005ff2 <_malloc_r+0x62>
 80063fa:	bf00      	nop

080063fc <memchr>:
 80063fc:	b510      	push	{r4, lr}
 80063fe:	b2c9      	uxtb	r1, r1
 8006400:	4402      	add	r2, r0
 8006402:	4290      	cmp	r0, r2
 8006404:	4603      	mov	r3, r0
 8006406:	d101      	bne.n	800640c <memchr+0x10>
 8006408:	2300      	movs	r3, #0
 800640a:	e003      	b.n	8006414 <memchr+0x18>
 800640c:	781c      	ldrb	r4, [r3, #0]
 800640e:	3001      	adds	r0, #1
 8006410:	428c      	cmp	r4, r1
 8006412:	d1f6      	bne.n	8006402 <memchr+0x6>
 8006414:	4618      	mov	r0, r3
 8006416:	bd10      	pop	{r4, pc}

08006418 <memcpy>:
 8006418:	b510      	push	{r4, lr}
 800641a:	1e43      	subs	r3, r0, #1
 800641c:	440a      	add	r2, r1
 800641e:	4291      	cmp	r1, r2
 8006420:	d100      	bne.n	8006424 <memcpy+0xc>
 8006422:	bd10      	pop	{r4, pc}
 8006424:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006428:	f803 4f01 	strb.w	r4, [r3, #1]!
 800642c:	e7f7      	b.n	800641e <memcpy+0x6>
	...

08006430 <__malloc_lock>:
 8006430:	4801      	ldr	r0, [pc, #4]	; (8006438 <__malloc_lock+0x8>)
 8006432:	f7ff bd3f 	b.w	8005eb4 <__retarget_lock_acquire_recursive>
 8006436:	bf00      	nop
 8006438:	20000b64 	.word	0x20000b64

0800643c <__malloc_unlock>:
 800643c:	4801      	ldr	r0, [pc, #4]	; (8006444 <__malloc_unlock+0x8>)
 800643e:	f7ff bd3a 	b.w	8005eb6 <__retarget_lock_release_recursive>
 8006442:	bf00      	nop
 8006444:	20000b64 	.word	0x20000b64

08006448 <_Balloc>:
 8006448:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800644a:	b570      	push	{r4, r5, r6, lr}
 800644c:	4605      	mov	r5, r0
 800644e:	460c      	mov	r4, r1
 8006450:	b17b      	cbz	r3, 8006472 <_Balloc+0x2a>
 8006452:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8006454:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8006458:	b9a0      	cbnz	r0, 8006484 <_Balloc+0x3c>
 800645a:	2101      	movs	r1, #1
 800645c:	fa01 f604 	lsl.w	r6, r1, r4
 8006460:	1d72      	adds	r2, r6, #5
 8006462:	0092      	lsls	r2, r2, #2
 8006464:	4628      	mov	r0, r5
 8006466:	f000 fbe3 	bl	8006c30 <_calloc_r>
 800646a:	b148      	cbz	r0, 8006480 <_Balloc+0x38>
 800646c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8006470:	e00b      	b.n	800648a <_Balloc+0x42>
 8006472:	2221      	movs	r2, #33	; 0x21
 8006474:	2104      	movs	r1, #4
 8006476:	f000 fbdb 	bl	8006c30 <_calloc_r>
 800647a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800647c:	2800      	cmp	r0, #0
 800647e:	d1e8      	bne.n	8006452 <_Balloc+0xa>
 8006480:	2000      	movs	r0, #0
 8006482:	bd70      	pop	{r4, r5, r6, pc}
 8006484:	6802      	ldr	r2, [r0, #0]
 8006486:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800648a:	2300      	movs	r3, #0
 800648c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006490:	e7f7      	b.n	8006482 <_Balloc+0x3a>

08006492 <_Bfree>:
 8006492:	b131      	cbz	r1, 80064a2 <_Bfree+0x10>
 8006494:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006496:	684a      	ldr	r2, [r1, #4]
 8006498:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800649c:	6008      	str	r0, [r1, #0]
 800649e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80064a2:	4770      	bx	lr

080064a4 <__multadd>:
 80064a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a8:	461f      	mov	r7, r3
 80064aa:	4606      	mov	r6, r0
 80064ac:	460c      	mov	r4, r1
 80064ae:	2300      	movs	r3, #0
 80064b0:	690d      	ldr	r5, [r1, #16]
 80064b2:	f101 0c14 	add.w	ip, r1, #20
 80064b6:	f8dc 0000 	ldr.w	r0, [ip]
 80064ba:	3301      	adds	r3, #1
 80064bc:	b281      	uxth	r1, r0
 80064be:	fb02 7101 	mla	r1, r2, r1, r7
 80064c2:	0c00      	lsrs	r0, r0, #16
 80064c4:	0c0f      	lsrs	r7, r1, #16
 80064c6:	fb02 7000 	mla	r0, r2, r0, r7
 80064ca:	b289      	uxth	r1, r1
 80064cc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80064d0:	429d      	cmp	r5, r3
 80064d2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80064d6:	f84c 1b04 	str.w	r1, [ip], #4
 80064da:	dcec      	bgt.n	80064b6 <__multadd+0x12>
 80064dc:	b1d7      	cbz	r7, 8006514 <__multadd+0x70>
 80064de:	68a3      	ldr	r3, [r4, #8]
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dc12      	bgt.n	800650a <__multadd+0x66>
 80064e4:	6861      	ldr	r1, [r4, #4]
 80064e6:	4630      	mov	r0, r6
 80064e8:	3101      	adds	r1, #1
 80064ea:	f7ff ffad 	bl	8006448 <_Balloc>
 80064ee:	4680      	mov	r8, r0
 80064f0:	6922      	ldr	r2, [r4, #16]
 80064f2:	f104 010c 	add.w	r1, r4, #12
 80064f6:	3202      	adds	r2, #2
 80064f8:	0092      	lsls	r2, r2, #2
 80064fa:	300c      	adds	r0, #12
 80064fc:	f7ff ff8c 	bl	8006418 <memcpy>
 8006500:	4621      	mov	r1, r4
 8006502:	4630      	mov	r0, r6
 8006504:	f7ff ffc5 	bl	8006492 <_Bfree>
 8006508:	4644      	mov	r4, r8
 800650a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800650e:	3501      	adds	r5, #1
 8006510:	615f      	str	r7, [r3, #20]
 8006512:	6125      	str	r5, [r4, #16]
 8006514:	4620      	mov	r0, r4
 8006516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800651a <__hi0bits>:
 800651a:	0c02      	lsrs	r2, r0, #16
 800651c:	0412      	lsls	r2, r2, #16
 800651e:	4603      	mov	r3, r0
 8006520:	b9b2      	cbnz	r2, 8006550 <__hi0bits+0x36>
 8006522:	0403      	lsls	r3, r0, #16
 8006524:	2010      	movs	r0, #16
 8006526:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800652a:	bf04      	itt	eq
 800652c:	021b      	lsleq	r3, r3, #8
 800652e:	3008      	addeq	r0, #8
 8006530:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006534:	bf04      	itt	eq
 8006536:	011b      	lsleq	r3, r3, #4
 8006538:	3004      	addeq	r0, #4
 800653a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800653e:	bf04      	itt	eq
 8006540:	009b      	lsleq	r3, r3, #2
 8006542:	3002      	addeq	r0, #2
 8006544:	2b00      	cmp	r3, #0
 8006546:	db06      	blt.n	8006556 <__hi0bits+0x3c>
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	d503      	bpl.n	8006554 <__hi0bits+0x3a>
 800654c:	3001      	adds	r0, #1
 800654e:	4770      	bx	lr
 8006550:	2000      	movs	r0, #0
 8006552:	e7e8      	b.n	8006526 <__hi0bits+0xc>
 8006554:	2020      	movs	r0, #32
 8006556:	4770      	bx	lr

08006558 <__lo0bits>:
 8006558:	6803      	ldr	r3, [r0, #0]
 800655a:	4601      	mov	r1, r0
 800655c:	f013 0207 	ands.w	r2, r3, #7
 8006560:	d00b      	beq.n	800657a <__lo0bits+0x22>
 8006562:	07da      	lsls	r2, r3, #31
 8006564:	d423      	bmi.n	80065ae <__lo0bits+0x56>
 8006566:	0798      	lsls	r0, r3, #30
 8006568:	bf49      	itett	mi
 800656a:	085b      	lsrmi	r3, r3, #1
 800656c:	089b      	lsrpl	r3, r3, #2
 800656e:	2001      	movmi	r0, #1
 8006570:	600b      	strmi	r3, [r1, #0]
 8006572:	bf5c      	itt	pl
 8006574:	600b      	strpl	r3, [r1, #0]
 8006576:	2002      	movpl	r0, #2
 8006578:	4770      	bx	lr
 800657a:	b298      	uxth	r0, r3
 800657c:	b9a8      	cbnz	r0, 80065aa <__lo0bits+0x52>
 800657e:	2010      	movs	r0, #16
 8006580:	0c1b      	lsrs	r3, r3, #16
 8006582:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006586:	bf04      	itt	eq
 8006588:	0a1b      	lsreq	r3, r3, #8
 800658a:	3008      	addeq	r0, #8
 800658c:	071a      	lsls	r2, r3, #28
 800658e:	bf04      	itt	eq
 8006590:	091b      	lsreq	r3, r3, #4
 8006592:	3004      	addeq	r0, #4
 8006594:	079a      	lsls	r2, r3, #30
 8006596:	bf04      	itt	eq
 8006598:	089b      	lsreq	r3, r3, #2
 800659a:	3002      	addeq	r0, #2
 800659c:	07da      	lsls	r2, r3, #31
 800659e:	d402      	bmi.n	80065a6 <__lo0bits+0x4e>
 80065a0:	085b      	lsrs	r3, r3, #1
 80065a2:	d006      	beq.n	80065b2 <__lo0bits+0x5a>
 80065a4:	3001      	adds	r0, #1
 80065a6:	600b      	str	r3, [r1, #0]
 80065a8:	4770      	bx	lr
 80065aa:	4610      	mov	r0, r2
 80065ac:	e7e9      	b.n	8006582 <__lo0bits+0x2a>
 80065ae:	2000      	movs	r0, #0
 80065b0:	4770      	bx	lr
 80065b2:	2020      	movs	r0, #32
 80065b4:	4770      	bx	lr

080065b6 <__i2b>:
 80065b6:	b510      	push	{r4, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	2101      	movs	r1, #1
 80065bc:	f7ff ff44 	bl	8006448 <_Balloc>
 80065c0:	2201      	movs	r2, #1
 80065c2:	6144      	str	r4, [r0, #20]
 80065c4:	6102      	str	r2, [r0, #16]
 80065c6:	bd10      	pop	{r4, pc}

080065c8 <__multiply>:
 80065c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065cc:	4614      	mov	r4, r2
 80065ce:	690a      	ldr	r2, [r1, #16]
 80065d0:	6923      	ldr	r3, [r4, #16]
 80065d2:	4688      	mov	r8, r1
 80065d4:	429a      	cmp	r2, r3
 80065d6:	bfbe      	ittt	lt
 80065d8:	460b      	movlt	r3, r1
 80065da:	46a0      	movlt	r8, r4
 80065dc:	461c      	movlt	r4, r3
 80065de:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80065e2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80065e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065ea:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80065ee:	eb07 0609 	add.w	r6, r7, r9
 80065f2:	42b3      	cmp	r3, r6
 80065f4:	bfb8      	it	lt
 80065f6:	3101      	addlt	r1, #1
 80065f8:	f7ff ff26 	bl	8006448 <_Balloc>
 80065fc:	f100 0514 	add.w	r5, r0, #20
 8006600:	462b      	mov	r3, r5
 8006602:	2200      	movs	r2, #0
 8006604:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006608:	4573      	cmp	r3, lr
 800660a:	d316      	bcc.n	800663a <__multiply+0x72>
 800660c:	f104 0214 	add.w	r2, r4, #20
 8006610:	f108 0114 	add.w	r1, r8, #20
 8006614:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006618:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	9b00      	ldr	r3, [sp, #0]
 8006620:	9201      	str	r2, [sp, #4]
 8006622:	4293      	cmp	r3, r2
 8006624:	d80c      	bhi.n	8006640 <__multiply+0x78>
 8006626:	2e00      	cmp	r6, #0
 8006628:	dd03      	ble.n	8006632 <__multiply+0x6a>
 800662a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800662e:	2b00      	cmp	r3, #0
 8006630:	d05d      	beq.n	80066ee <__multiply+0x126>
 8006632:	6106      	str	r6, [r0, #16]
 8006634:	b003      	add	sp, #12
 8006636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800663a:	f843 2b04 	str.w	r2, [r3], #4
 800663e:	e7e3      	b.n	8006608 <__multiply+0x40>
 8006640:	f8b2 b000 	ldrh.w	fp, [r2]
 8006644:	f1bb 0f00 	cmp.w	fp, #0
 8006648:	d023      	beq.n	8006692 <__multiply+0xca>
 800664a:	4689      	mov	r9, r1
 800664c:	46ac      	mov	ip, r5
 800664e:	f04f 0800 	mov.w	r8, #0
 8006652:	f859 4b04 	ldr.w	r4, [r9], #4
 8006656:	f8dc a000 	ldr.w	sl, [ip]
 800665a:	b2a3      	uxth	r3, r4
 800665c:	fa1f fa8a 	uxth.w	sl, sl
 8006660:	fb0b a303 	mla	r3, fp, r3, sl
 8006664:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006668:	f8dc 4000 	ldr.w	r4, [ip]
 800666c:	4443      	add	r3, r8
 800666e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006672:	fb0b 840a 	mla	r4, fp, sl, r8
 8006676:	46e2      	mov	sl, ip
 8006678:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800667c:	b29b      	uxth	r3, r3
 800667e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006682:	454f      	cmp	r7, r9
 8006684:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006688:	f84a 3b04 	str.w	r3, [sl], #4
 800668c:	d82b      	bhi.n	80066e6 <__multiply+0x11e>
 800668e:	f8cc 8004 	str.w	r8, [ip, #4]
 8006692:	9b01      	ldr	r3, [sp, #4]
 8006694:	3204      	adds	r2, #4
 8006696:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800669a:	f1ba 0f00 	cmp.w	sl, #0
 800669e:	d020      	beq.n	80066e2 <__multiply+0x11a>
 80066a0:	4689      	mov	r9, r1
 80066a2:	46a8      	mov	r8, r5
 80066a4:	f04f 0b00 	mov.w	fp, #0
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	f8b9 c000 	ldrh.w	ip, [r9]
 80066ae:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	fb0a 440c 	mla	r4, sl, ip, r4
 80066b8:	46c4      	mov	ip, r8
 80066ba:	445c      	add	r4, fp
 80066bc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80066c0:	f84c 3b04 	str.w	r3, [ip], #4
 80066c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80066c8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80066cc:	0c1b      	lsrs	r3, r3, #16
 80066ce:	fb0a b303 	mla	r3, sl, r3, fp
 80066d2:	454f      	cmp	r7, r9
 80066d4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80066d8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80066dc:	d805      	bhi.n	80066ea <__multiply+0x122>
 80066de:	f8c8 3004 	str.w	r3, [r8, #4]
 80066e2:	3504      	adds	r5, #4
 80066e4:	e79b      	b.n	800661e <__multiply+0x56>
 80066e6:	46d4      	mov	ip, sl
 80066e8:	e7b3      	b.n	8006652 <__multiply+0x8a>
 80066ea:	46e0      	mov	r8, ip
 80066ec:	e7dd      	b.n	80066aa <__multiply+0xe2>
 80066ee:	3e01      	subs	r6, #1
 80066f0:	e799      	b.n	8006626 <__multiply+0x5e>
	...

080066f4 <__pow5mult>:
 80066f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	4615      	mov	r5, r2
 80066fa:	f012 0203 	ands.w	r2, r2, #3
 80066fe:	4606      	mov	r6, r0
 8006700:	460f      	mov	r7, r1
 8006702:	d007      	beq.n	8006714 <__pow5mult+0x20>
 8006704:	4c1a      	ldr	r4, [pc, #104]	; (8006770 <__pow5mult+0x7c>)
 8006706:	3a01      	subs	r2, #1
 8006708:	2300      	movs	r3, #0
 800670a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800670e:	f7ff fec9 	bl	80064a4 <__multadd>
 8006712:	4607      	mov	r7, r0
 8006714:	10ad      	asrs	r5, r5, #2
 8006716:	d027      	beq.n	8006768 <__pow5mult+0x74>
 8006718:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800671a:	b944      	cbnz	r4, 800672e <__pow5mult+0x3a>
 800671c:	f240 2171 	movw	r1, #625	; 0x271
 8006720:	4630      	mov	r0, r6
 8006722:	f7ff ff48 	bl	80065b6 <__i2b>
 8006726:	2300      	movs	r3, #0
 8006728:	4604      	mov	r4, r0
 800672a:	64b0      	str	r0, [r6, #72]	; 0x48
 800672c:	6003      	str	r3, [r0, #0]
 800672e:	f04f 0800 	mov.w	r8, #0
 8006732:	07eb      	lsls	r3, r5, #31
 8006734:	d50a      	bpl.n	800674c <__pow5mult+0x58>
 8006736:	4639      	mov	r1, r7
 8006738:	4622      	mov	r2, r4
 800673a:	4630      	mov	r0, r6
 800673c:	f7ff ff44 	bl	80065c8 <__multiply>
 8006740:	4681      	mov	r9, r0
 8006742:	4639      	mov	r1, r7
 8006744:	4630      	mov	r0, r6
 8006746:	f7ff fea4 	bl	8006492 <_Bfree>
 800674a:	464f      	mov	r7, r9
 800674c:	106d      	asrs	r5, r5, #1
 800674e:	d00b      	beq.n	8006768 <__pow5mult+0x74>
 8006750:	6820      	ldr	r0, [r4, #0]
 8006752:	b938      	cbnz	r0, 8006764 <__pow5mult+0x70>
 8006754:	4622      	mov	r2, r4
 8006756:	4621      	mov	r1, r4
 8006758:	4630      	mov	r0, r6
 800675a:	f7ff ff35 	bl	80065c8 <__multiply>
 800675e:	6020      	str	r0, [r4, #0]
 8006760:	f8c0 8000 	str.w	r8, [r0]
 8006764:	4604      	mov	r4, r0
 8006766:	e7e4      	b.n	8006732 <__pow5mult+0x3e>
 8006768:	4638      	mov	r0, r7
 800676a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800676e:	bf00      	nop
 8006770:	08007840 	.word	0x08007840

08006774 <__lshift>:
 8006774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006778:	460c      	mov	r4, r1
 800677a:	4607      	mov	r7, r0
 800677c:	4616      	mov	r6, r2
 800677e:	6923      	ldr	r3, [r4, #16]
 8006780:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006784:	eb0a 0903 	add.w	r9, sl, r3
 8006788:	6849      	ldr	r1, [r1, #4]
 800678a:	68a3      	ldr	r3, [r4, #8]
 800678c:	f109 0501 	add.w	r5, r9, #1
 8006790:	42ab      	cmp	r3, r5
 8006792:	db32      	blt.n	80067fa <__lshift+0x86>
 8006794:	4638      	mov	r0, r7
 8006796:	f7ff fe57 	bl	8006448 <_Balloc>
 800679a:	2300      	movs	r3, #0
 800679c:	4680      	mov	r8, r0
 800679e:	461a      	mov	r2, r3
 80067a0:	f100 0114 	add.w	r1, r0, #20
 80067a4:	4553      	cmp	r3, sl
 80067a6:	db2b      	blt.n	8006800 <__lshift+0x8c>
 80067a8:	6920      	ldr	r0, [r4, #16]
 80067aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067ae:	f104 0314 	add.w	r3, r4, #20
 80067b2:	f016 021f 	ands.w	r2, r6, #31
 80067b6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067ba:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067be:	d025      	beq.n	800680c <__lshift+0x98>
 80067c0:	2000      	movs	r0, #0
 80067c2:	f1c2 0e20 	rsb	lr, r2, #32
 80067c6:	468a      	mov	sl, r1
 80067c8:	681e      	ldr	r6, [r3, #0]
 80067ca:	4096      	lsls	r6, r2
 80067cc:	4330      	orrs	r0, r6
 80067ce:	f84a 0b04 	str.w	r0, [sl], #4
 80067d2:	f853 0b04 	ldr.w	r0, [r3], #4
 80067d6:	459c      	cmp	ip, r3
 80067d8:	fa20 f00e 	lsr.w	r0, r0, lr
 80067dc:	d814      	bhi.n	8006808 <__lshift+0x94>
 80067de:	6048      	str	r0, [r1, #4]
 80067e0:	b108      	cbz	r0, 80067e6 <__lshift+0x72>
 80067e2:	f109 0502 	add.w	r5, r9, #2
 80067e6:	3d01      	subs	r5, #1
 80067e8:	4638      	mov	r0, r7
 80067ea:	f8c8 5010 	str.w	r5, [r8, #16]
 80067ee:	4621      	mov	r1, r4
 80067f0:	f7ff fe4f 	bl	8006492 <_Bfree>
 80067f4:	4640      	mov	r0, r8
 80067f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067fa:	3101      	adds	r1, #1
 80067fc:	005b      	lsls	r3, r3, #1
 80067fe:	e7c7      	b.n	8006790 <__lshift+0x1c>
 8006800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006804:	3301      	adds	r3, #1
 8006806:	e7cd      	b.n	80067a4 <__lshift+0x30>
 8006808:	4651      	mov	r1, sl
 800680a:	e7dc      	b.n	80067c6 <__lshift+0x52>
 800680c:	3904      	subs	r1, #4
 800680e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006812:	459c      	cmp	ip, r3
 8006814:	f841 2f04 	str.w	r2, [r1, #4]!
 8006818:	d8f9      	bhi.n	800680e <__lshift+0x9a>
 800681a:	e7e4      	b.n	80067e6 <__lshift+0x72>

0800681c <__mcmp>:
 800681c:	6903      	ldr	r3, [r0, #16]
 800681e:	690a      	ldr	r2, [r1, #16]
 8006820:	b530      	push	{r4, r5, lr}
 8006822:	1a9b      	subs	r3, r3, r2
 8006824:	d10c      	bne.n	8006840 <__mcmp+0x24>
 8006826:	0092      	lsls	r2, r2, #2
 8006828:	3014      	adds	r0, #20
 800682a:	3114      	adds	r1, #20
 800682c:	1884      	adds	r4, r0, r2
 800682e:	4411      	add	r1, r2
 8006830:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006834:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006838:	4295      	cmp	r5, r2
 800683a:	d003      	beq.n	8006844 <__mcmp+0x28>
 800683c:	d305      	bcc.n	800684a <__mcmp+0x2e>
 800683e:	2301      	movs	r3, #1
 8006840:	4618      	mov	r0, r3
 8006842:	bd30      	pop	{r4, r5, pc}
 8006844:	42a0      	cmp	r0, r4
 8006846:	d3f3      	bcc.n	8006830 <__mcmp+0x14>
 8006848:	e7fa      	b.n	8006840 <__mcmp+0x24>
 800684a:	f04f 33ff 	mov.w	r3, #4294967295
 800684e:	e7f7      	b.n	8006840 <__mcmp+0x24>

08006850 <__mdiff>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	460d      	mov	r5, r1
 8006856:	4607      	mov	r7, r0
 8006858:	4611      	mov	r1, r2
 800685a:	4628      	mov	r0, r5
 800685c:	4614      	mov	r4, r2
 800685e:	f7ff ffdd 	bl	800681c <__mcmp>
 8006862:	1e06      	subs	r6, r0, #0
 8006864:	d108      	bne.n	8006878 <__mdiff+0x28>
 8006866:	4631      	mov	r1, r6
 8006868:	4638      	mov	r0, r7
 800686a:	f7ff fded 	bl	8006448 <_Balloc>
 800686e:	2301      	movs	r3, #1
 8006870:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006878:	bfa4      	itt	ge
 800687a:	4623      	movge	r3, r4
 800687c:	462c      	movge	r4, r5
 800687e:	4638      	mov	r0, r7
 8006880:	6861      	ldr	r1, [r4, #4]
 8006882:	bfa6      	itte	ge
 8006884:	461d      	movge	r5, r3
 8006886:	2600      	movge	r6, #0
 8006888:	2601      	movlt	r6, #1
 800688a:	f7ff fddd 	bl	8006448 <_Balloc>
 800688e:	f04f 0e00 	mov.w	lr, #0
 8006892:	60c6      	str	r6, [r0, #12]
 8006894:	692b      	ldr	r3, [r5, #16]
 8006896:	6926      	ldr	r6, [r4, #16]
 8006898:	f104 0214 	add.w	r2, r4, #20
 800689c:	f105 0914 	add.w	r9, r5, #20
 80068a0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80068a4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80068a8:	f100 0114 	add.w	r1, r0, #20
 80068ac:	f852 ab04 	ldr.w	sl, [r2], #4
 80068b0:	f859 5b04 	ldr.w	r5, [r9], #4
 80068b4:	fa1f f38a 	uxth.w	r3, sl
 80068b8:	4473      	add	r3, lr
 80068ba:	b2ac      	uxth	r4, r5
 80068bc:	1b1b      	subs	r3, r3, r4
 80068be:	0c2c      	lsrs	r4, r5, #16
 80068c0:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80068c4:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80068ce:	45c8      	cmp	r8, r9
 80068d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80068d4:	4694      	mov	ip, r2
 80068d6:	f841 4b04 	str.w	r4, [r1], #4
 80068da:	d8e7      	bhi.n	80068ac <__mdiff+0x5c>
 80068dc:	45bc      	cmp	ip, r7
 80068de:	d304      	bcc.n	80068ea <__mdiff+0x9a>
 80068e0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80068e4:	b183      	cbz	r3, 8006908 <__mdiff+0xb8>
 80068e6:	6106      	str	r6, [r0, #16]
 80068e8:	e7c4      	b.n	8006874 <__mdiff+0x24>
 80068ea:	f85c 4b04 	ldr.w	r4, [ip], #4
 80068ee:	b2a2      	uxth	r2, r4
 80068f0:	4472      	add	r2, lr
 80068f2:	1413      	asrs	r3, r2, #16
 80068f4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80068f8:	b292      	uxth	r2, r2
 80068fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068fe:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006902:	f841 2b04 	str.w	r2, [r1], #4
 8006906:	e7e9      	b.n	80068dc <__mdiff+0x8c>
 8006908:	3e01      	subs	r6, #1
 800690a:	e7e9      	b.n	80068e0 <__mdiff+0x90>

0800690c <__d2b>:
 800690c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006910:	461c      	mov	r4, r3
 8006912:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8006916:	2101      	movs	r1, #1
 8006918:	4690      	mov	r8, r2
 800691a:	f7ff fd95 	bl	8006448 <_Balloc>
 800691e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006922:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006926:	4607      	mov	r7, r0
 8006928:	bb34      	cbnz	r4, 8006978 <__d2b+0x6c>
 800692a:	9201      	str	r2, [sp, #4]
 800692c:	f1b8 0200 	subs.w	r2, r8, #0
 8006930:	d027      	beq.n	8006982 <__d2b+0x76>
 8006932:	a802      	add	r0, sp, #8
 8006934:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006938:	f7ff fe0e 	bl	8006558 <__lo0bits>
 800693c:	9900      	ldr	r1, [sp, #0]
 800693e:	b1f0      	cbz	r0, 800697e <__d2b+0x72>
 8006940:	9a01      	ldr	r2, [sp, #4]
 8006942:	f1c0 0320 	rsb	r3, r0, #32
 8006946:	fa02 f303 	lsl.w	r3, r2, r3
 800694a:	430b      	orrs	r3, r1
 800694c:	40c2      	lsrs	r2, r0
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	9201      	str	r2, [sp, #4]
 8006952:	9b01      	ldr	r3, [sp, #4]
 8006954:	2b00      	cmp	r3, #0
 8006956:	bf14      	ite	ne
 8006958:	2102      	movne	r1, #2
 800695a:	2101      	moveq	r1, #1
 800695c:	61bb      	str	r3, [r7, #24]
 800695e:	6139      	str	r1, [r7, #16]
 8006960:	b1c4      	cbz	r4, 8006994 <__d2b+0x88>
 8006962:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006966:	4404      	add	r4, r0
 8006968:	6034      	str	r4, [r6, #0]
 800696a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800696e:	6028      	str	r0, [r5, #0]
 8006970:	4638      	mov	r0, r7
 8006972:	b002      	add	sp, #8
 8006974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006978:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800697c:	e7d5      	b.n	800692a <__d2b+0x1e>
 800697e:	6179      	str	r1, [r7, #20]
 8006980:	e7e7      	b.n	8006952 <__d2b+0x46>
 8006982:	a801      	add	r0, sp, #4
 8006984:	f7ff fde8 	bl	8006558 <__lo0bits>
 8006988:	2101      	movs	r1, #1
 800698a:	9b01      	ldr	r3, [sp, #4]
 800698c:	6139      	str	r1, [r7, #16]
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	3020      	adds	r0, #32
 8006992:	e7e5      	b.n	8006960 <__d2b+0x54>
 8006994:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006998:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800699c:	6030      	str	r0, [r6, #0]
 800699e:	6918      	ldr	r0, [r3, #16]
 80069a0:	f7ff fdbb 	bl	800651a <__hi0bits>
 80069a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80069a8:	e7e1      	b.n	800696e <__d2b+0x62>
	...

080069ac <frexp>:
 80069ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ae:	4616      	mov	r6, r2
 80069b0:	2700      	movs	r7, #0
 80069b2:	6037      	str	r7, [r6, #0]
 80069b4:	4f14      	ldr	r7, [pc, #80]	; (8006a08 <frexp+0x5c>)
 80069b6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80069ba:	42bb      	cmp	r3, r7
 80069bc:	4604      	mov	r4, r0
 80069be:	460d      	mov	r5, r1
 80069c0:	460a      	mov	r2, r1
 80069c2:	dc1e      	bgt.n	8006a02 <frexp+0x56>
 80069c4:	4607      	mov	r7, r0
 80069c6:	431f      	orrs	r7, r3
 80069c8:	d01b      	beq.n	8006a02 <frexp+0x56>
 80069ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069ce:	da0a      	bge.n	80069e6 <frexp+0x3a>
 80069d0:	2200      	movs	r2, #0
 80069d2:	4b0e      	ldr	r3, [pc, #56]	; (8006a0c <frexp+0x60>)
 80069d4:	f7f9 fd80 	bl	80004d8 <__aeabi_dmul>
 80069d8:	460a      	mov	r2, r1
 80069da:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80069de:	f06f 0135 	mvn.w	r1, #53	; 0x35
 80069e2:	4604      	mov	r4, r0
 80069e4:	6031      	str	r1, [r6, #0]
 80069e6:	6831      	ldr	r1, [r6, #0]
 80069e8:	151b      	asrs	r3, r3, #20
 80069ea:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80069ee:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80069f2:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80069f6:	440b      	add	r3, r1
 80069f8:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80069fc:	6033      	str	r3, [r6, #0]
 80069fe:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8006a02:	4620      	mov	r0, r4
 8006a04:	4629      	mov	r1, r5
 8006a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a08:	7fefffff 	.word	0x7fefffff
 8006a0c:	43500000 	.word	0x43500000

08006a10 <_sbrk_r>:
 8006a10:	b538      	push	{r3, r4, r5, lr}
 8006a12:	2300      	movs	r3, #0
 8006a14:	4c05      	ldr	r4, [pc, #20]	; (8006a2c <_sbrk_r+0x1c>)
 8006a16:	4605      	mov	r5, r0
 8006a18:	4608      	mov	r0, r1
 8006a1a:	6023      	str	r3, [r4, #0]
 8006a1c:	f7fb f924 	bl	8001c68 <_sbrk>
 8006a20:	1c43      	adds	r3, r0, #1
 8006a22:	d102      	bne.n	8006a2a <_sbrk_r+0x1a>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	b103      	cbz	r3, 8006a2a <_sbrk_r+0x1a>
 8006a28:	602b      	str	r3, [r5, #0]
 8006a2a:	bd38      	pop	{r3, r4, r5, pc}
 8006a2c:	20000b6c 	.word	0x20000b6c

08006a30 <__sread>:
 8006a30:	b510      	push	{r4, lr}
 8006a32:	460c      	mov	r4, r1
 8006a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a38:	f000 fbb6 	bl	80071a8 <_read_r>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	bfab      	itete	ge
 8006a40:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8006a42:	89a3      	ldrhlt	r3, [r4, #12]
 8006a44:	181b      	addge	r3, r3, r0
 8006a46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a4a:	bfac      	ite	ge
 8006a4c:	6523      	strge	r3, [r4, #80]	; 0x50
 8006a4e:	81a3      	strhlt	r3, [r4, #12]
 8006a50:	bd10      	pop	{r4, pc}

08006a52 <__swrite>:
 8006a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a56:	461f      	mov	r7, r3
 8006a58:	898b      	ldrh	r3, [r1, #12]
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	05db      	lsls	r3, r3, #23
 8006a5e:	460c      	mov	r4, r1
 8006a60:	4616      	mov	r6, r2
 8006a62:	d505      	bpl.n	8006a70 <__swrite+0x1e>
 8006a64:	2302      	movs	r3, #2
 8006a66:	2200      	movs	r2, #0
 8006a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6c:	f000 fb5e 	bl	800712c <_lseek_r>
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	4632      	mov	r2, r6
 8006a74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a78:	81a3      	strh	r3, [r4, #12]
 8006a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a7e:	463b      	mov	r3, r7
 8006a80:	4628      	mov	r0, r5
 8006a82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a86:	f000 b86b 	b.w	8006b60 <_write_r>

08006a8a <__sseek>:
 8006a8a:	b510      	push	{r4, lr}
 8006a8c:	460c      	mov	r4, r1
 8006a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a92:	f000 fb4b 	bl	800712c <_lseek_r>
 8006a96:	1c43      	adds	r3, r0, #1
 8006a98:	89a3      	ldrh	r3, [r4, #12]
 8006a9a:	bf15      	itete	ne
 8006a9c:	6520      	strne	r0, [r4, #80]	; 0x50
 8006a9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006aa2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006aa6:	81a3      	strheq	r3, [r4, #12]
 8006aa8:	bf18      	it	ne
 8006aaa:	81a3      	strhne	r3, [r4, #12]
 8006aac:	bd10      	pop	{r4, pc}

08006aae <__sclose>:
 8006aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ab2:	f000 b8eb 	b.w	8006c8c <_close_r>

08006ab6 <strncpy>:
 8006ab6:	b570      	push	{r4, r5, r6, lr}
 8006ab8:	4604      	mov	r4, r0
 8006aba:	3901      	subs	r1, #1
 8006abc:	b902      	cbnz	r2, 8006ac0 <strncpy+0xa>
 8006abe:	bd70      	pop	{r4, r5, r6, pc}
 8006ac0:	4623      	mov	r3, r4
 8006ac2:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8006ac6:	1e56      	subs	r6, r2, #1
 8006ac8:	f803 5b01 	strb.w	r5, [r3], #1
 8006acc:	b92d      	cbnz	r5, 8006ada <strncpy+0x24>
 8006ace:	4414      	add	r4, r2
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d0f4      	beq.n	8006abe <strncpy+0x8>
 8006ad4:	f803 5b01 	strb.w	r5, [r3], #1
 8006ad8:	e7fa      	b.n	8006ad0 <strncpy+0x1a>
 8006ada:	461c      	mov	r4, r3
 8006adc:	4632      	mov	r2, r6
 8006ade:	e7ed      	b.n	8006abc <strncpy+0x6>

08006ae0 <sysconf>:
 8006ae0:	2808      	cmp	r0, #8
 8006ae2:	b508      	push	{r3, lr}
 8006ae4:	d006      	beq.n	8006af4 <sysconf+0x14>
 8006ae6:	f7fc fdf1 	bl	80036cc <__errno>
 8006aea:	2316      	movs	r3, #22
 8006aec:	6003      	str	r3, [r0, #0]
 8006aee:	f04f 30ff 	mov.w	r0, #4294967295
 8006af2:	bd08      	pop	{r3, pc}
 8006af4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006af8:	e7fb      	b.n	8006af2 <sysconf+0x12>

08006afa <__sprint_r>:
 8006afa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afe:	6893      	ldr	r3, [r2, #8]
 8006b00:	4680      	mov	r8, r0
 8006b02:	460f      	mov	r7, r1
 8006b04:	4614      	mov	r4, r2
 8006b06:	b91b      	cbnz	r3, 8006b10 <__sprint_r+0x16>
 8006b08:	4618      	mov	r0, r3
 8006b0a:	6053      	str	r3, [r2, #4]
 8006b0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b10:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006b12:	049d      	lsls	r5, r3, #18
 8006b14:	d520      	bpl.n	8006b58 <__sprint_r+0x5e>
 8006b16:	6815      	ldr	r5, [r2, #0]
 8006b18:	68a0      	ldr	r0, [r4, #8]
 8006b1a:	3508      	adds	r5, #8
 8006b1c:	b918      	cbnz	r0, 8006b26 <__sprint_r+0x2c>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8006b24:	e7f2      	b.n	8006b0c <__sprint_r+0x12>
 8006b26:	f04f 0900 	mov.w	r9, #0
 8006b2a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8006b2e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8006b32:	45ca      	cmp	sl, r9
 8006b34:	dc05      	bgt.n	8006b42 <__sprint_r+0x48>
 8006b36:	68a3      	ldr	r3, [r4, #8]
 8006b38:	f026 0603 	bic.w	r6, r6, #3
 8006b3c:	1b9e      	subs	r6, r3, r6
 8006b3e:	60a6      	str	r6, [r4, #8]
 8006b40:	e7ea      	b.n	8006b18 <__sprint_r+0x1e>
 8006b42:	463a      	mov	r2, r7
 8006b44:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8006b48:	4640      	mov	r0, r8
 8006b4a:	f000 f947 	bl	8006ddc <_fputwc_r>
 8006b4e:	1c43      	adds	r3, r0, #1
 8006b50:	d0e5      	beq.n	8006b1e <__sprint_r+0x24>
 8006b52:	f109 0901 	add.w	r9, r9, #1
 8006b56:	e7ec      	b.n	8006b32 <__sprint_r+0x38>
 8006b58:	f000 f97c 	bl	8006e54 <__sfvwrite_r>
 8006b5c:	e7df      	b.n	8006b1e <__sprint_r+0x24>
	...

08006b60 <_write_r>:
 8006b60:	b538      	push	{r3, r4, r5, lr}
 8006b62:	4605      	mov	r5, r0
 8006b64:	4608      	mov	r0, r1
 8006b66:	4611      	mov	r1, r2
 8006b68:	2200      	movs	r2, #0
 8006b6a:	4c05      	ldr	r4, [pc, #20]	; (8006b80 <_write_r+0x20>)
 8006b6c:	6022      	str	r2, [r4, #0]
 8006b6e:	461a      	mov	r2, r3
 8006b70:	f7fb f82d 	bl	8001bce <_write>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_write_r+0x1e>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_write_r+0x1e>
 8006b7c:	602b      	str	r3, [r5, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	20000b6c 	.word	0x20000b6c

08006b84 <__register_exitproc>:
 8006b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b88:	4c26      	ldr	r4, [pc, #152]	; (8006c24 <__register_exitproc+0xa0>)
 8006b8a:	4606      	mov	r6, r0
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	4698      	mov	r8, r3
 8006b90:	460f      	mov	r7, r1
 8006b92:	4691      	mov	r9, r2
 8006b94:	f7ff f98e 	bl	8005eb4 <__retarget_lock_acquire_recursive>
 8006b98:	4b23      	ldr	r3, [pc, #140]	; (8006c28 <__register_exitproc+0xa4>)
 8006b9a:	681d      	ldr	r5, [r3, #0]
 8006b9c:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8006ba0:	b918      	cbnz	r0, 8006baa <__register_exitproc+0x26>
 8006ba2:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8006ba6:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8006baa:	6843      	ldr	r3, [r0, #4]
 8006bac:	2b1f      	cmp	r3, #31
 8006bae:	dd19      	ble.n	8006be4 <__register_exitproc+0x60>
 8006bb0:	4b1e      	ldr	r3, [pc, #120]	; (8006c2c <__register_exitproc+0xa8>)
 8006bb2:	b933      	cbnz	r3, 8006bc2 <__register_exitproc+0x3e>
 8006bb4:	6820      	ldr	r0, [r4, #0]
 8006bb6:	f7ff f97e 	bl	8005eb6 <__retarget_lock_release_recursive>
 8006bba:	f04f 30ff 	mov.w	r0, #4294967295
 8006bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006bc6:	f3af 8000 	nop.w
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d0f2      	beq.n	8006bb4 <__register_exitproc+0x30>
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8006bd4:	6042      	str	r2, [r0, #4]
 8006bd6:	6003      	str	r3, [r0, #0]
 8006bd8:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8006bdc:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8006be0:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8006be4:	6843      	ldr	r3, [r0, #4]
 8006be6:	b19e      	cbz	r6, 8006c10 <__register_exitproc+0x8c>
 8006be8:	2201      	movs	r2, #1
 8006bea:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8006bee:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8006bf2:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8006bf6:	409a      	lsls	r2, r3
 8006bf8:	4311      	orrs	r1, r2
 8006bfa:	2e02      	cmp	r6, #2
 8006bfc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8006c00:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8006c04:	bf02      	ittt	eq
 8006c06:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8006c0a:	430a      	orreq	r2, r1
 8006c0c:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	3302      	adds	r3, #2
 8006c14:	6042      	str	r2, [r0, #4]
 8006c16:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8006c1a:	6820      	ldr	r0, [r4, #0]
 8006c1c:	f7ff f94b 	bl	8005eb6 <__retarget_lock_release_recursive>
 8006c20:	2000      	movs	r0, #0
 8006c22:	e7cc      	b.n	8006bbe <__register_exitproc+0x3a>
 8006c24:	20000440 	.word	0x20000440
 8006c28:	080076e4 	.word	0x080076e4
 8006c2c:	00000000 	.word	0x00000000

08006c30 <_calloc_r>:
 8006c30:	b510      	push	{r4, lr}
 8006c32:	4351      	muls	r1, r2
 8006c34:	f7ff f9ac 	bl	8005f90 <_malloc_r>
 8006c38:	4604      	mov	r4, r0
 8006c3a:	b198      	cbz	r0, 8006c64 <_calloc_r+0x34>
 8006c3c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006c40:	f022 0203 	bic.w	r2, r2, #3
 8006c44:	3a04      	subs	r2, #4
 8006c46:	2a24      	cmp	r2, #36	; 0x24
 8006c48:	d81b      	bhi.n	8006c82 <_calloc_r+0x52>
 8006c4a:	2a13      	cmp	r2, #19
 8006c4c:	d917      	bls.n	8006c7e <_calloc_r+0x4e>
 8006c4e:	2100      	movs	r1, #0
 8006c50:	2a1b      	cmp	r2, #27
 8006c52:	e9c0 1100 	strd	r1, r1, [r0]
 8006c56:	d807      	bhi.n	8006c68 <_calloc_r+0x38>
 8006c58:	f100 0308 	add.w	r3, r0, #8
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	e9c3 2200 	strd	r2, r2, [r3]
 8006c62:	609a      	str	r2, [r3, #8]
 8006c64:	4620      	mov	r0, r4
 8006c66:	bd10      	pop	{r4, pc}
 8006c68:	2a24      	cmp	r2, #36	; 0x24
 8006c6a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 8006c6e:	bf11      	iteee	ne
 8006c70:	f100 0310 	addne.w	r3, r0, #16
 8006c74:	6101      	streq	r1, [r0, #16]
 8006c76:	f100 0318 	addeq.w	r3, r0, #24
 8006c7a:	6141      	streq	r1, [r0, #20]
 8006c7c:	e7ee      	b.n	8006c5c <_calloc_r+0x2c>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	e7ec      	b.n	8006c5c <_calloc_r+0x2c>
 8006c82:	2100      	movs	r1, #0
 8006c84:	f7fc fd4c 	bl	8003720 <memset>
 8006c88:	e7ec      	b.n	8006c64 <_calloc_r+0x34>
	...

08006c8c <_close_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	2300      	movs	r3, #0
 8006c90:	4c05      	ldr	r4, [pc, #20]	; (8006ca8 <_close_r+0x1c>)
 8006c92:	4605      	mov	r5, r0
 8006c94:	4608      	mov	r0, r1
 8006c96:	6023      	str	r3, [r4, #0]
 8006c98:	f7fa ffb5 	bl	8001c06 <_close>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_close_r+0x1a>
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_close_r+0x1a>
 8006ca4:	602b      	str	r3, [r5, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	20000b6c 	.word	0x20000b6c

08006cac <_fclose_r>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	4606      	mov	r6, r0
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	b911      	cbnz	r1, 8006cba <_fclose_r+0xe>
 8006cb4:	2500      	movs	r5, #0
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	b118      	cbz	r0, 8006cc4 <_fclose_r+0x18>
 8006cbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006cbe:	b90b      	cbnz	r3, 8006cc4 <_fclose_r+0x18>
 8006cc0:	f7fe ff7e 	bl	8005bc0 <__sinit>
 8006cc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cc6:	07d8      	lsls	r0, r3, #31
 8006cc8:	d405      	bmi.n	8006cd6 <_fclose_r+0x2a>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	0599      	lsls	r1, r3, #22
 8006cce:	d402      	bmi.n	8006cd6 <_fclose_r+0x2a>
 8006cd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cd2:	f7ff f8ef 	bl	8005eb4 <__retarget_lock_acquire_recursive>
 8006cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cda:	b93b      	cbnz	r3, 8006cec <_fclose_r+0x40>
 8006cdc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006cde:	f015 0501 	ands.w	r5, r5, #1
 8006ce2:	d1e7      	bne.n	8006cb4 <_fclose_r+0x8>
 8006ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ce6:	f7ff f8e6 	bl	8005eb6 <__retarget_lock_release_recursive>
 8006cea:	e7e4      	b.n	8006cb6 <_fclose_r+0xa>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4630      	mov	r0, r6
 8006cf0:	f7fe fe6c 	bl	80059cc <__sflush_r>
 8006cf4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006cf6:	4605      	mov	r5, r0
 8006cf8:	b133      	cbz	r3, 8006d08 <_fclose_r+0x5c>
 8006cfa:	69e1      	ldr	r1, [r4, #28]
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	4798      	blx	r3
 8006d00:	2800      	cmp	r0, #0
 8006d02:	bfb8      	it	lt
 8006d04:	f04f 35ff 	movlt.w	r5, #4294967295
 8006d08:	89a3      	ldrh	r3, [r4, #12]
 8006d0a:	061a      	lsls	r2, r3, #24
 8006d0c:	d503      	bpl.n	8006d16 <_fclose_r+0x6a>
 8006d0e:	6921      	ldr	r1, [r4, #16]
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7fe ffe5 	bl	8005ce0 <_free_r>
 8006d16:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006d18:	b141      	cbz	r1, 8006d2c <_fclose_r+0x80>
 8006d1a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006d1e:	4299      	cmp	r1, r3
 8006d20:	d002      	beq.n	8006d28 <_fclose_r+0x7c>
 8006d22:	4630      	mov	r0, r6
 8006d24:	f7fe ffdc 	bl	8005ce0 <_free_r>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	6323      	str	r3, [r4, #48]	; 0x30
 8006d2c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006d2e:	b121      	cbz	r1, 8006d3a <_fclose_r+0x8e>
 8006d30:	4630      	mov	r0, r6
 8006d32:	f7fe ffd5 	bl	8005ce0 <_free_r>
 8006d36:	2300      	movs	r3, #0
 8006d38:	6463      	str	r3, [r4, #68]	; 0x44
 8006d3a:	f7fe ff29 	bl	8005b90 <__sfp_lock_acquire>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d44:	07db      	lsls	r3, r3, #31
 8006d46:	d402      	bmi.n	8006d4e <_fclose_r+0xa2>
 8006d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d4a:	f7ff f8b4 	bl	8005eb6 <__retarget_lock_release_recursive>
 8006d4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d50:	f7ff f8af 	bl	8005eb2 <__retarget_lock_close_recursive>
 8006d54:	f7fe ff22 	bl	8005b9c <__sfp_lock_release>
 8006d58:	e7ad      	b.n	8006cb6 <_fclose_r+0xa>

08006d5a <__fputwc>:
 8006d5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d5e:	4680      	mov	r8, r0
 8006d60:	460e      	mov	r6, r1
 8006d62:	4614      	mov	r4, r2
 8006d64:	f000 f9d4 	bl	8007110 <__locale_mb_cur_max>
 8006d68:	2801      	cmp	r0, #1
 8006d6a:	d11c      	bne.n	8006da6 <__fputwc+0x4c>
 8006d6c:	1e73      	subs	r3, r6, #1
 8006d6e:	2bfe      	cmp	r3, #254	; 0xfe
 8006d70:	d819      	bhi.n	8006da6 <__fputwc+0x4c>
 8006d72:	4605      	mov	r5, r0
 8006d74:	f88d 6004 	strb.w	r6, [sp, #4]
 8006d78:	2700      	movs	r7, #0
 8006d7a:	f10d 0904 	add.w	r9, sp, #4
 8006d7e:	42af      	cmp	r7, r5
 8006d80:	d020      	beq.n	8006dc4 <__fputwc+0x6a>
 8006d82:	68a3      	ldr	r3, [r4, #8]
 8006d84:	f817 1009 	ldrb.w	r1, [r7, r9]
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	60a3      	str	r3, [r4, #8]
 8006d8e:	da04      	bge.n	8006d9a <__fputwc+0x40>
 8006d90:	69a2      	ldr	r2, [r4, #24]
 8006d92:	4293      	cmp	r3, r2
 8006d94:	db1a      	blt.n	8006dcc <__fputwc+0x72>
 8006d96:	290a      	cmp	r1, #10
 8006d98:	d018      	beq.n	8006dcc <__fputwc+0x72>
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	1c5a      	adds	r2, r3, #1
 8006d9e:	6022      	str	r2, [r4, #0]
 8006da0:	7019      	strb	r1, [r3, #0]
 8006da2:	3701      	adds	r7, #1
 8006da4:	e7eb      	b.n	8006d7e <__fputwc+0x24>
 8006da6:	4632      	mov	r2, r6
 8006da8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8006dac:	a901      	add	r1, sp, #4
 8006dae:	4640      	mov	r0, r8
 8006db0:	f000 fc02 	bl	80075b8 <_wcrtomb_r>
 8006db4:	1c42      	adds	r2, r0, #1
 8006db6:	4605      	mov	r5, r0
 8006db8:	d1de      	bne.n	8006d78 <__fputwc+0x1e>
 8006dba:	4606      	mov	r6, r0
 8006dbc:	89a3      	ldrh	r3, [r4, #12]
 8006dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc2:	81a3      	strh	r3, [r4, #12]
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	b003      	add	sp, #12
 8006dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dcc:	4622      	mov	r2, r4
 8006dce:	4640      	mov	r0, r8
 8006dd0:	f000 fba8 	bl	8007524 <__swbuf_r>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	d1e4      	bne.n	8006da2 <__fputwc+0x48>
 8006dd8:	4606      	mov	r6, r0
 8006dda:	e7f3      	b.n	8006dc4 <__fputwc+0x6a>

08006ddc <_fputwc_r>:
 8006ddc:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8006dde:	b570      	push	{r4, r5, r6, lr}
 8006de0:	07db      	lsls	r3, r3, #31
 8006de2:	4605      	mov	r5, r0
 8006de4:	460e      	mov	r6, r1
 8006de6:	4614      	mov	r4, r2
 8006de8:	d405      	bmi.n	8006df6 <_fputwc_r+0x1a>
 8006dea:	8993      	ldrh	r3, [r2, #12]
 8006dec:	0598      	lsls	r0, r3, #22
 8006dee:	d402      	bmi.n	8006df6 <_fputwc_r+0x1a>
 8006df0:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8006df2:	f7ff f85f 	bl	8005eb4 <__retarget_lock_acquire_recursive>
 8006df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dfa:	0499      	lsls	r1, r3, #18
 8006dfc:	d406      	bmi.n	8006e0c <_fputwc_r+0x30>
 8006dfe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006e0a:	6663      	str	r3, [r4, #100]	; 0x64
 8006e0c:	4622      	mov	r2, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	4631      	mov	r1, r6
 8006e12:	f7ff ffa2 	bl	8006d5a <__fputwc>
 8006e16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e18:	4605      	mov	r5, r0
 8006e1a:	07da      	lsls	r2, r3, #31
 8006e1c:	d405      	bmi.n	8006e2a <_fputwc_r+0x4e>
 8006e1e:	89a3      	ldrh	r3, [r4, #12]
 8006e20:	059b      	lsls	r3, r3, #22
 8006e22:	d402      	bmi.n	8006e2a <_fputwc_r+0x4e>
 8006e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e26:	f7ff f846 	bl	8005eb6 <__retarget_lock_release_recursive>
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e30 <_fstat_r>:
 8006e30:	b538      	push	{r3, r4, r5, lr}
 8006e32:	2300      	movs	r3, #0
 8006e34:	4c06      	ldr	r4, [pc, #24]	; (8006e50 <_fstat_r+0x20>)
 8006e36:	4605      	mov	r5, r0
 8006e38:	4608      	mov	r0, r1
 8006e3a:	4611      	mov	r1, r2
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	f7fa feed 	bl	8001c1c <_fstat>
 8006e42:	1c43      	adds	r3, r0, #1
 8006e44:	d102      	bne.n	8006e4c <_fstat_r+0x1c>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	b103      	cbz	r3, 8006e4c <_fstat_r+0x1c>
 8006e4a:	602b      	str	r3, [r5, #0]
 8006e4c:	bd38      	pop	{r3, r4, r5, pc}
 8006e4e:	bf00      	nop
 8006e50:	20000b6c 	.word	0x20000b6c

08006e54 <__sfvwrite_r>:
 8006e54:	6893      	ldr	r3, [r2, #8]
 8006e56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	460c      	mov	r4, r1
 8006e5e:	4691      	mov	r9, r2
 8006e60:	b91b      	cbnz	r3, 8006e6a <__sfvwrite_r+0x16>
 8006e62:	2000      	movs	r0, #0
 8006e64:	b003      	add	sp, #12
 8006e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6a:	898b      	ldrh	r3, [r1, #12]
 8006e6c:	0718      	lsls	r0, r3, #28
 8006e6e:	d54f      	bpl.n	8006f10 <__sfvwrite_r+0xbc>
 8006e70:	690b      	ldr	r3, [r1, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d04c      	beq.n	8006f10 <__sfvwrite_r+0xbc>
 8006e76:	89a5      	ldrh	r5, [r4, #12]
 8006e78:	f8d9 6000 	ldr.w	r6, [r9]
 8006e7c:	f015 0702 	ands.w	r7, r5, #2
 8006e80:	d169      	bne.n	8006f56 <__sfvwrite_r+0x102>
 8006e82:	f015 0501 	ands.w	r5, r5, #1
 8006e86:	f000 809a 	beq.w	8006fbe <__sfvwrite_r+0x16a>
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	46ba      	mov	sl, r7
 8006e8e:	46bb      	mov	fp, r7
 8006e90:	f1bb 0f00 	cmp.w	fp, #0
 8006e94:	f000 8103 	beq.w	800709e <__sfvwrite_r+0x24a>
 8006e98:	b950      	cbnz	r0, 8006eb0 <__sfvwrite_r+0x5c>
 8006e9a:	465a      	mov	r2, fp
 8006e9c:	210a      	movs	r1, #10
 8006e9e:	4650      	mov	r0, sl
 8006ea0:	f7ff faac 	bl	80063fc <memchr>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	f000 80ff 	beq.w	80070a8 <__sfvwrite_r+0x254>
 8006eaa:	3001      	adds	r0, #1
 8006eac:	eba0 070a 	sub.w	r7, r0, sl
 8006eb0:	6820      	ldr	r0, [r4, #0]
 8006eb2:	6921      	ldr	r1, [r4, #16]
 8006eb4:	455f      	cmp	r7, fp
 8006eb6:	463b      	mov	r3, r7
 8006eb8:	bf28      	it	cs
 8006eba:	465b      	movcs	r3, fp
 8006ebc:	4288      	cmp	r0, r1
 8006ebe:	6962      	ldr	r2, [r4, #20]
 8006ec0:	f240 80f5 	bls.w	80070ae <__sfvwrite_r+0x25a>
 8006ec4:	68a5      	ldr	r5, [r4, #8]
 8006ec6:	4415      	add	r5, r2
 8006ec8:	42ab      	cmp	r3, r5
 8006eca:	f340 80f0 	ble.w	80070ae <__sfvwrite_r+0x25a>
 8006ece:	4651      	mov	r1, sl
 8006ed0:	462a      	mov	r2, r5
 8006ed2:	f000 f94f 	bl	8007174 <memmove>
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	4621      	mov	r1, r4
 8006eda:	442b      	add	r3, r5
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	4640      	mov	r0, r8
 8006ee0:	f7fe fe02 	bl	8005ae8 <_fflush_r>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	d165      	bne.n	8006fb4 <__sfvwrite_r+0x160>
 8006ee8:	1b7f      	subs	r7, r7, r5
 8006eea:	f040 80fa 	bne.w	80070e2 <__sfvwrite_r+0x28e>
 8006eee:	4621      	mov	r1, r4
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	f7fe fdf9 	bl	8005ae8 <_fflush_r>
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	d15c      	bne.n	8006fb4 <__sfvwrite_r+0x160>
 8006efa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006efe:	44aa      	add	sl, r5
 8006f00:	ebab 0b05 	sub.w	fp, fp, r5
 8006f04:	1b5d      	subs	r5, r3, r5
 8006f06:	f8c9 5008 	str.w	r5, [r9, #8]
 8006f0a:	2d00      	cmp	r5, #0
 8006f0c:	d1c0      	bne.n	8006e90 <__sfvwrite_r+0x3c>
 8006f0e:	e7a8      	b.n	8006e62 <__sfvwrite_r+0xe>
 8006f10:	4621      	mov	r1, r4
 8006f12:	4640      	mov	r0, r8
 8006f14:	f7fd fec2 	bl	8004c9c <__swsetup_r>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d0ac      	beq.n	8006e76 <__sfvwrite_r+0x22>
 8006f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f20:	e7a0      	b.n	8006e64 <__sfvwrite_r+0x10>
 8006f22:	e9d6 a700 	ldrd	sl, r7, [r6]
 8006f26:	3608      	adds	r6, #8
 8006f28:	2f00      	cmp	r7, #0
 8006f2a:	d0fa      	beq.n	8006f22 <__sfvwrite_r+0xce>
 8006f2c:	455f      	cmp	r7, fp
 8006f2e:	463b      	mov	r3, r7
 8006f30:	4652      	mov	r2, sl
 8006f32:	bf28      	it	cs
 8006f34:	465b      	movcs	r3, fp
 8006f36:	69e1      	ldr	r1, [r4, #28]
 8006f38:	4640      	mov	r0, r8
 8006f3a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006f3c:	47a8      	blx	r5
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	dd38      	ble.n	8006fb4 <__sfvwrite_r+0x160>
 8006f42:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006f46:	4482      	add	sl, r0
 8006f48:	1a3f      	subs	r7, r7, r0
 8006f4a:	1a18      	subs	r0, r3, r0
 8006f4c:	f8c9 0008 	str.w	r0, [r9, #8]
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d1e9      	bne.n	8006f28 <__sfvwrite_r+0xd4>
 8006f54:	e785      	b.n	8006e62 <__sfvwrite_r+0xe>
 8006f56:	f04f 0a00 	mov.w	sl, #0
 8006f5a:	f8df b190 	ldr.w	fp, [pc, #400]	; 80070ec <__sfvwrite_r+0x298>
 8006f5e:	4657      	mov	r7, sl
 8006f60:	e7e2      	b.n	8006f28 <__sfvwrite_r+0xd4>
 8006f62:	e9d6 5a00 	ldrd	r5, sl, [r6]
 8006f66:	3608      	adds	r6, #8
 8006f68:	f1ba 0f00 	cmp.w	sl, #0
 8006f6c:	d0f9      	beq.n	8006f62 <__sfvwrite_r+0x10e>
 8006f6e:	89a2      	ldrh	r2, [r4, #12]
 8006f70:	68a3      	ldr	r3, [r4, #8]
 8006f72:	0591      	lsls	r1, r2, #22
 8006f74:	6820      	ldr	r0, [r4, #0]
 8006f76:	d564      	bpl.n	8007042 <__sfvwrite_r+0x1ee>
 8006f78:	4553      	cmp	r3, sl
 8006f7a:	d836      	bhi.n	8006fea <__sfvwrite_r+0x196>
 8006f7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f80:	d033      	beq.n	8006fea <__sfvwrite_r+0x196>
 8006f82:	2302      	movs	r3, #2
 8006f84:	6967      	ldr	r7, [r4, #20]
 8006f86:	6921      	ldr	r1, [r4, #16]
 8006f88:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8006f8c:	fb97 f7f3 	sdiv	r7, r7, r3
 8006f90:	eba0 0b01 	sub.w	fp, r0, r1
 8006f94:	f10b 0301 	add.w	r3, fp, #1
 8006f98:	4453      	add	r3, sl
 8006f9a:	429f      	cmp	r7, r3
 8006f9c:	bf38      	it	cc
 8006f9e:	461f      	movcc	r7, r3
 8006fa0:	0553      	lsls	r3, r2, #21
 8006fa2:	d53e      	bpl.n	8007022 <__sfvwrite_r+0x1ce>
 8006fa4:	4639      	mov	r1, r7
 8006fa6:	4640      	mov	r0, r8
 8006fa8:	f7fe fff2 	bl	8005f90 <_malloc_r>
 8006fac:	b948      	cbnz	r0, 8006fc2 <__sfvwrite_r+0x16e>
 8006fae:	230c      	movs	r3, #12
 8006fb0:	f8c8 3000 	str.w	r3, [r8]
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fba:	81a3      	strh	r3, [r4, #12]
 8006fbc:	e7ae      	b.n	8006f1c <__sfvwrite_r+0xc8>
 8006fbe:	46aa      	mov	sl, r5
 8006fc0:	e7d2      	b.n	8006f68 <__sfvwrite_r+0x114>
 8006fc2:	465a      	mov	r2, fp
 8006fc4:	6921      	ldr	r1, [r4, #16]
 8006fc6:	9001      	str	r0, [sp, #4]
 8006fc8:	f7ff fa26 	bl	8006418 <memcpy>
 8006fcc:	89a2      	ldrh	r2, [r4, #12]
 8006fce:	9b01      	ldr	r3, [sp, #4]
 8006fd0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006fd4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006fd8:	81a2      	strh	r2, [r4, #12]
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	445b      	add	r3, fp
 8006fde:	6023      	str	r3, [r4, #0]
 8006fe0:	4653      	mov	r3, sl
 8006fe2:	6167      	str	r7, [r4, #20]
 8006fe4:	eba7 070b 	sub.w	r7, r7, fp
 8006fe8:	60a7      	str	r7, [r4, #8]
 8006fea:	4553      	cmp	r3, sl
 8006fec:	bf28      	it	cs
 8006fee:	4653      	movcs	r3, sl
 8006ff0:	4657      	mov	r7, sl
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	4629      	mov	r1, r5
 8006ff6:	6820      	ldr	r0, [r4, #0]
 8006ff8:	9301      	str	r3, [sp, #4]
 8006ffa:	f000 f8bb 	bl	8007174 <memmove>
 8006ffe:	68a2      	ldr	r2, [r4, #8]
 8007000:	9b01      	ldr	r3, [sp, #4]
 8007002:	1ad2      	subs	r2, r2, r3
 8007004:	60a2      	str	r2, [r4, #8]
 8007006:	6822      	ldr	r2, [r4, #0]
 8007008:	4413      	add	r3, r2
 800700a:	6023      	str	r3, [r4, #0]
 800700c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007010:	443d      	add	r5, r7
 8007012:	ebaa 0a07 	sub.w	sl, sl, r7
 8007016:	1bdf      	subs	r7, r3, r7
 8007018:	f8c9 7008 	str.w	r7, [r9, #8]
 800701c:	2f00      	cmp	r7, #0
 800701e:	d1a3      	bne.n	8006f68 <__sfvwrite_r+0x114>
 8007020:	e71f      	b.n	8006e62 <__sfvwrite_r+0xe>
 8007022:	463a      	mov	r2, r7
 8007024:	4640      	mov	r0, r8
 8007026:	f000 f8d1 	bl	80071cc <_realloc_r>
 800702a:	4603      	mov	r3, r0
 800702c:	2800      	cmp	r0, #0
 800702e:	d1d4      	bne.n	8006fda <__sfvwrite_r+0x186>
 8007030:	6921      	ldr	r1, [r4, #16]
 8007032:	4640      	mov	r0, r8
 8007034:	f7fe fe54 	bl	8005ce0 <_free_r>
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800703e:	81a3      	strh	r3, [r4, #12]
 8007040:	e7b5      	b.n	8006fae <__sfvwrite_r+0x15a>
 8007042:	6922      	ldr	r2, [r4, #16]
 8007044:	4282      	cmp	r2, r0
 8007046:	d302      	bcc.n	800704e <__sfvwrite_r+0x1fa>
 8007048:	6962      	ldr	r2, [r4, #20]
 800704a:	4552      	cmp	r2, sl
 800704c:	d916      	bls.n	800707c <__sfvwrite_r+0x228>
 800704e:	4553      	cmp	r3, sl
 8007050:	bf28      	it	cs
 8007052:	4653      	movcs	r3, sl
 8007054:	461f      	mov	r7, r3
 8007056:	461a      	mov	r2, r3
 8007058:	4629      	mov	r1, r5
 800705a:	f000 f88b 	bl	8007174 <memmove>
 800705e:	68a3      	ldr	r3, [r4, #8]
 8007060:	6822      	ldr	r2, [r4, #0]
 8007062:	1bdb      	subs	r3, r3, r7
 8007064:	443a      	add	r2, r7
 8007066:	60a3      	str	r3, [r4, #8]
 8007068:	6022      	str	r2, [r4, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1ce      	bne.n	800700c <__sfvwrite_r+0x1b8>
 800706e:	4621      	mov	r1, r4
 8007070:	4640      	mov	r0, r8
 8007072:	f7fe fd39 	bl	8005ae8 <_fflush_r>
 8007076:	2800      	cmp	r0, #0
 8007078:	d0c8      	beq.n	800700c <__sfvwrite_r+0x1b8>
 800707a:	e79b      	b.n	8006fb4 <__sfvwrite_r+0x160>
 800707c:	4b1a      	ldr	r3, [pc, #104]	; (80070e8 <__sfvwrite_r+0x294>)
 800707e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8007080:	459a      	cmp	sl, r3
 8007082:	bf94      	ite	ls
 8007084:	4653      	movls	r3, sl
 8007086:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
 800708a:	fb93 f3f2 	sdiv	r3, r3, r2
 800708e:	69e1      	ldr	r1, [r4, #28]
 8007090:	4353      	muls	r3, r2
 8007092:	4640      	mov	r0, r8
 8007094:	462a      	mov	r2, r5
 8007096:	47b8      	blx	r7
 8007098:	1e07      	subs	r7, r0, #0
 800709a:	dcb7      	bgt.n	800700c <__sfvwrite_r+0x1b8>
 800709c:	e78a      	b.n	8006fb4 <__sfvwrite_r+0x160>
 800709e:	e9d6 ab00 	ldrd	sl, fp, [r6]
 80070a2:	2000      	movs	r0, #0
 80070a4:	3608      	adds	r6, #8
 80070a6:	e6f3      	b.n	8006e90 <__sfvwrite_r+0x3c>
 80070a8:	f10b 0701 	add.w	r7, fp, #1
 80070ac:	e700      	b.n	8006eb0 <__sfvwrite_r+0x5c>
 80070ae:	429a      	cmp	r2, r3
 80070b0:	dc09      	bgt.n	80070c6 <__sfvwrite_r+0x272>
 80070b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80070b4:	4613      	mov	r3, r2
 80070b6:	69e1      	ldr	r1, [r4, #28]
 80070b8:	4652      	mov	r2, sl
 80070ba:	4640      	mov	r0, r8
 80070bc:	47a8      	blx	r5
 80070be:	1e05      	subs	r5, r0, #0
 80070c0:	f73f af12 	bgt.w	8006ee8 <__sfvwrite_r+0x94>
 80070c4:	e776      	b.n	8006fb4 <__sfvwrite_r+0x160>
 80070c6:	461a      	mov	r2, r3
 80070c8:	4651      	mov	r1, sl
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	f000 f852 	bl	8007174 <memmove>
 80070d0:	9b01      	ldr	r3, [sp, #4]
 80070d2:	68a2      	ldr	r2, [r4, #8]
 80070d4:	461d      	mov	r5, r3
 80070d6:	1ad2      	subs	r2, r2, r3
 80070d8:	60a2      	str	r2, [r4, #8]
 80070da:	6822      	ldr	r2, [r4, #0]
 80070dc:	441a      	add	r2, r3
 80070de:	6022      	str	r2, [r4, #0]
 80070e0:	e702      	b.n	8006ee8 <__sfvwrite_r+0x94>
 80070e2:	2001      	movs	r0, #1
 80070e4:	e709      	b.n	8006efa <__sfvwrite_r+0xa6>
 80070e6:	bf00      	nop
 80070e8:	7ffffffe 	.word	0x7ffffffe
 80070ec:	7ffffc00 	.word	0x7ffffc00

080070f0 <_isatty_r>:
 80070f0:	b538      	push	{r3, r4, r5, lr}
 80070f2:	2300      	movs	r3, #0
 80070f4:	4c05      	ldr	r4, [pc, #20]	; (800710c <_isatty_r+0x1c>)
 80070f6:	4605      	mov	r5, r0
 80070f8:	4608      	mov	r0, r1
 80070fa:	6023      	str	r3, [r4, #0]
 80070fc:	f7fa fd9d 	bl	8001c3a <_isatty>
 8007100:	1c43      	adds	r3, r0, #1
 8007102:	d102      	bne.n	800710a <_isatty_r+0x1a>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	b103      	cbz	r3, 800710a <_isatty_r+0x1a>
 8007108:	602b      	str	r3, [r5, #0]
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	20000b6c 	.word	0x20000b6c

08007110 <__locale_mb_cur_max>:
 8007110:	4b04      	ldr	r3, [pc, #16]	; (8007124 <__locale_mb_cur_max+0x14>)
 8007112:	4a05      	ldr	r2, [pc, #20]	; (8007128 <__locale_mb_cur_max+0x18>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007118:	2b00      	cmp	r3, #0
 800711a:	bf08      	it	eq
 800711c:	4613      	moveq	r3, r2
 800711e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8007122:	4770      	bx	lr
 8007124:	20000010 	.word	0x20000010
 8007128:	20000854 	.word	0x20000854

0800712c <_lseek_r>:
 800712c:	b538      	push	{r3, r4, r5, lr}
 800712e:	4605      	mov	r5, r0
 8007130:	4608      	mov	r0, r1
 8007132:	4611      	mov	r1, r2
 8007134:	2200      	movs	r2, #0
 8007136:	4c05      	ldr	r4, [pc, #20]	; (800714c <_lseek_r+0x20>)
 8007138:	6022      	str	r2, [r4, #0]
 800713a:	461a      	mov	r2, r3
 800713c:	f7fa fd87 	bl	8001c4e <_lseek>
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d102      	bne.n	800714a <_lseek_r+0x1e>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	b103      	cbz	r3, 800714a <_lseek_r+0x1e>
 8007148:	602b      	str	r3, [r5, #0]
 800714a:	bd38      	pop	{r3, r4, r5, pc}
 800714c:	20000b6c 	.word	0x20000b6c

08007150 <__ascii_mbtowc>:
 8007150:	b082      	sub	sp, #8
 8007152:	b901      	cbnz	r1, 8007156 <__ascii_mbtowc+0x6>
 8007154:	a901      	add	r1, sp, #4
 8007156:	b142      	cbz	r2, 800716a <__ascii_mbtowc+0x1a>
 8007158:	b14b      	cbz	r3, 800716e <__ascii_mbtowc+0x1e>
 800715a:	7813      	ldrb	r3, [r2, #0]
 800715c:	600b      	str	r3, [r1, #0]
 800715e:	7812      	ldrb	r2, [r2, #0]
 8007160:	1c10      	adds	r0, r2, #0
 8007162:	bf18      	it	ne
 8007164:	2001      	movne	r0, #1
 8007166:	b002      	add	sp, #8
 8007168:	4770      	bx	lr
 800716a:	4610      	mov	r0, r2
 800716c:	e7fb      	b.n	8007166 <__ascii_mbtowc+0x16>
 800716e:	f06f 0001 	mvn.w	r0, #1
 8007172:	e7f8      	b.n	8007166 <__ascii_mbtowc+0x16>

08007174 <memmove>:
 8007174:	4288      	cmp	r0, r1
 8007176:	b510      	push	{r4, lr}
 8007178:	eb01 0302 	add.w	r3, r1, r2
 800717c:	d807      	bhi.n	800718e <memmove+0x1a>
 800717e:	1e42      	subs	r2, r0, #1
 8007180:	4299      	cmp	r1, r3
 8007182:	d00a      	beq.n	800719a <memmove+0x26>
 8007184:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007188:	f802 4f01 	strb.w	r4, [r2, #1]!
 800718c:	e7f8      	b.n	8007180 <memmove+0xc>
 800718e:	4283      	cmp	r3, r0
 8007190:	d9f5      	bls.n	800717e <memmove+0xa>
 8007192:	1881      	adds	r1, r0, r2
 8007194:	1ad2      	subs	r2, r2, r3
 8007196:	42d3      	cmn	r3, r2
 8007198:	d100      	bne.n	800719c <memmove+0x28>
 800719a:	bd10      	pop	{r4, pc}
 800719c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80071a4:	e7f7      	b.n	8007196 <memmove+0x22>
	...

080071a8 <_read_r>:
 80071a8:	b538      	push	{r3, r4, r5, lr}
 80071aa:	4605      	mov	r5, r0
 80071ac:	4608      	mov	r0, r1
 80071ae:	4611      	mov	r1, r2
 80071b0:	2200      	movs	r2, #0
 80071b2:	4c05      	ldr	r4, [pc, #20]	; (80071c8 <_read_r+0x20>)
 80071b4:	6022      	str	r2, [r4, #0]
 80071b6:	461a      	mov	r2, r3
 80071b8:	f7fa fcec 	bl	8001b94 <_read>
 80071bc:	1c43      	adds	r3, r0, #1
 80071be:	d102      	bne.n	80071c6 <_read_r+0x1e>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	b103      	cbz	r3, 80071c6 <_read_r+0x1e>
 80071c4:	602b      	str	r3, [r5, #0]
 80071c6:	bd38      	pop	{r3, r4, r5, pc}
 80071c8:	20000b6c 	.word	0x20000b6c

080071cc <_realloc_r>:
 80071cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d0:	4682      	mov	sl, r0
 80071d2:	460c      	mov	r4, r1
 80071d4:	b929      	cbnz	r1, 80071e2 <_realloc_r+0x16>
 80071d6:	4611      	mov	r1, r2
 80071d8:	b003      	add	sp, #12
 80071da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071de:	f7fe bed7 	b.w	8005f90 <_malloc_r>
 80071e2:	9201      	str	r2, [sp, #4]
 80071e4:	f7ff f924 	bl	8006430 <__malloc_lock>
 80071e8:	9a01      	ldr	r2, [sp, #4]
 80071ea:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80071ee:	f102 080b 	add.w	r8, r2, #11
 80071f2:	f1b8 0f16 	cmp.w	r8, #22
 80071f6:	f1a4 0908 	sub.w	r9, r4, #8
 80071fa:	f025 0603 	bic.w	r6, r5, #3
 80071fe:	d90b      	bls.n	8007218 <_realloc_r+0x4c>
 8007200:	f038 0807 	bics.w	r8, r8, #7
 8007204:	d50a      	bpl.n	800721c <_realloc_r+0x50>
 8007206:	230c      	movs	r3, #12
 8007208:	f04f 0b00 	mov.w	fp, #0
 800720c:	f8ca 3000 	str.w	r3, [sl]
 8007210:	4658      	mov	r0, fp
 8007212:	b003      	add	sp, #12
 8007214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007218:	f04f 0810 	mov.w	r8, #16
 800721c:	4590      	cmp	r8, r2
 800721e:	d3f2      	bcc.n	8007206 <_realloc_r+0x3a>
 8007220:	45b0      	cmp	r8, r6
 8007222:	f340 8175 	ble.w	8007510 <_realloc_r+0x344>
 8007226:	49ab      	ldr	r1, [pc, #684]	; (80074d4 <_realloc_r+0x308>)
 8007228:	eb09 0306 	add.w	r3, r9, r6
 800722c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8007230:	6858      	ldr	r0, [r3, #4]
 8007232:	459c      	cmp	ip, r3
 8007234:	9101      	str	r1, [sp, #4]
 8007236:	d005      	beq.n	8007244 <_realloc_r+0x78>
 8007238:	f020 0101 	bic.w	r1, r0, #1
 800723c:	4419      	add	r1, r3
 800723e:	6849      	ldr	r1, [r1, #4]
 8007240:	07cf      	lsls	r7, r1, #31
 8007242:	d447      	bmi.n	80072d4 <_realloc_r+0x108>
 8007244:	f020 0003 	bic.w	r0, r0, #3
 8007248:	459c      	cmp	ip, r3
 800724a:	eb06 0700 	add.w	r7, r6, r0
 800724e:	d119      	bne.n	8007284 <_realloc_r+0xb8>
 8007250:	f108 0110 	add.w	r1, r8, #16
 8007254:	42b9      	cmp	r1, r7
 8007256:	dc3f      	bgt.n	80072d8 <_realloc_r+0x10c>
 8007258:	9a01      	ldr	r2, [sp, #4]
 800725a:	eba7 0708 	sub.w	r7, r7, r8
 800725e:	eb09 0308 	add.w	r3, r9, r8
 8007262:	f047 0701 	orr.w	r7, r7, #1
 8007266:	6093      	str	r3, [r2, #8]
 8007268:	605f      	str	r7, [r3, #4]
 800726a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800726e:	4650      	mov	r0, sl
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	ea43 0308 	orr.w	r3, r3, r8
 8007278:	f844 3c04 	str.w	r3, [r4, #-4]
 800727c:	f7ff f8de 	bl	800643c <__malloc_unlock>
 8007280:	46a3      	mov	fp, r4
 8007282:	e7c5      	b.n	8007210 <_realloc_r+0x44>
 8007284:	45b8      	cmp	r8, r7
 8007286:	dc27      	bgt.n	80072d8 <_realloc_r+0x10c>
 8007288:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800728c:	60da      	str	r2, [r3, #12]
 800728e:	6093      	str	r3, [r2, #8]
 8007290:	eba7 0008 	sub.w	r0, r7, r8
 8007294:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007298:	280f      	cmp	r0, #15
 800729a:	f002 0201 	and.w	r2, r2, #1
 800729e:	eb09 0307 	add.w	r3, r9, r7
 80072a2:	f240 8137 	bls.w	8007514 <_realloc_r+0x348>
 80072a6:	eb09 0108 	add.w	r1, r9, r8
 80072aa:	ea48 0202 	orr.w	r2, r8, r2
 80072ae:	f040 0001 	orr.w	r0, r0, #1
 80072b2:	f8c9 2004 	str.w	r2, [r9, #4]
 80072b6:	6048      	str	r0, [r1, #4]
 80072b8:	685a      	ldr	r2, [r3, #4]
 80072ba:	3108      	adds	r1, #8
 80072bc:	f042 0201 	orr.w	r2, r2, #1
 80072c0:	605a      	str	r2, [r3, #4]
 80072c2:	4650      	mov	r0, sl
 80072c4:	f7fe fd0c 	bl	8005ce0 <_free_r>
 80072c8:	4650      	mov	r0, sl
 80072ca:	f7ff f8b7 	bl	800643c <__malloc_unlock>
 80072ce:	f109 0b08 	add.w	fp, r9, #8
 80072d2:	e79d      	b.n	8007210 <_realloc_r+0x44>
 80072d4:	2000      	movs	r0, #0
 80072d6:	4603      	mov	r3, r0
 80072d8:	07e9      	lsls	r1, r5, #31
 80072da:	f100 80c9 	bmi.w	8007470 <_realloc_r+0x2a4>
 80072de:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80072e2:	eba9 0505 	sub.w	r5, r9, r5
 80072e6:	6869      	ldr	r1, [r5, #4]
 80072e8:	f021 0103 	bic.w	r1, r1, #3
 80072ec:	eb01 0b06 	add.w	fp, r1, r6
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 8088 	beq.w	8007406 <_realloc_r+0x23a>
 80072f6:	459c      	cmp	ip, r3
 80072f8:	eb00 070b 	add.w	r7, r0, fp
 80072fc:	d14a      	bne.n	8007394 <_realloc_r+0x1c8>
 80072fe:	f108 0310 	add.w	r3, r8, #16
 8007302:	42bb      	cmp	r3, r7
 8007304:	dc7f      	bgt.n	8007406 <_realloc_r+0x23a>
 8007306:	46ab      	mov	fp, r5
 8007308:	68eb      	ldr	r3, [r5, #12]
 800730a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800730e:	60d3      	str	r3, [r2, #12]
 8007310:	609a      	str	r2, [r3, #8]
 8007312:	1f32      	subs	r2, r6, #4
 8007314:	2a24      	cmp	r2, #36	; 0x24
 8007316:	d838      	bhi.n	800738a <_realloc_r+0x1be>
 8007318:	2a13      	cmp	r2, #19
 800731a:	d934      	bls.n	8007386 <_realloc_r+0x1ba>
 800731c:	6823      	ldr	r3, [r4, #0]
 800731e:	2a1b      	cmp	r2, #27
 8007320:	60ab      	str	r3, [r5, #8]
 8007322:	6863      	ldr	r3, [r4, #4]
 8007324:	60eb      	str	r3, [r5, #12]
 8007326:	d81b      	bhi.n	8007360 <_realloc_r+0x194>
 8007328:	3408      	adds	r4, #8
 800732a:	f105 0310 	add.w	r3, r5, #16
 800732e:	6822      	ldr	r2, [r4, #0]
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	6862      	ldr	r2, [r4, #4]
 8007334:	605a      	str	r2, [r3, #4]
 8007336:	68a2      	ldr	r2, [r4, #8]
 8007338:	609a      	str	r2, [r3, #8]
 800733a:	9a01      	ldr	r2, [sp, #4]
 800733c:	eba7 0708 	sub.w	r7, r7, r8
 8007340:	eb05 0308 	add.w	r3, r5, r8
 8007344:	f047 0701 	orr.w	r7, r7, #1
 8007348:	6093      	str	r3, [r2, #8]
 800734a:	605f      	str	r7, [r3, #4]
 800734c:	686b      	ldr	r3, [r5, #4]
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	ea43 0308 	orr.w	r3, r3, r8
 8007356:	606b      	str	r3, [r5, #4]
 8007358:	4650      	mov	r0, sl
 800735a:	f7ff f86f 	bl	800643c <__malloc_unlock>
 800735e:	e757      	b.n	8007210 <_realloc_r+0x44>
 8007360:	68a3      	ldr	r3, [r4, #8]
 8007362:	2a24      	cmp	r2, #36	; 0x24
 8007364:	612b      	str	r3, [r5, #16]
 8007366:	68e3      	ldr	r3, [r4, #12]
 8007368:	bf18      	it	ne
 800736a:	3410      	addne	r4, #16
 800736c:	616b      	str	r3, [r5, #20]
 800736e:	bf09      	itett	eq
 8007370:	6923      	ldreq	r3, [r4, #16]
 8007372:	f105 0318 	addne.w	r3, r5, #24
 8007376:	61ab      	streq	r3, [r5, #24]
 8007378:	6962      	ldreq	r2, [r4, #20]
 800737a:	bf02      	ittt	eq
 800737c:	f105 0320 	addeq.w	r3, r5, #32
 8007380:	61ea      	streq	r2, [r5, #28]
 8007382:	3418      	addeq	r4, #24
 8007384:	e7d3      	b.n	800732e <_realloc_r+0x162>
 8007386:	465b      	mov	r3, fp
 8007388:	e7d1      	b.n	800732e <_realloc_r+0x162>
 800738a:	4621      	mov	r1, r4
 800738c:	4658      	mov	r0, fp
 800738e:	f7ff fef1 	bl	8007174 <memmove>
 8007392:	e7d2      	b.n	800733a <_realloc_r+0x16e>
 8007394:	45b8      	cmp	r8, r7
 8007396:	dc36      	bgt.n	8007406 <_realloc_r+0x23a>
 8007398:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800739c:	4628      	mov	r0, r5
 800739e:	60da      	str	r2, [r3, #12]
 80073a0:	6093      	str	r3, [r2, #8]
 80073a2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80073a6:	68eb      	ldr	r3, [r5, #12]
 80073a8:	60d3      	str	r3, [r2, #12]
 80073aa:	609a      	str	r2, [r3, #8]
 80073ac:	1f32      	subs	r2, r6, #4
 80073ae:	2a24      	cmp	r2, #36	; 0x24
 80073b0:	d825      	bhi.n	80073fe <_realloc_r+0x232>
 80073b2:	2a13      	cmp	r2, #19
 80073b4:	d908      	bls.n	80073c8 <_realloc_r+0x1fc>
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	2a1b      	cmp	r2, #27
 80073ba:	60ab      	str	r3, [r5, #8]
 80073bc:	6863      	ldr	r3, [r4, #4]
 80073be:	60eb      	str	r3, [r5, #12]
 80073c0:	d80a      	bhi.n	80073d8 <_realloc_r+0x20c>
 80073c2:	3408      	adds	r4, #8
 80073c4:	f105 0010 	add.w	r0, r5, #16
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	6003      	str	r3, [r0, #0]
 80073cc:	6863      	ldr	r3, [r4, #4]
 80073ce:	6043      	str	r3, [r0, #4]
 80073d0:	68a3      	ldr	r3, [r4, #8]
 80073d2:	6083      	str	r3, [r0, #8]
 80073d4:	46a9      	mov	r9, r5
 80073d6:	e75b      	b.n	8007290 <_realloc_r+0xc4>
 80073d8:	68a3      	ldr	r3, [r4, #8]
 80073da:	2a24      	cmp	r2, #36	; 0x24
 80073dc:	612b      	str	r3, [r5, #16]
 80073de:	68e3      	ldr	r3, [r4, #12]
 80073e0:	bf18      	it	ne
 80073e2:	f105 0018 	addne.w	r0, r5, #24
 80073e6:	616b      	str	r3, [r5, #20]
 80073e8:	bf09      	itett	eq
 80073ea:	6923      	ldreq	r3, [r4, #16]
 80073ec:	3410      	addne	r4, #16
 80073ee:	61ab      	streq	r3, [r5, #24]
 80073f0:	6963      	ldreq	r3, [r4, #20]
 80073f2:	bf02      	ittt	eq
 80073f4:	f105 0020 	addeq.w	r0, r5, #32
 80073f8:	61eb      	streq	r3, [r5, #28]
 80073fa:	3418      	addeq	r4, #24
 80073fc:	e7e4      	b.n	80073c8 <_realloc_r+0x1fc>
 80073fe:	4621      	mov	r1, r4
 8007400:	f7ff feb8 	bl	8007174 <memmove>
 8007404:	e7e6      	b.n	80073d4 <_realloc_r+0x208>
 8007406:	45d8      	cmp	r8, fp
 8007408:	dc32      	bgt.n	8007470 <_realloc_r+0x2a4>
 800740a:	4628      	mov	r0, r5
 800740c:	68eb      	ldr	r3, [r5, #12]
 800740e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8007412:	60d3      	str	r3, [r2, #12]
 8007414:	609a      	str	r2, [r3, #8]
 8007416:	1f32      	subs	r2, r6, #4
 8007418:	2a24      	cmp	r2, #36	; 0x24
 800741a:	d825      	bhi.n	8007468 <_realloc_r+0x29c>
 800741c:	2a13      	cmp	r2, #19
 800741e:	d908      	bls.n	8007432 <_realloc_r+0x266>
 8007420:	6823      	ldr	r3, [r4, #0]
 8007422:	2a1b      	cmp	r2, #27
 8007424:	60ab      	str	r3, [r5, #8]
 8007426:	6863      	ldr	r3, [r4, #4]
 8007428:	60eb      	str	r3, [r5, #12]
 800742a:	d80a      	bhi.n	8007442 <_realloc_r+0x276>
 800742c:	3408      	adds	r4, #8
 800742e:	f105 0010 	add.w	r0, r5, #16
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	6003      	str	r3, [r0, #0]
 8007436:	6863      	ldr	r3, [r4, #4]
 8007438:	6043      	str	r3, [r0, #4]
 800743a:	68a3      	ldr	r3, [r4, #8]
 800743c:	6083      	str	r3, [r0, #8]
 800743e:	465f      	mov	r7, fp
 8007440:	e7c8      	b.n	80073d4 <_realloc_r+0x208>
 8007442:	68a3      	ldr	r3, [r4, #8]
 8007444:	2a24      	cmp	r2, #36	; 0x24
 8007446:	612b      	str	r3, [r5, #16]
 8007448:	68e3      	ldr	r3, [r4, #12]
 800744a:	bf18      	it	ne
 800744c:	f105 0018 	addne.w	r0, r5, #24
 8007450:	616b      	str	r3, [r5, #20]
 8007452:	bf09      	itett	eq
 8007454:	6923      	ldreq	r3, [r4, #16]
 8007456:	3410      	addne	r4, #16
 8007458:	61ab      	streq	r3, [r5, #24]
 800745a:	6963      	ldreq	r3, [r4, #20]
 800745c:	bf02      	ittt	eq
 800745e:	f105 0020 	addeq.w	r0, r5, #32
 8007462:	61eb      	streq	r3, [r5, #28]
 8007464:	3418      	addeq	r4, #24
 8007466:	e7e4      	b.n	8007432 <_realloc_r+0x266>
 8007468:	4621      	mov	r1, r4
 800746a:	f7ff fe83 	bl	8007174 <memmove>
 800746e:	e7e6      	b.n	800743e <_realloc_r+0x272>
 8007470:	4611      	mov	r1, r2
 8007472:	4650      	mov	r0, sl
 8007474:	f7fe fd8c 	bl	8005f90 <_malloc_r>
 8007478:	4683      	mov	fp, r0
 800747a:	2800      	cmp	r0, #0
 800747c:	f43f af6c 	beq.w	8007358 <_realloc_r+0x18c>
 8007480:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007484:	f1a0 0208 	sub.w	r2, r0, #8
 8007488:	f023 0301 	bic.w	r3, r3, #1
 800748c:	444b      	add	r3, r9
 800748e:	4293      	cmp	r3, r2
 8007490:	d105      	bne.n	800749e <_realloc_r+0x2d2>
 8007492:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8007496:	f027 0703 	bic.w	r7, r7, #3
 800749a:	4437      	add	r7, r6
 800749c:	e6f8      	b.n	8007290 <_realloc_r+0xc4>
 800749e:	1f32      	subs	r2, r6, #4
 80074a0:	2a24      	cmp	r2, #36	; 0x24
 80074a2:	d831      	bhi.n	8007508 <_realloc_r+0x33c>
 80074a4:	2a13      	cmp	r2, #19
 80074a6:	d92c      	bls.n	8007502 <_realloc_r+0x336>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	2a1b      	cmp	r2, #27
 80074ac:	6003      	str	r3, [r0, #0]
 80074ae:	6863      	ldr	r3, [r4, #4]
 80074b0:	6043      	str	r3, [r0, #4]
 80074b2:	d811      	bhi.n	80074d8 <_realloc_r+0x30c>
 80074b4:	f104 0208 	add.w	r2, r4, #8
 80074b8:	f100 0308 	add.w	r3, r0, #8
 80074bc:	6811      	ldr	r1, [r2, #0]
 80074be:	6019      	str	r1, [r3, #0]
 80074c0:	6851      	ldr	r1, [r2, #4]
 80074c2:	6059      	str	r1, [r3, #4]
 80074c4:	6892      	ldr	r2, [r2, #8]
 80074c6:	609a      	str	r2, [r3, #8]
 80074c8:	4621      	mov	r1, r4
 80074ca:	4650      	mov	r0, sl
 80074cc:	f7fe fc08 	bl	8005ce0 <_free_r>
 80074d0:	e742      	b.n	8007358 <_realloc_r+0x18c>
 80074d2:	bf00      	nop
 80074d4:	20000444 	.word	0x20000444
 80074d8:	68a3      	ldr	r3, [r4, #8]
 80074da:	2a24      	cmp	r2, #36	; 0x24
 80074dc:	6083      	str	r3, [r0, #8]
 80074de:	68e3      	ldr	r3, [r4, #12]
 80074e0:	bf18      	it	ne
 80074e2:	f104 0210 	addne.w	r2, r4, #16
 80074e6:	60c3      	str	r3, [r0, #12]
 80074e8:	bf09      	itett	eq
 80074ea:	6923      	ldreq	r3, [r4, #16]
 80074ec:	f100 0310 	addne.w	r3, r0, #16
 80074f0:	6103      	streq	r3, [r0, #16]
 80074f2:	6961      	ldreq	r1, [r4, #20]
 80074f4:	bf02      	ittt	eq
 80074f6:	f104 0218 	addeq.w	r2, r4, #24
 80074fa:	f100 0318 	addeq.w	r3, r0, #24
 80074fe:	6141      	streq	r1, [r0, #20]
 8007500:	e7dc      	b.n	80074bc <_realloc_r+0x2f0>
 8007502:	4603      	mov	r3, r0
 8007504:	4622      	mov	r2, r4
 8007506:	e7d9      	b.n	80074bc <_realloc_r+0x2f0>
 8007508:	4621      	mov	r1, r4
 800750a:	f7ff fe33 	bl	8007174 <memmove>
 800750e:	e7db      	b.n	80074c8 <_realloc_r+0x2fc>
 8007510:	4637      	mov	r7, r6
 8007512:	e6bd      	b.n	8007290 <_realloc_r+0xc4>
 8007514:	4317      	orrs	r7, r2
 8007516:	f8c9 7004 	str.w	r7, [r9, #4]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	f042 0201 	orr.w	r2, r2, #1
 8007520:	605a      	str	r2, [r3, #4]
 8007522:	e6d1      	b.n	80072c8 <_realloc_r+0xfc>

08007524 <__swbuf_r>:
 8007524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007526:	460d      	mov	r5, r1
 8007528:	4614      	mov	r4, r2
 800752a:	4606      	mov	r6, r0
 800752c:	b118      	cbz	r0, 8007536 <__swbuf_r+0x12>
 800752e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007530:	b90b      	cbnz	r3, 8007536 <__swbuf_r+0x12>
 8007532:	f7fe fb45 	bl	8005bc0 <__sinit>
 8007536:	69a3      	ldr	r3, [r4, #24]
 8007538:	60a3      	str	r3, [r4, #8]
 800753a:	89a3      	ldrh	r3, [r4, #12]
 800753c:	0719      	lsls	r1, r3, #28
 800753e:	d528      	bpl.n	8007592 <__swbuf_r+0x6e>
 8007540:	6923      	ldr	r3, [r4, #16]
 8007542:	b333      	cbz	r3, 8007592 <__swbuf_r+0x6e>
 8007544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007548:	b2ed      	uxtb	r5, r5
 800754a:	049a      	lsls	r2, r3, #18
 800754c:	462f      	mov	r7, r5
 800754e:	d52a      	bpl.n	80075a6 <__swbuf_r+0x82>
 8007550:	6923      	ldr	r3, [r4, #16]
 8007552:	6820      	ldr	r0, [r4, #0]
 8007554:	1ac0      	subs	r0, r0, r3
 8007556:	6963      	ldr	r3, [r4, #20]
 8007558:	4283      	cmp	r3, r0
 800755a:	dc04      	bgt.n	8007566 <__swbuf_r+0x42>
 800755c:	4621      	mov	r1, r4
 800755e:	4630      	mov	r0, r6
 8007560:	f7fe fac2 	bl	8005ae8 <_fflush_r>
 8007564:	b9d8      	cbnz	r0, 800759e <__swbuf_r+0x7a>
 8007566:	68a3      	ldr	r3, [r4, #8]
 8007568:	3001      	adds	r0, #1
 800756a:	3b01      	subs	r3, #1
 800756c:	60a3      	str	r3, [r4, #8]
 800756e:	6823      	ldr	r3, [r4, #0]
 8007570:	1c5a      	adds	r2, r3, #1
 8007572:	6022      	str	r2, [r4, #0]
 8007574:	701d      	strb	r5, [r3, #0]
 8007576:	6963      	ldr	r3, [r4, #20]
 8007578:	4283      	cmp	r3, r0
 800757a:	d004      	beq.n	8007586 <__swbuf_r+0x62>
 800757c:	89a3      	ldrh	r3, [r4, #12]
 800757e:	07db      	lsls	r3, r3, #31
 8007580:	d50f      	bpl.n	80075a2 <__swbuf_r+0x7e>
 8007582:	2d0a      	cmp	r5, #10
 8007584:	d10d      	bne.n	80075a2 <__swbuf_r+0x7e>
 8007586:	4621      	mov	r1, r4
 8007588:	4630      	mov	r0, r6
 800758a:	f7fe faad 	bl	8005ae8 <_fflush_r>
 800758e:	b140      	cbz	r0, 80075a2 <__swbuf_r+0x7e>
 8007590:	e005      	b.n	800759e <__swbuf_r+0x7a>
 8007592:	4621      	mov	r1, r4
 8007594:	4630      	mov	r0, r6
 8007596:	f7fd fb81 	bl	8004c9c <__swsetup_r>
 800759a:	2800      	cmp	r0, #0
 800759c:	d0d2      	beq.n	8007544 <__swbuf_r+0x20>
 800759e:	f04f 37ff 	mov.w	r7, #4294967295
 80075a2:	4638      	mov	r0, r7
 80075a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075b2:	6663      	str	r3, [r4, #100]	; 0x64
 80075b4:	e7cc      	b.n	8007550 <__swbuf_r+0x2c>
	...

080075b8 <_wcrtomb_r>:
 80075b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ba:	4c0f      	ldr	r4, [pc, #60]	; (80075f8 <_wcrtomb_r+0x40>)
 80075bc:	b085      	sub	sp, #20
 80075be:	6824      	ldr	r4, [r4, #0]
 80075c0:	4605      	mov	r5, r0
 80075c2:	461e      	mov	r6, r3
 80075c4:	6b64      	ldr	r4, [r4, #52]	; 0x34
 80075c6:	b981      	cbnz	r1, 80075ea <_wcrtomb_r+0x32>
 80075c8:	4a0c      	ldr	r2, [pc, #48]	; (80075fc <_wcrtomb_r+0x44>)
 80075ca:	2c00      	cmp	r4, #0
 80075cc:	bf08      	it	eq
 80075ce:	4614      	moveq	r4, r2
 80075d0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 80075d4:	460a      	mov	r2, r1
 80075d6:	a901      	add	r1, sp, #4
 80075d8:	47a0      	blx	r4
 80075da:	1c43      	adds	r3, r0, #1
 80075dc:	bf01      	itttt	eq
 80075de:	2300      	moveq	r3, #0
 80075e0:	6033      	streq	r3, [r6, #0]
 80075e2:	238a      	moveq	r3, #138	; 0x8a
 80075e4:	602b      	streq	r3, [r5, #0]
 80075e6:	b005      	add	sp, #20
 80075e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075ea:	4f04      	ldr	r7, [pc, #16]	; (80075fc <_wcrtomb_r+0x44>)
 80075ec:	2c00      	cmp	r4, #0
 80075ee:	bf08      	it	eq
 80075f0:	463c      	moveq	r4, r7
 80075f2:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 80075f6:	e7ef      	b.n	80075d8 <_wcrtomb_r+0x20>
 80075f8:	20000010 	.word	0x20000010
 80075fc:	20000854 	.word	0x20000854

08007600 <__ascii_wctomb>:
 8007600:	b149      	cbz	r1, 8007616 <__ascii_wctomb+0x16>
 8007602:	2aff      	cmp	r2, #255	; 0xff
 8007604:	bf8b      	itete	hi
 8007606:	238a      	movhi	r3, #138	; 0x8a
 8007608:	700a      	strbls	r2, [r1, #0]
 800760a:	6003      	strhi	r3, [r0, #0]
 800760c:	2001      	movls	r0, #1
 800760e:	bf88      	it	hi
 8007610:	f04f 30ff 	movhi.w	r0, #4294967295
 8007614:	4770      	bx	lr
 8007616:	4608      	mov	r0, r1
 8007618:	4770      	bx	lr
	...

0800761c <_init>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	bf00      	nop
 8007620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007622:	bc08      	pop	{r3}
 8007624:	469e      	mov	lr, r3
 8007626:	4770      	bx	lr

08007628 <_fini>:
 8007628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762a:	bf00      	nop
 800762c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800762e:	bc08      	pop	{r3}
 8007630:	469e      	mov	lr, r3
 8007632:	4770      	bx	lr
