**TASK 5**

Final task to carry out **GATE LEVEL SIMULATION (GLS)** </p>
The directory should contain

(i) gatelevel netlist:A gate-level netlist is a representation of a circuit that consists of gates or standard cells interconnected together, similar to a circuit diagram of the entire design. 

(ii) standard cell library:The standard cell library in GTKWave is a crucial component used for debugging Verilog or VHDL simulation models. While GTKWave is primarily an analysis tool and not intended for interactive simulation, it relies on post-mortem analysis through dumpfiles.

(iii) yosys synthesis report:The Yosys synthesis report provides essential information about the synthesis process and the resulting gate-level netlist. It includes details such as the design hierarchy, synthesis algorithms applied, mapping to standard cell libraries, and the final output netlist</p>

All these involves 3 steps</p>
 a.Generate Synthesis Output</p>
 b.Convert to VCD</p>
 c.View in GTKWave</p>
The files present are:

![file1](https://github.com/16swetha/ckswetha/assets/160165692/53a6135f-c300-42f6-b25e-abf11ec91911)

In gtkwave rv32 </p>

![file2](https://github.com/16swetha/ckswetha/assets/160165692/c98844fe-1e18-4f5f-9ca1-91fbe8e25b71)

![File3](https://github.com/16swetha/ckswetha/assets/160165692/a580df26-0f06-4ccf-845a-375c9e0e57f7)


**EXECUTION OF THE OPERATIONS**</p>

**OPERATION-ADD**

![add5](https://github.com/16swetha/ckswetha/assets/160165692/b19c7913-fa8f-4032-b57d-f48311b01d5c)

**OPERATION-SUB**

![sub5](https://github.com/16swetha/ckswetha/assets/160165692/4d1d7a0e-4620-493d-8ee7-2cf05c326c69)

**OPERATION LOGICAL AND**

![and5](https://github.com/16swetha/ckswetha/assets/160165692/5cc1d41c-90a6-4172-a77a-5faa99a27e06)

**OPERATION LOGICAL OR**

![or5](https://github.com/16swetha/ckswetha/assets/160165692/f9b262f3-cb5a-4cac-9b3e-304470b41da8)

**OPERATION LOGICAL XOR**

![xor5](https://github.com/16swetha/ckswetha/assets/160165692/25d96ebb-2755-41d2-b10e-21668daf2b9a)













