Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 28 21:09:32 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_module_timing_summary_routed.rpt -pb calculator_top_module_timing_summary_routed.pb -rpx calculator_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.995        0.000                      0                  423        0.176        0.000                      0                  423        4.500        0.000                       0                   221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.995        0.000                      0                  340        0.176        0.000                      0                  340        4.500        0.000                       0                   221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.928        0.000                      0                   83        0.463        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 5.829ns (72.498%)  route 2.211ns (27.502%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.797    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.120 r  subtractor_db/result_ff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.120    operations/result_ff_reg[15]_1[13]
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.440    14.781    operations/CLK
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         FDCE (Setup_fdce_C_D)        0.109    15.115    operations/result_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 5.821ns (72.470%)  route 2.211ns (27.530%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.797    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.112 r  subtractor_db/result_ff_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.112    operations/result_ff_reg[15]_1[15]
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.440    14.781    operations/CLK
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         FDCE (Setup_fdce_C_D)        0.109    15.115    operations/result_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 5.745ns (72.207%)  route 2.211ns (27.793%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.797    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.036 r  subtractor_db/result_ff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.036    operations/result_ff_reg[15]_1[14]
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.440    14.781    operations/CLK
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         FDCE (Setup_fdce_C_D)        0.109    15.115    operations/result_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 5.725ns (72.137%)  route 2.211ns (27.863%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.797    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.016 r  subtractor_db/result_ff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.016    operations/result_ff_reg[15]_1[12]
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.440    14.781    operations/CLK
    SLICE_X52Y21         FDCE                                         r  operations/result_ff_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         FDCE (Setup_fdce_C_D)        0.109    15.115    operations/result_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 5.712ns (72.091%)  route 2.211ns (27.909%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.003 r  subtractor_db/result_ff_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.003    operations/result_ff_reg[15]_1[9]
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 5.704ns (72.063%)  route 2.211ns (27.937%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.995 r  subtractor_db/result_ff_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.995    operations/result_ff_reg[15]_1[11]
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 5.628ns (71.792%)  route 2.211ns (28.208%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.919 r  subtractor_db/result_ff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.919    operations/result_ff_reg[15]_1[10]
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 5.608ns (71.720%)  route 2.211ns (28.280%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.899 r  subtractor_db/result_ff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.899    operations/result_ff_reg[15]_1[8]
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y20         FDCE                                         r  operations/result_ff_reg[8]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 5.595ns (71.673%)  route 2.211ns (28.327%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.886 r  subtractor_db/result_ff_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.886    operations/result_ff_reg[15]_1[5]
    SLICE_X52Y19         FDCE                                         r  operations/result_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y19         FDCE                                         r  operations/result_ff_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 5.587ns (71.644%)  route 2.211ns (28.356%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.558     5.079    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.721     6.279    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.013    10.292 r  operations/result_nxt0/P[1]
                         net (fo=1, routed)           0.782    11.073    number_in_module/P[1]
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.197 r  number_in_module/result_ff[3]_i_12/O
                         net (fo=1, routed)           0.708    11.906    number_in_module/result_ff[3]_i_12_n_0
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.030 r  number_in_module/result_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    12.030    subtractor_db/S[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.563 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.878 r  subtractor_db/result_ff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.878    operations/result_ff_reg[15]_1[7]
    SLICE_X52Y19         FDCE                                         r  operations/result_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    operations/CLK
    SLICE_X52Y19         FDCE                                         r  operations/result_ff_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.109    15.116    operations/result_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  2.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 adder_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/indicators_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.439    adder_db/CLK
    SLICE_X47Y19         FDRE                                         r  adder_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  adder_db/button_db_reg/Q
                         net (fo=19, routed)          0.119     1.699    operations/indicators_reg[4]_1[0]
    SLICE_X44Y19         FDRE                                         r  operations/indicators_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.824     1.951    operations/CLK
    SLICE_X44Y19         FDRE                                         r  operations/indicators_reg[0]_lopt_replica/C
                         clock pessimism             -0.498     1.453    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.070     1.523    operations/indicators_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 operations/indicators_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.100%)  route 0.158ns (45.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.557     1.440    operations/CLK
    SLICE_X55Y20         FDRE                                         r  operations/indicators_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  operations/indicators_reg[3]/Q
                         net (fo=16, routed)          0.158     1.739    operations/indicators_reg[4]_0[3]
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  operations/result[10]_i_1/O
                         net (fo=1, routed)           0.000     1.784    sseg_setter/D[10]
    SLICE_X56Y19         FDRE                                         r  sseg_setter/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.827     1.954    sseg_setter/CLK
    SLICE_X56Y19         FDRE                                         r  sseg_setter/result_reg[10]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.120     1.596    sseg_setter/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 adder_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.330%)  route 0.084ns (28.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.439    adder_db/CLK
    SLICE_X46Y19         FDRE                                         r  adder_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  adder_db/count_reg[18]/Q
                         net (fo=5, routed)           0.084     1.687    adder_db/count_reg[18]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  adder_db/button_db_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    adder_db/button_db_i_1__0_n_0
    SLICE_X47Y19         FDRE                                         r  adder_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.824     1.951    adder_db/CLK
    SLICE_X47Y19         FDRE                                         r  adder_db/button_db_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.091     1.543    adder_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 enter_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    enter_db/CLK
    SLICE_X50Y24         FDRE                                         r  enter_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  enter_db/count_reg[18]/Q
                         net (fo=5, routed)           0.085     1.685    enter_db/count_reg[18]
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  enter_db/button_db_i_1__1/O
                         net (fo=1, routed)           0.000     1.730    enter_db/button_db_i_1__1_n_0
    SLICE_X51Y24         FDRE                                         r  enter_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.821     1.948    enter_db/CLK
    SLICE_X51Y24         FDRE                                         r  enter_db/button_db_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.091     1.540    enter_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X53Y21         FDPE                                         r  number_in_module/FSM_onehot_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  number_in_module/FSM_onehot_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.166     1.746    number_in_module/FSM_onehot_state_ff_reg_n_0_[0]
    SLICE_X54Y21         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.825     1.952    number_in_module/CLK
    SLICE_X54Y21         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.059     1.533    number_in_module/FSM_onehot_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 adder_db/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.252ns (69.267%)  route 0.112ns (30.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.558     1.441    adder_db/CLK
    SLICE_X47Y17         FDCE                                         r  adder_db/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  adder_db/button_ff2_reg/Q
                         net (fo=21, routed)          0.112     1.694    adder_db/button_ff2
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  adder_db/count[8]_i_4__1/O
                         net (fo=1, routed)           0.000     1.739    adder_db/count[8]_i_4__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.805 r  adder_db/count_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.805    adder_db/count_reg[8]_i_1__1_n_6
    SLICE_X46Y17         FDRE                                         r  adder_db/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    adder_db/CLK
    SLICE_X46Y17         FDRE                                         r  adder_db/count_reg[9]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.134     1.588    adder_db/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adder_db/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.224%)  route 0.114ns (30.776%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.558     1.441    adder_db/CLK
    SLICE_X47Y17         FDCE                                         r  adder_db/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  adder_db/button_ff2_reg/Q
                         net (fo=21, routed)          0.114     1.696    adder_db/button_ff2
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  adder_db/count[8]_i_5__1/O
                         net (fo=1, routed)           0.000     1.741    adder_db/count[8]_i_5__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.811 r  adder_db/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.811    adder_db/count_reg[8]_i_1__1_n_7
    SLICE_X46Y17         FDRE                                         r  adder_db/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    adder_db/CLK
    SLICE_X46Y17         FDRE                                         r  adder_db/count_reg[8]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.134     1.588    adder_db/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/finished_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X51Y21         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  number_in_module/FSM_onehot_state_ff_reg[3]/Q
                         net (fo=1, routed)           0.164     1.744    number_in_module/finished_nxt
    SLICE_X51Y22         FDCE                                         r  number_in_module/finished_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.824     1.951    number_in_module/CLK
    SLICE_X51Y22         FDCE                                         r  number_in_module/finished_ff_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.066     1.518    number_in_module/finished_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 operations/indicators_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.034%)  route 0.152ns (44.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.557     1.440    operations/CLK
    SLICE_X55Y20         FDRE                                         r  operations/indicators_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  operations/indicators_reg[3]/Q
                         net (fo=16, routed)          0.152     1.733    operations/indicators_reg[4]_0[3]
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  operations/result[8]_i_1/O
                         net (fo=1, routed)           0.000     1.778    sseg_setter/D[8]
    SLICE_X55Y22         FDRE                                         r  sseg_setter/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.824     1.951    sseg_setter/CLK
    SLICE_X55Y22         FDRE                                         r  sseg_setter/result_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.092     1.544    sseg_setter/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 number_in_module/second_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.572%)  route 0.130ns (38.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.558     1.441    number_in_module/CLK
    SLICE_X54Y19         FDCE                                         r  number_in_module/second_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  number_in_module/second_ff_reg[9]/Q
                         net (fo=6, routed)           0.130     1.736    number_in_module/Q[9]
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  number_in_module/result[9]_i_1/O
                         net (fo=1, routed)           0.000     1.781    sseg_setter/D[9]
    SLICE_X55Y20         FDRE                                         r  sseg_setter/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    sseg_setter/CLK
    SLICE_X55Y20         FDRE                                         r  sseg_setter/result_reg[9]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.092     1.546    sseg_setter/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y19   adder_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y17   adder_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y17   adder_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   reset_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   reset_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   reset_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y15   adder_db/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   adder_db/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   reset_db/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   reset_db/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   reset_db/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   reset_db/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   reset_db/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   reset_db/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   reset_db/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   reset_db/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   reset_db/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   reset_db/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   adder_db/button_ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   adder_db/button_ff2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   reset_db/button_ff1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   reset_db/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   adder_db/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   adder_db/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   adder_db/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   adder_db/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   reset_db/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   adder_db/count_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.077%)  route 2.214ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.214     7.755    sseg_display/reset_btn_db
    SLICE_X56Y24         FDCE                                         f  sseg_display/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.436    14.777    sseg_display/CLK
    SLICE_X56Y24         FDCE                                         r  sseg_display/refresh_counter_reg[16]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    sseg_display/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.077%)  route 2.214ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.214     7.755    sseg_display/reset_btn_db
    SLICE_X56Y24         FDCE                                         f  sseg_display/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.436    14.777    sseg_display/CLK
    SLICE_X56Y24         FDCE                                         r  sseg_display/refresh_counter_reg[17]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    sseg_display/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.077%)  route 2.214ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.214     7.755    sseg_display/reset_btn_db
    SLICE_X56Y24         FDCE                                         f  sseg_display/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.436    14.777    sseg_display/CLK
    SLICE_X56Y24         FDCE                                         r  sseg_display/refresh_counter_reg[18]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    sseg_display/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.077%)  route 2.214ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.214     7.755    sseg_display/reset_btn_db
    SLICE_X56Y24         FDCE                                         f  sseg_display/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.436    14.777    sseg_display/CLK
    SLICE_X56Y24         FDCE                                         r  sseg_display/refresh_counter_reg[19]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    sseg_display/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.011%)  route 2.076ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.076     7.616    sseg_display/reset_btn_db
    SLICE_X56Y23         FDCE                                         f  sseg_display/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.438    14.779    sseg_display/CLK
    SLICE_X56Y23         FDCE                                         r  sseg_display/refresh_counter_reg[12]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    sseg_display/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.011%)  route 2.076ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.076     7.616    sseg_display/reset_btn_db
    SLICE_X56Y23         FDCE                                         f  sseg_display/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.438    14.779    sseg_display/CLK
    SLICE_X56Y23         FDCE                                         r  sseg_display/refresh_counter_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    sseg_display/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.011%)  route 2.076ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.076     7.616    sseg_display/reset_btn_db
    SLICE_X56Y23         FDCE                                         f  sseg_display/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.438    14.779    sseg_display/CLK
    SLICE_X56Y23         FDCE                                         r  sseg_display/refresh_counter_reg[14]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    sseg_display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.011%)  route 2.076ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          2.076     7.616    sseg_display/reset_btn_db
    SLICE_X56Y23         FDCE                                         f  sseg_display/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.438    14.779    sseg_display/CLK
    SLICE_X56Y23         FDCE                                         r  sseg_display/refresh_counter_reg[15]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    sseg_display/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.829%)  route 1.966ns (81.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          1.966     7.506    number_in_module/reset_btn_db
    SLICE_X54Y20         FDCE                                         f  number_in_module/first_ff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[14]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y20         FDCE (Recov_fdce_C_CLR)     -0.361    14.646    number_in_module/first_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.829%)  route 1.966ns (81.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.563     5.084    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          1.966     7.506    number_in_module/reset_btn_db
    SLICE_X54Y20         FDCE                                         f  number_in_module/first_ff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.441    14.782    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[15]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y20         FDCE (Recov_fdce_C_CLR)     -0.361    14.646    number_in_module/first_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.801%)  route 0.264ns (65.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.264     1.849    enter_db/reset_btn_db
    SLICE_X49Y16         FDCE                                         f  enter_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    enter_db/CLK
    SLICE_X49Y16         FDCE                                         r  enter_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    enter_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.801%)  route 0.264ns (65.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.264     1.849    enter_db/reset_btn_db
    SLICE_X49Y16         FDCE                                         f  enter_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    enter_db/CLK
    SLICE_X49Y16         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.431%)  route 0.269ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.269     1.854    mult_db/reset_btn_db
    SLICE_X48Y16         FDCE                                         f  mult_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    mult_db/CLK
    SLICE_X48Y16         FDCE                                         r  mult_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    mult_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.431%)  route 0.269ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.269     1.854    reset_db/reset_btn_db
    SLICE_X48Y16         FDCE                                         f  reset_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    reset_db/CLK
    SLICE_X48Y16         FDCE                                         r  reset_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    reset_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.431%)  route 0.269ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.269     1.854    reset_db/reset_btn_db
    SLICE_X48Y16         FDCE                                         f  reset_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    reset_db/CLK
    SLICE_X48Y16         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.431%)  route 0.269ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.269     1.854    subtractor_db/reset_btn_db
    SLICE_X48Y16         FDCE                                         f  subtractor_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.829     1.956    subtractor_db/CLK
    SLICE_X48Y16         FDCE                                         r  subtractor_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    subtractor_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.867%)  route 0.316ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.316     1.901    number_in_module/reset_btn_db
    SLICE_X53Y16         FDCE                                         f  number_in_module/first_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.830     1.957    number_in_module/CLK
    SLICE_X53Y16         FDCE                                         r  number_in_module/first_ff_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    number_in_module/first_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.867%)  route 0.316ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.316     1.901    number_in_module/reset_btn_db
    SLICE_X53Y16         FDCE                                         f  number_in_module/first_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.830     1.957    number_in_module/CLK
    SLICE_X53Y16         FDCE                                         r  number_in_module/first_ff_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    number_in_module/first_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.867%)  route 0.316ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.316     1.901    number_in_module/reset_btn_db
    SLICE_X53Y16         FDCE                                         f  number_in_module/first_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.830     1.957    number_in_module/CLK
    SLICE_X53Y16         FDCE                                         r  number_in_module/first_ff_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    number_in_module/first_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.867%)  route 0.316ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.561     1.444    reset_db/CLK
    SLICE_X51Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.316     1.901    number_in_module/reset_btn_db
    SLICE_X53Y16         FDCE                                         f  number_in_module/first_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.830     1.957    number_in_module/CLK
    SLICE_X53Y16         FDCE                                         r  number_in_module/first_ff_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    number_in_module/first_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.535    





