// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1476\sampleModel1476_1_sub\Mysubsystem_42.v
// Created: 2024-06-10 04:29:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_42
// Source Path: sampleModel1476_1_sub/Subsystem/Mysubsystem_42
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_42
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [15:0] cfblk50_out1;  // ufix16_En7
  wire [7:0] cfblk185_out1;  // uint8


  assign Out1 = In1;

  assign cfblk50_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk185_out1 = cfblk50_out1[14:7];



  assign Out2 = cfblk185_out1;

endmodule  // Mysubsystem_42

