

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_pyKUjj
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uBc9Dn"
Running: cat _ptx_uBc9Dn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CLACes
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CLACes --output-file  /dev/null 2> _ptx_uBc9Dninfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uBc9Dn _ptx2_CLACes _ptx_uBc9Dninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 89984 (ipc=180.0) sim_rate=29994 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:12:03 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(57,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1223,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1224,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1234,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1241,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1242,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(46,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1268,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1268,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1270,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1271,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1271,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1272,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1280,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1281,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1282,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1289,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1300,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1303,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1304,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1309,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1311,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1311,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1319,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1320,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1329,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1345,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1348,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1353,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1354,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1358,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1360,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1361,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1362,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1362,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1363,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1363,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1364,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1365,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1367,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1368,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1369,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1372,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1375,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1376,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1380,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1381,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1382,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1383,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1383,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1384,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1393,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1394,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1396,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1397,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1398,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1401,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1402,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1403,0), 5 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(107,0,0) tid=(253,0,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1404,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1409,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1410,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1410,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1411,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1418,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1419,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1419,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1420,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1423,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1424,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1424,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1424,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1425,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1425,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1425,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1426,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1426,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1427,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1427,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1427,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1428,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1436,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1436,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1437,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1437,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1438,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1438,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1439,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1439,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1445,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1446,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1449,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1450,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1452,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1453,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1453,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1454,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1461,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1462,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1462,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1463,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1470,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1471,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1478,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1479,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1486,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1487,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1490,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1491,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1492,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1494,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1495,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 433313 (ipc=288.9) sim_rate=108328 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:12:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1517,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1517,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1517,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1518,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1518,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1519,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(145,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1531,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1538,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1547,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1547,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1548,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1548,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1549,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1550,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1563,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1564,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1564,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1565,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1569,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1570,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1572,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1573,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1578,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1579,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1598,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1600,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1601,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1607,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1608,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1615,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1616,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1625,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1626,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1646,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1647,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(122,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1676,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1677,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1677,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1678,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1701,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1702,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1706,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1707,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1709,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1710,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1714,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1714,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1715,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1715,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1715,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1721,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1722,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1723,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1723,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1724,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1724,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1729,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1730,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1739,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1743,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1744,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1750,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1751,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1755,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1756,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1777,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1778,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1794,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1803,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1804,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1805,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1808,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1821,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1829,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(195,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1838,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1840,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1841,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1844,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1853,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1853,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1854,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1859,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1869,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1869,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1870,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1870,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1871,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1871,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1879,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1882,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1891,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1893,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1894,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1900,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1904,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1921,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1950,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1950,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1951,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1952,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1953,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1955,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1956,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1965,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1968,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1970,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1971,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1974,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1975,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1977,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(229,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1982,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1991,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1992,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1998,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1999,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 743054 (ipc=371.5) sim_rate=148610 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:12:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2005,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2005,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2005,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2006,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2006,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2010,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2011,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2016,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2018,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2019,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2020,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2028,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2028,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2033,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2034,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2037,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2038,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2043,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2045,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2046,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2051,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2052,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2053,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2054,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2060,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2061,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2062,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2068,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2091,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2103,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2104,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2106,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2109,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2109,0), 3 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(194,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2118,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2122,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2123,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2127,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2133,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2146,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2152,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2157,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2162,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2167,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2169,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2177,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2182,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2185,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2198,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2199,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2207,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2215,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2221,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2227,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2233,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2235,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2237,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2244,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2248,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2268,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2269,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2279,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2283,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2303,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2311,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2311,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2325,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2343,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2345,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2364,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2368,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2380,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2389,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2398,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2402,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2416,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2418,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2422,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2437,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2438,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2440,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2440,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2445,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2453,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2473,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2476,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2495,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2496,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2502,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6281,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6282
gpu_sim_insn = 917736
gpu_ipc =     146.0898
gpu_tot_sim_cycle = 6282
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     146.0898
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 324
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 662
	L1I_total_cache_miss_rate = 0.0357
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[1]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2864
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17897
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 2864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2864
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2864
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5662	W0_Idle:24897	W0_Scoreboard:19320	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 54 
maxdqlatency = 0 
maxmflatency = 326 
averagemflatency = 266 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6281 
mrq_lat_table:355 	41 	35 	66 	28 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	363 	146 	29 	0 	0 	0 	0 	2 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1663         0      6263         0         0         0         0         0         0         0       928       888      1729      1815         0         0 
dram[1]:      1172         0         0         0         0         0         0         0         0         0       929       893      1781      1747         0      4319 
dram[2]:         0         0         0      3441         0      1797         0         0         0      4654       934       901      1807      1772         0         0 
dram[3]:         0         0         0      5454         0      5054         0         0         0         0       897       893      1756      1768         0         0 
dram[4]:         0      4247         0         0         0      5854         0         0         0         0      1623      2934      1754      1772      3512         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       910       919      1815      1751      5928         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1044    none         126    none      none      none      none      none      none      none         271       285       274       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         278       285       266       262    none         262
dram[2]:     none      none      none         126    none         273    none      none      none         125       271       283       264       255    none      none  
dram[3]:     none      none      none         125    none         125    none      none      none      none         273       299       274       262    none      none  
dram[4]:     none         126    none      none      none         125    none      none      none      none         305       264       262       264       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         272       277       261       262       268    none  
maximum mf latency per bank:
dram[0]:        278         0       252         0         0         0         0         0         0         0       291       306       272       298         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       293       320       290       277         0       268
dram[2]:          0         0         0       252         0       273         0         0         0       251       294       315       273       286         0         0
dram[3]:          0         0         0       251         0       251         0         0         0         0       281       326       278       280         0         0
dram[4]:          0       252         0         0         0       251         0         0         0         0       287       317       285       289       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       302       310       281       278       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f86afe92c90 :  mf: uid= 31804, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6279), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8096 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04414
n_activity=1040 dram_eff=0.3519
bk0: 8a 8188i bk1: 0a 8287i bk2: 2a 8267i bk3: 0a 8288i bk4: 0a 8290i bk5: 0a 8291i bk6: 0a 8292i bk7: 0a 8292i bk8: 0a 8293i bk9: 0a 8293i bk10: 40a 8184i bk11: 44a 8086i bk12: 44a 8160i bk13: 44a 8156i bk14: 0a 8289i bk15: 0a 8289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0652515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8099 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04487
n_activity=973 dram_eff=0.3823
bk0: 4a 8267i bk1: 0a 8289i bk2: 0a 8289i bk3: 0a 8289i bk4: 0a 8290i bk5: 0a 8290i bk6: 0a 8291i bk7: 0a 8293i bk8: 0a 8293i bk9: 0a 8294i bk10: 40a 8170i bk11: 44a 8081i bk12: 48a 8157i bk13: 44a 8153i bk14: 0a 8289i bk15: 6a 8265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0693523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8105 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04318
n_activity=839 dram_eff=0.4267
bk0: 0a 8290i bk1: 0a 8292i bk2: 0a 8293i bk3: 2a 8270i bk4: 0a 8291i bk5: 2a 8273i bk6: 0a 8291i bk7: 0a 8292i bk8: 0a 8293i bk9: 2a 8271i bk10: 40a 8172i bk11: 44a 8084i bk12: 44a 8166i bk13: 42a 8093i bk14: 0a 8287i bk15: 0a 8289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.085032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8111 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04197
n_activity=868 dram_eff=0.4009
bk0: 0a 8291i bk1: 0a 8292i bk2: 0a 8293i bk3: 2a 8270i bk4: 0a 8291i bk5: 2a 8268i bk6: 0a 8289i bk7: 0a 8290i bk8: 0a 8291i bk9: 0a 8292i bk10: 40a 8167i bk11: 44a 8078i bk12: 44a 8162i bk13: 40a 8159i bk14: 0a 8288i bk15: 0a 8289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0715233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8088 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04583
n_activity=1112 dram_eff=0.3417
bk0: 0a 8289i bk1: 2a 8268i bk2: 0a 8289i bk3: 0a 8289i bk4: 0a 8289i bk5: 2a 8270i bk6: 0a 8292i bk7: 0a 8293i bk8: 0a 8295i bk9: 0a 8295i bk10: 48a 8104i bk11: 46a 8041i bk12: 44a 8175i bk13: 40a 8159i bk14: 4a 8268i bk15: 0a 8288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0525871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8291 n_nop=8112 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04197
n_activity=848 dram_eff=0.4104
bk0: 0a 8287i bk1: 0a 8289i bk2: 0a 8289i bk3: 0a 8289i bk4: 0a 8290i bk5: 0a 8291i bk6: 0a 8292i bk7: 0a 8294i bk8: 0a 8294i bk9: 0a 8294i bk10: 44a 8171i bk11: 44a 8107i bk12: 44a 8173i bk13: 40a 8158i bk14: 2a 8272i bk15: 0a 8287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0458328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3582
	minimum = 6
	maximum = 47
Network latency average = 9.68205
	minimum = 6
	maximum = 35
Slowest packet = 331
Flit latency average = 8.38812
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00702772
	minimum = 0.0052531 (at node 0)
	maximum = 0.0122572 (at node 15)
Accepted packet rate average = 0.00702772
	minimum = 0.0052531 (at node 0)
	maximum = 0.0122572 (at node 15)
Injected flit rate average = 0.0204464
	minimum = 0.0052531 (at node 0)
	maximum = 0.0546004 (at node 15)
Accepted flit rate average= 0.0204464
	minimum = 0.00668577 (at node 19)
	maximum = 0.0436167 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3582 (1 samples)
	minimum = 6 (1 samples)
	maximum = 47 (1 samples)
Network latency average = 9.68205 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Flit latency average = 8.38812 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00702772 (1 samples)
	minimum = 0.0052531 (1 samples)
	maximum = 0.0122572 (1 samples)
Accepted packet rate average = 0.00702772 (1 samples)
	minimum = 0.0052531 (1 samples)
	maximum = 0.0122572 (1 samples)
Injected flit rate average = 0.0204464 (1 samples)
	minimum = 0.0052531 (1 samples)
	maximum = 0.0546004 (1 samples)
Accepted flit rate average = 0.0204464 (1 samples)
	minimum = 0.00668577 (1 samples)
	maximum = 0.0436167 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1256 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6282)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6282)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6282)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6282)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6282)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6282)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6282)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(19,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(12,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (439,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(440,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (442,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(443,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (443,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(444,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (445,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(446,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (446,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (446,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(447,6282)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(447,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (447,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(448,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (449,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(450,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (451,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (451,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(452,6282)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(452,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (455,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(456,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (459,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (459,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(460,6282)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(460,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (471,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(472,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (473,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(474,6282)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(90,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (487,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(488,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (498,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(499,6282)
GPGPU-Sim uArch: cycles simulated: 6782  inst.: 1216840 (ipc=598.2) sim_rate=202806 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:12:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (517,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(518,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (518,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(519,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (530,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(531,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (534,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(535,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (536,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(537,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (538,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(539,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (541,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(542,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (546,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(547,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (549,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(550,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (559,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(560,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (561,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(562,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (569,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(570,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (575,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(576,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (579,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (579,6282), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(580,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (580,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(581,6282)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(581,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (581,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(582,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (585,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (585,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (585,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (585,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (585,6282), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(586,6282)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(586,6282)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(587,6282)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(587,6282)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(588,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (589,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(590,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (590,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(591,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (593,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(594,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (596,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (596,6282), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(597,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (597,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(598,6282)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(598,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (605,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(606,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (606,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(607,6282)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(117,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (614,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(615,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (618,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(619,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (622,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(623,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (623,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(624,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (624,6282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(625,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (626,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (626,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (626,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(627,6282)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(627,6282)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(627,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (628,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(629,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (630,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(631,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (636,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(637,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (646,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(647,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (647,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(648,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (654,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(655,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (656,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(657,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (657,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(658,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (658,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(659,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (662,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (662,6282), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(663,6282)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(664,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (669,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(670,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (682,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (682,6282), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(683,6282)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(684,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (689,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(690,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (690,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(691,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (695,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(696,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (697,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (697,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(698,6282)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(698,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (706,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(707,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (714,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(715,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (716,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(717,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (718,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(719,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (727,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (727,6282), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(728,6282)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(729,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (730,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(731,6282)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(144,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (743,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(744,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (744,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(745,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (784,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(785,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (791,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(792,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (799,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(800,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (808,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(809,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (832,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(833,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (841,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(842,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (850,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(851,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (857,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(858,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (863,6282), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(175,0,0) tid=(108,0,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(864,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (868,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(869,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (876,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(877,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (892,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(893,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (895,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(896,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (900,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(901,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (903,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(904,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (905,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(906,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (907,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(908,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (911,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(912,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (917,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(918,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (920,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(921,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (922,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(923,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (924,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(925,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (925,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(926,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (930,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(931,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (931,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (931,6282), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(932,6282)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(933,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (933,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(934,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (939,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(940,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (942,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(943,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (948,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(949,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (969,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(970,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (971,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (971,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(972,6282)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(972,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (975,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(976,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (977,6282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(978,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (981,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(982,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (989,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(990,6282)
GPGPU-Sim uArch: cycles simulated: 7282  inst.: 1569258 (ipc=651.5) sim_rate=224179 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:12:07 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(184,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1010,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1011,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1014,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1015,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1024,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1025,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1035,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1036,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1042,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1043,6282)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1048,6282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1049,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1053,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1054,6282)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1055,6282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1056,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1071,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1072,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1072,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1073,6282)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1075,6282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1076,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1077,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1078,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1083,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1083,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1084,6282)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1084,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1084,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1084,6282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1085,6282)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1085,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1088,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1089,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1090,6282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1091,6282)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1091,6282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1092,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1093,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1094,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1096,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1097,6282)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1097,6282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1098,6282)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1099,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1099,6282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1100,6282)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1100,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1101,6282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1102,6282)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1112,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,6282), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,6282)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1114,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1114,6282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1115,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1116,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1117,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1120,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1121,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1121,6282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1122,6282)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1123,6282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1124,6282)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1125,6282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1126,6282)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1127,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1127,6282), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1128,6282)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1129,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1133,6282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1134,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1141,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1141,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1142,6282)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1142,6282)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1143,6282), 5 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(218,0,0) tid=(140,0,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1144,6282)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1146,6282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1147,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1148,6282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1149,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1153,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1154,6282)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1155,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1155,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1155,6282), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1156,6282)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1156,6282)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1157,6282)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1173,6282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1174,6282)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1182,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1216,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1225,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1225,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1241,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1242,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1247,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1248,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1248,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1249,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1257,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1259,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1263,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1264,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1264,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1269,6282), 3 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(230,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1289,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1291,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1297,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1310,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1314,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1319,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1322,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1323,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1336,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1351,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1353,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1355,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1357,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1358,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1359,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1361,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1361,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1362,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1363,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1364,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1367,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1370,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1371,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1373,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1379,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1381,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1382,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1383,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1384,6282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1390,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1393,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1397,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1407,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1408,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1408,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1409,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1417,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1418,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1423,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1426,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1427,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1429,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1430,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1439,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1439,6282), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1449,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1450,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1452,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1455,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1455,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1455,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1459,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1468,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1478,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1478,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1480,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1486,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1487,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1490,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1491,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1492,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1494,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1494,6282), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 7782  inst.: 1834477 (ipc=611.2) sim_rate=229309 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:12:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1501,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1504,6282), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1509,6282), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3166,6282), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3742,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4578,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4706,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4891,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5309,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6003,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6022,6282), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6023
gpu_sim_insn = 919016
gpu_ipc =     152.5844
gpu_tot_sim_cycle = 12305
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     149.2688
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 946
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 674
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 418, Miss = 141, Miss_rate = 0.337, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326, Miss = 95, Miss_rate = 0.291, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 326, Miss = 97, Miss_rate = 0.298, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 350, Miss = 105, Miss_rate = 0.300, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[11]: Access = 356, Miss = 111, Miss_rate = 0.312, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[12]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 294, Miss = 81, Miss_rate = 0.276, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256, Miss = 60, Miss_rate = 0.234, Pending_hits = 180, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2864
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1089
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37151
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 75, 75, 75, 75, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 2864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1089
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2864
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2864
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6046	W0_Idle:66336	W0_Scoreboard:38987	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8712 {8:1089,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148104 {136:1089,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 54 
maxdqlatency = 0 
maxmflatency = 326 
averagemflatency = 210 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12304 
mrq_lat_table:478 	41 	58 	74 	29 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684 	606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1322 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	708 	346 	50 	0 	0 	0 	0 	2 	6 	34 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1663      3860      6263      4281         0         0         0      4913      2641      3893      2576      3180      1729      1815      1966      3332 
dram[1]:      1172         0         0         0      4185      2919         0      2341      1016         0      1584       893      1781      1747      2618      4319 
dram[2]:         0      4868      4293      3441         0      2538         0      5291         0      4654       934       901      1807      2266      2034      3850 
dram[3]:      1316      3260      2287      5454         0      5054      2574      3460      4468      4385       897       893      1756      2203      2357      2584 
dram[4]:      3319      4247         0         0         0      5854      3093         0      4894      3060      1623      2934      1754      1772      3512      2726 
dram[5]:      1247      2693      2446      1781      2694      1672      3668      1716      3904      3494       910       919      1815      1751      5928      2094 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1044       125       160       126    none      none      none         125       176       124       411       440       443       440       261       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         425       444       384       412       268       373
dram[2]:     none         126       126       160    none         178    none         126    none         152       429       479       390       402       411       268
dram[3]:        268       126       124       160    none         197       126       124       126       268       434       492       450       396       261       260
dram[4]:        126       197    none      none      none         160       124    none         176       125       710       389       410       383       294       309
dram[5]:        268       147       126       268       126       268       126       268       125       126       438       447       407       418       305       261
maximum mf latency per bank:
dram[0]:        278       251       252       252         0         0         0       251       268       252       291       306       272       298       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       293       320       290       277       268       268
dram[2]:          0       252       252       252         0       273         0       252         0       277       294       315       277       287       268       268
dram[3]:        268       252       252       251         0       251       252       251       253       268       281       326       278       280       268       268
dram[4]:        252       252         0         0         0       251       252         0       268       251       287       317       285       289       268       268
dram[5]:        268       252       252       268       257       268       252       268       251       253       302       310       281       278       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=15992 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02758
n_activity=1590 dram_eff=0.2818
bk0: 8a 16137i bk1: 2a 16215i bk2: 4a 16202i bk3: 2a 16215i bk4: 0a 16240i bk5: 0a 16243i bk6: 0a 16246i bk7: 2a 16223i bk8: 4a 16193i bk9: 4a 16204i bk10: 42a 16097i bk11: 46a 15998i bk12: 46a 16103i bk13: 44a 16104i bk14: 6a 16214i bk15: 4a 16218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0382981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=16010 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02635
n_activity=1359 dram_eff=0.3149
bk0: 4a 16217i bk1: 0a 16241i bk2: 0a 16241i bk3: 0a 16242i bk4: 2a 16220i bk5: 2a 16216i bk6: 0a 16242i bk7: 6a 16164i bk8: 2a 16222i bk9: 0a 16240i bk10: 42a 16083i bk11: 44a 16029i bk12: 50a 16095i bk13: 46a 16099i bk14: 2a 16222i bk15: 10a 16206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.038606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=15999 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02685
n_activity=1455 dram_eff=0.2997
bk0: 0a 16240i bk1: 2a 16220i bk2: 2a 16220i bk3: 4a 16204i bk4: 0a 16242i bk5: 4a 16190i bk6: 0a 16241i bk7: 2a 16220i bk8: 0a 16242i bk9: 12a 16104i bk10: 40a 16120i bk11: 44a 16034i bk12: 46a 16090i bk13: 46a 15986i bk14: 2a 16218i bk15: 2a 16220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=15992 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02808
n_activity=1555 dram_eff=0.2932
bk0: 2a 16225i bk1: 2a 16218i bk2: 4a 16203i bk3: 4a 16201i bk4: 0a 16238i bk5: 2a 16218i bk6: 2a 16218i bk7: 4a 16204i bk8: 2a 16218i bk9: 2a 16225i bk10: 42a 16088i bk11: 44a 16027i bk12: 46a 16110i bk13: 44a 16054i bk14: 8a 16209i bk15: 10a 16208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.038606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f86aeb6a540 :  mf: uid= 57812, sid07:w32, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (12302), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=15980 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.02943
n_activity=1610 dram_eff=0.2969
bk0: 2a 16215i bk1: 2a 16215i bk2: 0a 16239i bk3: 0a 16240i bk4: 0a 16241i bk5: 4a 16206i bk6: 4a 16206i bk7: 0a 16244i bk8: 4a 16193i bk9: 2a 16220i bk10: 50a 16020i bk11: 48a 15973i bk12: 44a 16124i bk13: 46a 16097i bk14: 16a 16195i bk15: 6a 16214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0293701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16241 n_nop=15992 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02795
n_activity=1466 dram_eff=0.3097
bk0: 2a 16220i bk1: 6a 16183i bk2: 2a 16218i bk3: 2a 16224i bk4: 4a 16183i bk5: 2a 16225i bk6: 2a 16218i bk7: 2a 16227i bk8: 2a 16221i bk9: 2a 16219i bk10: 46a 16090i bk11: 44a 16053i bk12: 44a 16123i bk13: 42a 16105i bk14: 8a 16161i bk15: 8a 16207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0260452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 55, Miss_rate = 0.393, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 51, Miss_rate = 0.447, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 86, Miss = 45, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 109, Miss = 58, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 55, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1334
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4850
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=5896
icnt_total_pkts_simt_to_mem=1520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.67954
	minimum = 6
	maximum = 41
Network latency average = 9.00203
	minimum = 6
	maximum = 33
Slowest packet = 1475
Flit latency average = 7.99468
	minimum = 6
	maximum = 29
Slowest flit = 4163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00907632
	minimum = 0.00464885 (at node 14)
	maximum = 0.0179313 (at node 23)
Accepted packet rate average = 0.00907632
	minimum = 0.00464885 (at node 14)
	maximum = 0.0179313 (at node 23)
Injected flit rate average = 0.0242773
	minimum = 0.00464885 (at node 14)
	maximum = 0.0524655 (at node 23)
Accepted flit rate average= 0.0242773
	minimum = 0.00780342 (at node 19)
	maximum = 0.0474846 (at node 11)
Injected packet length average = 2.6748
Accepted packet length average = 2.6748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0189 (2 samples)
	minimum = 6 (2 samples)
	maximum = 44 (2 samples)
Network latency average = 9.34204 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Flit latency average = 8.1914 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00805202 (2 samples)
	minimum = 0.00495098 (2 samples)
	maximum = 0.0150943 (2 samples)
Accepted packet rate average = 0.00805202 (2 samples)
	minimum = 0.00495098 (2 samples)
	maximum = 0.0150943 (2 samples)
Injected flit rate average = 0.0223619 (2 samples)
	minimum = 0.00495098 (2 samples)
	maximum = 0.053533 (2 samples)
Accepted flit rate average = 0.0223619 (2 samples)
	minimum = 0.00724459 (2 samples)
	maximum = 0.0455507 (2 samples)
Injected packet size average = 2.77717 (2 samples)
Accepted packet size average = 2.77717 (2 samples)
Hops average = 1 (2 samples)
