// Seed: 2313445925
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_10 = 0;
  input wire id_2;
  output wire id_1;
  always force id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_8 = 32'd52
) (
    input wor id_0,
    input tri0 _id_1,
    output tri id_2
    , id_14,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_15,
    output supply0 id_6,
    input supply0 id_7,
    input supply0 _id_8,
    output tri0 id_9,
    input wire id_10,
    output tri id_11,
    output wor id_12
);
  logic [7:0][1 : id_8] id_16;
  wire [id_1 : id_1] id_17;
  wire id_18;
  wire id_19;
  logic id_20;
  ;
  parameter id_21 = 1 ^ -1;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_14
  );
  assign id_15 = -1;
  always @(posedge 1'b0 or negedge id_4 < id_8) begin : LABEL_0
    id_16["" :-1'b0] <= -1;
  end
endmodule
