-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_engine_64 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    b_V : IN STD_LOGIC_VECTOR (63 downto 0);
    w_V : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (6 downto 0) );
end;


architecture behav of compute_engine_64 is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal trunc_ln1355_fu_590_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1355_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln1355_1_fu_814_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1355_1_reg_1484 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln3_reg_1489 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_175_reg_1494 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_176_reg_1500 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_177_reg_1506 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_178_reg_1513 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_179_reg_1521 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_180_reg_1529 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_181_reg_1537 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln209_fu_1290_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln209_reg_1546 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ret_V_5_fu_188_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_fu_202_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_fu_218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_fu_242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_fu_266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_250_fu_274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_fu_282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_255_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_fu_322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_259_fu_346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_260_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_261_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_262_fu_370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_264_fu_386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_265_fu_394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_266_fu_402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_fu_410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_fu_418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_269_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_270_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_271_fu_442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_450_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_V_5_fu_584_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_594_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_145_fu_604_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_146_fu_614_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_147_fu_624_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_148_fu_634_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_149_fu_644_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_150_fu_654_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_151_fu_664_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_152_fu_674_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_fu_684_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_154_fu_694_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_155_fu_704_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_fu_714_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_157_fu_724_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_158_fu_734_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_744_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_159_fu_824_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_160_fu_834_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_161_fu_844_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_162_fu_854_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_163_fu_864_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_164_fu_874_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_165_fu_884_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_166_fu_894_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_167_fu_904_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_168_fu_914_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_169_fu_924_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_170_fu_934_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_171_fu_944_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_172_fu_954_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_173_fu_964_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_4_fu_974_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln1355_1_fu_810_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_2_fu_1040_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln209_1_fu_1044_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln209_2_fu_1108_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_fu_1178_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_174_fu_1190_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal add_ln209_1_fu_1172_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln209_2_fu_1184_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln209_2_fu_1200_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln209_fu_1214_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln209_1_fu_1297_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln209_4_fu_1300_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln209_fu_1294_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_3_fu_1337_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal add_ln209_3_fu_1305_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_fu_1360_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_3_fu_1311_p16 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln5_fu_1375_p11 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln700_3_fu_1394_p11 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln700_fu_1413_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln700_144_fu_1419_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1503_2_fu_1425_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal x_V_4_fu_1445_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln4_fu_1368_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln214_fu_1364_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln214_1_fu_1435_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln214_2_fu_1451_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_2_fu_1467_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_1_fu_1461_p2 : STD_LOGIC_VECTOR (6 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_175_reg_1494 <= add_ln209_fu_1214_p2(59 downto 56);
                tmp_176_reg_1500 <= add_ln209_fu_1214_p2(51 downto 48);
                tmp_177_reg_1506 <= add_ln209_fu_1214_p2(43 downto 40);
                tmp_178_reg_1513 <= add_ln209_fu_1214_p2(35 downto 32);
                tmp_179_reg_1521 <= add_ln209_fu_1214_p2(27 downto 24);
                tmp_180_reg_1529 <= add_ln209_fu_1214_p2(19 downto 16);
                tmp_181_reg_1537 <= add_ln209_fu_1214_p2(11 downto 8);
                trunc_ln1355_1_reg_1484 <= x_V_5_fu_584_p2(3 downto 2);
                trunc_ln1355_reg_1479 <= trunc_ln1355_fu_590_p1;
                trunc_ln209_reg_1546 <= trunc_ln209_fu_1290_p1;
                trunc_ln3_reg_1489 <= add_ln209_1_fu_1172_p2(7 downto 4);
            end if;
        end if;
    end process;
    add_ln209_1_fu_1172_p2 <= std_logic_vector(unsigned(ret_V_4_fu_974_p32) + unsigned(ret_V_3_fu_744_p32));
    add_ln209_2_fu_1184_p2 <= std_logic_vector(unsigned(trunc_ln209_1_fu_1044_p31) + unsigned(trunc_ln209_2_fu_1108_p31));
    add_ln209_3_fu_1305_p2 <= std_logic_vector(unsigned(add_ln209_4_fu_1300_p2) + unsigned(zext_ln209_fu_1294_p1));
    add_ln209_4_fu_1300_p2 <= std_logic_vector(unsigned(zext_ln209_1_fu_1297_p1) + unsigned(trunc_ln3_reg_1489));
    add_ln209_fu_1214_p2 <= std_logic_vector(unsigned(add_ln209_2_fu_1184_p2) + unsigned(zext_ln209_2_fu_1200_p1));
    add_ln214_1_fu_1461_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_1368_p3) + unsigned(zext_ln214_fu_1364_p1));
    add_ln214_2_fu_1467_p2 <= std_logic_vector(unsigned(trunc_ln214_1_fu_1435_p4) + unsigned(trunc_ln214_2_fu_1451_p4));
    add_ln700_144_fu_1419_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_1375_p11) + unsigned(trunc_ln700_3_fu_1394_p11));
    add_ln700_fu_1413_p2 <= std_logic_vector(unsigned(r_V_fu_1360_p1) + unsigned(x_V_3_fu_1311_p16));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= std_logic_vector(unsigned(add_ln214_2_fu_1467_p2) + unsigned(add_ln214_1_fu_1461_p2));
    r_V_3_fu_1337_p14 <= ((((((((((((tmp_175_reg_1494 & ap_const_lv4_0) & tmp_176_reg_1500) & ap_const_lv4_0) & tmp_177_reg_1506) & ap_const_lv4_0) & tmp_178_reg_1513) & ap_const_lv4_0) & tmp_179_reg_1521) & ap_const_lv4_0) & tmp_180_reg_1529) & ap_const_lv4_0) & tmp_181_reg_1537);
    r_V_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_fu_1337_p14),60));
    ret_V_3_fu_744_p32 <= ((((((((((((((((((((((((((((((tmp_s_fu_594_p4 & ap_const_lv2_0) & tmp_145_fu_604_p4) & ap_const_lv2_0) & tmp_146_fu_614_p4) & ap_const_lv2_0) & tmp_147_fu_624_p4) & ap_const_lv2_0) & tmp_148_fu_634_p4) & ap_const_lv2_0) & tmp_149_fu_644_p4) & ap_const_lv2_0) & tmp_150_fu_654_p4) & ap_const_lv2_0) & tmp_151_fu_664_p4) & ap_const_lv2_0) & tmp_152_fu_674_p4) & ap_const_lv2_0) & tmp_153_fu_684_p4) & ap_const_lv2_0) & tmp_154_fu_694_p4) & ap_const_lv2_0) & tmp_155_fu_704_p4) & ap_const_lv2_0) & tmp_156_fu_714_p4) & ap_const_lv2_0) & tmp_157_fu_724_p4) & ap_const_lv2_0) & tmp_158_fu_734_p4) & ap_const_lv2_0) & trunc_ln1355_fu_590_p1);
    ret_V_4_fu_974_p32 <= ((((((((((((((((((((((((((((((tmp_159_fu_824_p4 & ap_const_lv2_0) & tmp_160_fu_834_p4) & ap_const_lv2_0) & tmp_161_fu_844_p4) & ap_const_lv2_0) & tmp_162_fu_854_p4) & ap_const_lv2_0) & tmp_163_fu_864_p4) & ap_const_lv2_0) & tmp_164_fu_874_p4) & ap_const_lv2_0) & tmp_165_fu_884_p4) & ap_const_lv2_0) & tmp_166_fu_894_p4) & ap_const_lv2_0) & tmp_167_fu_904_p4) & ap_const_lv2_0) & tmp_168_fu_914_p4) & ap_const_lv2_0) & tmp_169_fu_924_p4) & ap_const_lv2_0) & tmp_170_fu_934_p4) & ap_const_lv2_0) & tmp_171_fu_944_p4) & ap_const_lv2_0) & tmp_172_fu_954_p4) & ap_const_lv2_0) & tmp_173_fu_964_p4) & ap_const_lv2_0) & trunc_ln1355_1_fu_814_p4);
    ret_V_5_fu_188_p2 <= (w_V xor b_V);
    ret_V_fu_450_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_fu_194_p3 & ap_const_lv1_0) & tmp_241_fu_202_p3) & ap_const_lv1_0) & tmp_242_fu_210_p3) & ap_const_lv1_0) & tmp_243_fu_218_p3) & ap_const_lv1_0) & tmp_244_fu_226_p3) & ap_const_lv1_0) & tmp_245_fu_234_p3) & ap_const_lv1_0) & tmp_246_fu_242_p3) & ap_const_lv1_0) & tmp_247_fu_250_p3) & ap_const_lv1_0) & tmp_248_fu_258_p3) & ap_const_lv1_0) & tmp_249_fu_266_p3) & ap_const_lv1_0) & tmp_250_fu_274_p3) & ap_const_lv1_0) & tmp_251_fu_282_p3) & ap_const_lv1_0) & tmp_252_fu_290_p3) & ap_const_lv1_0) & tmp_253_fu_298_p3) & ap_const_lv1_0) & tmp_254_fu_306_p3) & ap_const_lv1_0) & tmp_255_fu_314_p3) & ap_const_lv1_0) & tmp_256_fu_322_p3) & ap_const_lv1_0) & tmp_257_fu_330_p3) & ap_const_lv1_0) & tmp_258_fu_338_p3) & ap_const_lv1_0) & tmp_259_fu_346_p3) & ap_const_lv1_0) & tmp_260_fu_354_p3) & ap_const_lv1_0) & tmp_261_fu_362_p3) & ap_const_lv1_0) & tmp_262_fu_370_p3) & ap_const_lv1_0) & tmp_263_fu_378_p3) & ap_const_lv1_0) & tmp_264_fu_386_p3) & ap_const_lv1_0) & tmp_265_fu_394_p3) & ap_const_lv1_0) & tmp_266_fu_402_p3) & ap_const_lv1_0) & tmp_267_fu_410_p3) & ap_const_lv1_0) & tmp_268_fu_418_p3) & ap_const_lv1_0) & tmp_269_fu_426_p3) & ap_const_lv1_0) & tmp_270_fu_434_p3) & ap_const_lv1_0) & tmp_271_fu_442_p3);
    tmp_145_fu_604_p4 <= x_V_5_fu_584_p2(57 downto 56);
    tmp_146_fu_614_p4 <= x_V_5_fu_584_p2(53 downto 52);
    tmp_147_fu_624_p4 <= x_V_5_fu_584_p2(49 downto 48);
    tmp_148_fu_634_p4 <= x_V_5_fu_584_p2(45 downto 44);
    tmp_149_fu_644_p4 <= x_V_5_fu_584_p2(41 downto 40);
    tmp_150_fu_654_p4 <= x_V_5_fu_584_p2(37 downto 36);
    tmp_151_fu_664_p4 <= x_V_5_fu_584_p2(33 downto 32);
    tmp_152_fu_674_p4 <= x_V_5_fu_584_p2(29 downto 28);
    tmp_153_fu_684_p4 <= x_V_5_fu_584_p2(25 downto 24);
    tmp_154_fu_694_p4 <= x_V_5_fu_584_p2(21 downto 20);
    tmp_155_fu_704_p4 <= x_V_5_fu_584_p2(17 downto 16);
    tmp_156_fu_714_p4 <= x_V_5_fu_584_p2(13 downto 12);
    tmp_157_fu_724_p4 <= x_V_5_fu_584_p2(9 downto 8);
    tmp_158_fu_734_p4 <= x_V_5_fu_584_p2(5 downto 4);
    tmp_159_fu_824_p4 <= x_V_5_fu_584_p2(63 downto 62);
    tmp_160_fu_834_p4 <= x_V_5_fu_584_p2(59 downto 58);
    tmp_161_fu_844_p4 <= x_V_5_fu_584_p2(55 downto 54);
    tmp_162_fu_854_p4 <= x_V_5_fu_584_p2(51 downto 50);
    tmp_163_fu_864_p4 <= x_V_5_fu_584_p2(47 downto 46);
    tmp_164_fu_874_p4 <= x_V_5_fu_584_p2(43 downto 42);
    tmp_165_fu_884_p4 <= x_V_5_fu_584_p2(39 downto 38);
    tmp_166_fu_894_p4 <= x_V_5_fu_584_p2(35 downto 34);
    tmp_167_fu_904_p4 <= x_V_5_fu_584_p2(31 downto 30);
    tmp_168_fu_914_p4 <= x_V_5_fu_584_p2(27 downto 26);
    tmp_169_fu_924_p4 <= x_V_5_fu_584_p2(23 downto 22);
    tmp_170_fu_934_p4 <= x_V_5_fu_584_p2(19 downto 18);
    tmp_171_fu_944_p4 <= x_V_5_fu_584_p2(15 downto 14);
    tmp_172_fu_954_p4 <= x_V_5_fu_584_p2(11 downto 10);
    tmp_173_fu_964_p4 <= x_V_5_fu_584_p2(7 downto 6);
    tmp_174_fu_1190_p4 <= x_V_fu_1178_p2(62 downto 4);
    tmp_241_fu_202_p3 <= ret_V_5_fu_188_p2(61 downto 61);
    tmp_242_fu_210_p3 <= ret_V_5_fu_188_p2(59 downto 59);
    tmp_243_fu_218_p3 <= ret_V_5_fu_188_p2(57 downto 57);
    tmp_244_fu_226_p3 <= ret_V_5_fu_188_p2(55 downto 55);
    tmp_245_fu_234_p3 <= ret_V_5_fu_188_p2(53 downto 53);
    tmp_246_fu_242_p3 <= ret_V_5_fu_188_p2(51 downto 51);
    tmp_247_fu_250_p3 <= ret_V_5_fu_188_p2(49 downto 49);
    tmp_248_fu_258_p3 <= ret_V_5_fu_188_p2(47 downto 47);
    tmp_249_fu_266_p3 <= ret_V_5_fu_188_p2(45 downto 45);
    tmp_250_fu_274_p3 <= ret_V_5_fu_188_p2(43 downto 43);
    tmp_251_fu_282_p3 <= ret_V_5_fu_188_p2(41 downto 41);
    tmp_252_fu_290_p3 <= ret_V_5_fu_188_p2(39 downto 39);
    tmp_253_fu_298_p3 <= ret_V_5_fu_188_p2(37 downto 37);
    tmp_254_fu_306_p3 <= ret_V_5_fu_188_p2(35 downto 35);
    tmp_255_fu_314_p3 <= ret_V_5_fu_188_p2(33 downto 33);
    tmp_256_fu_322_p3 <= ret_V_5_fu_188_p2(31 downto 31);
    tmp_257_fu_330_p3 <= ret_V_5_fu_188_p2(29 downto 29);
    tmp_258_fu_338_p3 <= ret_V_5_fu_188_p2(27 downto 27);
    tmp_259_fu_346_p3 <= ret_V_5_fu_188_p2(25 downto 25);
    tmp_260_fu_354_p3 <= ret_V_5_fu_188_p2(23 downto 23);
    tmp_261_fu_362_p3 <= ret_V_5_fu_188_p2(21 downto 21);
    tmp_262_fu_370_p3 <= ret_V_5_fu_188_p2(19 downto 19);
    tmp_263_fu_378_p3 <= ret_V_5_fu_188_p2(17 downto 17);
    tmp_264_fu_386_p3 <= ret_V_5_fu_188_p2(15 downto 15);
    tmp_265_fu_394_p3 <= ret_V_5_fu_188_p2(13 downto 13);
    tmp_266_fu_402_p3 <= ret_V_5_fu_188_p2(11 downto 11);
    tmp_267_fu_410_p3 <= ret_V_5_fu_188_p2(9 downto 9);
    tmp_268_fu_418_p3 <= ret_V_5_fu_188_p2(7 downto 7);
    tmp_269_fu_426_p3 <= ret_V_5_fu_188_p2(5 downto 5);
    tmp_270_fu_434_p3 <= ret_V_5_fu_188_p2(3 downto 3);
    tmp_271_fu_442_p3 <= ret_V_5_fu_188_p2(1 downto 1);
    tmp_fu_194_p3 <= ret_V_5_fu_188_p2(63 downto 63);
    tmp_s_fu_594_p4 <= x_V_5_fu_584_p2(61 downto 60);
    trunc_ln1355_1_fu_814_p4 <= x_V_5_fu_584_p2(3 downto 2);
    trunc_ln1355_fu_590_p1 <= x_V_5_fu_584_p2(2 - 1 downto 0);
    trunc_ln1503_2_fu_1425_p4 <= add_ln700_fu_1413_p2(55 downto 16);
    trunc_ln209_1_fu_1044_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_160_fu_834_p4) & ap_const_lv2_0) & tmp_161_fu_844_p4) & ap_const_lv2_0) & tmp_162_fu_854_p4) & ap_const_lv2_0) & tmp_163_fu_864_p4) & ap_const_lv2_0) & tmp_164_fu_874_p4) & ap_const_lv2_0) & tmp_165_fu_884_p4) & ap_const_lv2_0) & tmp_166_fu_894_p4) & ap_const_lv2_0) & tmp_167_fu_904_p4) & ap_const_lv2_0) & tmp_168_fu_914_p4) & ap_const_lv2_0) & tmp_169_fu_924_p4) & ap_const_lv2_0) & tmp_170_fu_934_p4) & ap_const_lv2_0) & tmp_171_fu_944_p4) & ap_const_lv2_0) & tmp_172_fu_954_p4) & ap_const_lv2_0) & tmp_173_fu_964_p4) & ap_const_lv2_0) & trunc_ln1355_1_fu_814_p4);
    trunc_ln209_2_fu_1108_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_145_fu_604_p4) & ap_const_lv2_0) & tmp_146_fu_614_p4) & ap_const_lv2_0) & tmp_147_fu_624_p4) & ap_const_lv2_0) & tmp_148_fu_634_p4) & ap_const_lv2_0) & tmp_149_fu_644_p4) & ap_const_lv2_0) & tmp_150_fu_654_p4) & ap_const_lv2_0) & tmp_151_fu_664_p4) & ap_const_lv2_0) & tmp_152_fu_674_p4) & ap_const_lv2_0) & tmp_153_fu_684_p4) & ap_const_lv2_0) & tmp_154_fu_694_p4) & ap_const_lv2_0) & tmp_155_fu_704_p4) & ap_const_lv2_0) & tmp_156_fu_714_p4) & ap_const_lv2_0) & tmp_157_fu_724_p4) & ap_const_lv2_0) & tmp_158_fu_734_p4) & ap_const_lv2_0) & trunc_ln1355_fu_590_p1);
    trunc_ln209_fu_1290_p1 <= add_ln209_fu_1214_p2(4 - 1 downto 0);
    trunc_ln214_1_fu_1435_p4 <= add_ln700_fu_1413_p2(22 downto 16);
    trunc_ln214_2_fu_1451_p4 <= x_V_4_fu_1445_p2(38 downto 32);
    trunc_ln4_fu_1368_p3 <= (ap_const_lv3_0 & tmp_181_reg_1537);
    trunc_ln5_fu_1375_p11 <= (((((((((ap_const_lv4_0 & tmp_177_reg_1506) & ap_const_lv4_0) & tmp_178_reg_1513) & ap_const_lv4_0) & tmp_179_reg_1521) & ap_const_lv4_0) & tmp_180_reg_1529) & ap_const_lv4_0) & tmp_181_reg_1537);
    trunc_ln700_3_fu_1394_p11 <= (((((((((ap_const_lv4_0 & tmp_178_reg_1513) & ap_const_lv4_0) & tmp_179_reg_1521) & ap_const_lv4_0) & tmp_180_reg_1529) & ap_const_lv4_0) & tmp_181_reg_1537) & ap_const_lv4_0) & trunc_ln209_reg_1546);
    x_V_3_fu_1311_p16 <= ((((((((((((((tmp_175_reg_1494 & ap_const_lv4_0) & tmp_176_reg_1500) & ap_const_lv4_0) & tmp_177_reg_1506) & ap_const_lv4_0) & tmp_178_reg_1513) & ap_const_lv4_0) & tmp_179_reg_1521) & ap_const_lv4_0) & tmp_180_reg_1529) & ap_const_lv4_0) & tmp_181_reg_1537) & ap_const_lv4_0) & trunc_ln209_reg_1546);
    x_V_4_fu_1445_p2 <= std_logic_vector(unsigned(add_ln700_144_fu_1419_p2) + unsigned(trunc_ln1503_2_fu_1425_p4));
    x_V_5_fu_584_p2 <= std_logic_vector(unsigned(ret_V_5_fu_188_p2) - unsigned(zext_ln1355_fu_580_p1));
    x_V_fu_1178_p2 <= std_logic_vector(unsigned(zext_ln1355_1_fu_810_p1) + unsigned(zext_ln1355_2_fu_1040_p1));
    zext_ln1355_1_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_744_p32),63));
    zext_ln1355_2_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_4_fu_974_p32),63));
    zext_ln1355_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_450_p64),64));
    zext_ln209_1_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1355_reg_1479),4));
    zext_ln209_2_fu_1200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_174_fu_1190_p4),60));
    zext_ln209_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1355_1_reg_1484),4));
    zext_ln214_fu_1364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln209_3_fu_1305_p2),7));
end behav;
