

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   134671|  1441295|  0.686 ms|  7.338 ms|  134672|  1441296|       no|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 15 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%check_loc = alloca i64 1"   --->   Operation 17 'alloca' 'check_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 18 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_2_loc = alloca i64 1"   --->   Operation 19 'alloca' 's_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%array = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 20 'alloca' 'array' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 21 'alloca' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gold = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 22 'alloca' 'gold' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_24_1, i32 %array, i32 %result, i32 %gold"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 0, i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 24 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln31 = store i17 0, i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 25 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:22]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_24_1, i32 %array, i32 %result, i32 %gold"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br void %loop_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ii_2 = load i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 30 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i17 %ii_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 32 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 33 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln33 = icmp_eq  i9 %i, i9 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %i, i9 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 35 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop_1.split, void %loop_1.i.preheader" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 36 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 38 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%s = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 39 'load' 's' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 41 'mul' 'mul_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln39 = add i17 %ii_2, i17 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:39]   --->   Operation 42 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 %add_ln33, i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ii_1 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 44 'alloca' 'ii_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 45 'alloca' 'i_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 0, i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 46 'store' 'store_ln12' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln10 = store i17 0, i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 47 'store' 'store_ln10' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1.i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 48 'br' 'br_ln12' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%s = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 49 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 50 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln31 = store i17 %add_ln39, i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 52 [2/2] (3.50ns)   --->   "%call_ln34 = call void @main_Pipeline_loop_1, i32 %s, i8 %trunc_ln33_1, i16 %trunc_ln33, i32 %array, i32 %s_2_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 52 'call' 'call_ln34' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 53 'mul' 'mul_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 54 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln34 = call void @main_Pipeline_loop_1, i32 %s, i8 %trunc_ln33_1, i16 %trunc_ln33, i32 %array, i32 %s_2_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 55 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 56 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 58 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%s_2_loc_load = load i32 %s_2_loc"   --->   Operation 59 'load' 's_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i16 %add_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 60 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%gold_addr_1 = getelementptr i32 %gold, i64 0, i64 %zext_ln38_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 61 'getelementptr' 'gold_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %s_2_loc_load, i16 %gold_addr_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 62 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln33 = br void %loop_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 63 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.41>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%ii_3 = load i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 64 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 65 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i17 %ii_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 66 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 67 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.82ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_3, i9 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln12 = add i9 %i_3, i9 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 69 'add' 'add_ln12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %loop_1.i.split, void %for.inc44.preheader" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 70 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 71 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln12" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 72 'getelementptr' 'result_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (3.25ns)   --->   "%s_4 = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 73 'load' 's_4' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 74 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 75 'mul' 'mul_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (2.10ns)   --->   "%add_ln18 = add i17 %ii_3, i17 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:18->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 76 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %add_ln12, i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 77 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_8 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_46_2, i32 %result, i32 %gold, i17 %check_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 79 [1/2] (3.25ns)   --->   "%s_4 = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 79 'load' 's_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 80 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln10 = store i17 %add_ln18, i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 81 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.50>
ST_10 : Operation 82 [2/2] (3.50ns)   --->   "%call_ln13 = call void @main_Pipeline_loop_11, i32 %s_4, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %array, i32 %s_4_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 82 'call' 'call_ln13' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 83 'mul' 'mul_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 84 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 6> <Delay = 2.10>
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln13 = call void @main_Pipeline_loop_11, i32 %s_4, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %array, i32 %s_4_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 85 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 86 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 88 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i32 %s_4_loc"   --->   Operation 89 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %add_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 90 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 %zext_ln17_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 91 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln17 = store i32 %s_4_loc_load, i16 %result_addr_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 92 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1.i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 93 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_46_2, i32 %result, i32 %gold, i17 %check_loc"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 2.88>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%check_loc_load = load i17 %check_loc"   --->   Operation 95 'load' 'check_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (2.10ns)   --->   "%icmp_ln49 = icmp_eq  i17 %check_loc_load, i17 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49]   --->   Operation 96 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.78ns)   --->   "%select_ln49 = select i1 %icmp_ln49, i17 0, i17 %check_loc_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49]   --->   Operation 97 'select' 'select_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i17 %select_ln49" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:53]   --->   Operation 98 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln53 = ret i32 %zext_ln53" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:53]   --->   Operation 99 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33) [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln33', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33) of constant 0 on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33 [12]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.411ns
The critical path consists of the following:
	'load' operation 9 bit ('i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33) on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33) [20]  (1.823 ns)
	'store' operation 0 bit ('store_ln12', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) of constant 0 on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43 [44]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34) on array 'gold', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23 [28]  (3.254 ns)

 <State 5>: 3.503ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln34', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34) to 'main_Pipeline_loop_1' [29]  (3.503 ns)

 <State 6>: 2.100ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[33] ('add_ln38', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38) [33]  (2.100 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_loc_load') on local variable 's_2_loc' [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln38', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38) of variable 's_2_loc_load' on array 'gold', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23 [36]  (3.254 ns)

 <State 8>: 3.411ns
The critical path consists of the following:
	'load' operation 9 bit ('i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43 [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) [52]  (1.823 ns)
	'store' operation 0 bit ('store_ln12', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) of variable 'add_ln12', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43 on local variable 'i', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43 [70]  (1.588 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) on array 'r', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23 [60]  (3.254 ns)

 <State 10>: 3.503ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln13', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) to 'main_Pipeline_loop_11' [61]  (3.503 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[65] ('add_ln17', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) [65]  (2.100 ns)

 <State 12>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_loc_load') on local variable 's_4_loc' [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln17', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43) of variable 's_4_loc_load' on array 'r', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23 [68]  (3.254 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.887ns
The critical path consists of the following:
	'load' operation 17 bit ('check_loc_load') on local variable 'check_loc' [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln49', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49) [76]  (2.107 ns)
	'select' operation 17 bit ('select_ln49', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49) [77]  (0.781 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
