# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250326_DHT11.srcs/sources_1/new/Top_DHT11.v" \
"../../../../250326_DHT11.srcs/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v" \
<<<<<<< HEAD
"../../../../250326_DHT11.srcs/sources_1/new/fnd_ctrl.v" \
=======
"../../../../250326_DHT11.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v" \
>>>>>>> 2654ea6fb5fde984a5fccdd9b31d0c543b7a99fb
"../../../../250326_DHT11.srcs/sim_1/new/tb_dht.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
