module RAM (
    i_clk: input clock,
    i_write_enable: input logic,
    i_address: input logic<16>,
    i_write_data: input logic<16>,
    o_read_data: output logic<16>,
) {
    var mem: logic<16> [65536];

    initial {
        $readmemh("/Users/nathan/Documents/code/Rust/cpu16/design/src/progs/div.hex", mem, 32768);
    }

    always_ff (i_clk) {
        if i_write_enable {
            mem[i_address] = i_write_data;
        } else {
            o_read_data = mem[i_address];
        }
    }
}
