#ifndef _CS47L63_REG_CONF_H_
#define _CS47L63_REG_CONF_H_

#include "cs47l63_spec.h"

/* Magic value to signal a sleep instead of register address.
 * This can be used e.g. after resets where time is needed before
 * a device is ready.
 * Note that this is a busy wait, and should only be used sparingly where fast
 * execution is not critical.
 *
 * 0001 is used as the reg addr. In case of a fault, this reg is read only.
 */
#define SPI_BUSY_WAIT	      0x0001
#define SPI_BUSY_WAIT_US_1000 1000
#define SPI_BUSY_WAIT_US_3000 3000

#define MAX_VOLUME_REG_VAL 0x80
#define MAX_VOLUME_DB	   64
#define OUT_VOLUME_DEFAULT 0x62
#define VOLUME_UPDATE_BIT  (1 << 9)

#define CS47L63_SOFT_RESET_VAL 0x5A000000

/* clang-format off */
const uint32_t clock_configuration[][2] = {
	{ CS47L63_SAMPLE_RATE3, 0x0012 },
	{ CS47L63_SAMPLE_RATE2, 0x0002 },
	{ CS47L63_SAMPLE_RATE1, 0x0003 },
	{ CS47L63_SYSTEM_CLOCK1, 0x034C },
	{ CS47L63_ASYNC_CLOCK1, 0x034C },
	{ CS47L63_FLL1_CONTROL2, 0x88200008 },
	{ CS47L63_FLL1_CONTROL3, 0x10000 },
	{ CS47L63_FLL1_GPIO_CLOCK, 0x0005 },
	{ CS47L63_FLL1_CONTROL1, 0x0001 },
};
/* clang-format on */

const uint32_t GPIO_configuration[][2] = {
	{CS47L63_GPIO6_CTRL1, 0x61000001},
	{CS47L63_GPIO7_CTRL1, 0x61000001},
	{CS47L63_GPIO8_CTRL1, 0x61000001},

	/* Enable CODEC LED */
	{CS47L63_GPIO10_CTRL1, 0x41008001},
};

const uint32_t pdm_mic_enable_configure[][2] = {
	/* Set MICBIASes */
	{CS47L63_LDO2_CTRL1, 0x0005},
	{CS47L63_MICBIAS_CTRL1, 0x00EC},
	{CS47L63_MICBIAS_CTRL5, 0x0272},

	/* Enable IN1L */
	{CS47L63_INPUT_CONTROL, 0x000F},

	/* Enable PDM mic as digital input */
	{CS47L63_INPUT1_CONTROL1, 0x50021},

	/* Un-mute and set gain to -16dB (0x60 = 0dB - 32 steps * 0.5dB/step)
	 * Reduced from 0dB (0x80) to limit acoustic feedback from speaker. */
	{CS47L63_IN1L_CONTROL2, 0x800060},
	{CS47L63_IN1R_CONTROL2, 0x800060},

	{CS47L63_INPUT_CONTROL3, 0x20000000},

	/* Route PDM microphone channels to ASP1 TX slots (matches nrf5340_audio) */
	{CS47L63_ASP1TX1_INPUT1, 0x800010},
	{CS47L63_ASP1TX2_INPUT1, 0x800011},
};

const uint32_t line_in_enable[][2] = {
	/* Select LINE-IN as analog input */
	{CS47L63_INPUT2_CONTROL1, 0x50020},

	/* Set IN2L and IN2R to single-ended */
	{CS47L63_IN2L_CONTROL1, 0x10000000},
	{CS47L63_IN2R_CONTROL1, 0x10000000},

	/* Un-mute and set gain to 0dB */
	{CS47L63_IN2L_CONTROL2, 0x800080},
	{CS47L63_IN2R_CONTROL2, 0x800080},

	/* Enable IN2L and IN2R */
	{CS47L63_INPUT_CONTROL, 0x000F},

	{CS47L63_INPUT_CONTROL3, 0x20000000},

	/* Route IN2L and IN2R to I2S */
	{CS47L63_ASP1TX1_INPUT1, 0x800012},
	{CS47L63_ASP1TX2_INPUT1, 0x800013},
};

const uint32_t output_enable[][2] = {
	{CS47L63_OUTPUT_ENABLE_1, 0x0002},
	{CS47L63_OUT1L_INPUT1, 0x800020},
	{CS47L63_OUT1L_INPUT2, 0x800021},
};

const uint32_t output_disable[][2] = {
	{CS47L63_OUTPUT_ENABLE_1, 0x00},
};

const uint32_t asp1_enable[][2] = {
	/* Enable ASP1 GPIOs */
	{CS47L63_GPIO1_CTRL1, 0x61000000},
	{CS47L63_GPIO2_CTRL1, 0xE1000000},
	{CS47L63_GPIO3_CTRL1, 0xE1000000},
	{CS47L63_GPIO4_CTRL1, 0xE1000000},
	{CS47L63_GPIO5_CTRL1, 0x61000001},

	/* Fixed to 16 kHz for mic bring-up. */
	{CS47L63_SAMPLE_RATE1, 0x000000012},
	/* Disable unused sample rates */
	{CS47L63_SAMPLE_RATE2, 0},
	{CS47L63_SAMPLE_RATE3, 0},
	{CS47L63_SAMPLE_RATE4, 0},

	/* Set ASP1 in slave mode and 16 bit per channel */
	{CS47L63_ASP1_CONTROL2, 0x10100200},
	{CS47L63_ASP1_CONTROL3, 0x0000},
	{CS47L63_ASP1_DATA_CONTROL1, 0x0020},
	{CS47L63_ASP1_DATA_CONTROL5, 0x0020},
	{CS47L63_ASP1_ENABLES1, 0x30003},
};

const uint32_t FLL_toggle[][2] = {
	{CS47L63_FLL1_CONTROL1, 0x0000},
	{SPI_BUSY_WAIT, SPI_BUSY_WAIT_US_1000},
	{CS47L63_FLL1_CONTROL1, 0x0001},
};

const uint32_t soft_reset[][2] = {
	{CS47L63_SFT_RESET, CS47L63_SOFT_RESET_VAL},
	{SPI_BUSY_WAIT, SPI_BUSY_WAIT_US_3000},
};

#endif /* _CS47L63_REG_CONF_H_ */
