chipselect	,	V_81
chip_select	,	V_82
SIRFSOC_SPI_RXFIFO_THD_REACH	,	V_20
SIRFSOC_SPI_FIFO_THD	,	F_27
len	,	V_36
dev	,	V_58
"sirf,spi-dma-rx-channel"	,	L_5
DMA_MEM_TO_DEV	,	V_69
"Speed %d not supported\n"	,	L_2
DMA_FROM_DEVICE	,	V_59
SIRFSOC_SPI_FIFO_START	,	V_53
"can't get cs gpio from DT\n"	,	L_11
SIRFSOC_SPI_RX_DMA_IO_LEN	,	V_47
wait_for_completion_timeout	,	F_20
gpio_request	,	F_38
SIRFSOC_SPI_TRAN_MSB	,	V_109
SPI_CS_HIGH	,	V_86
free_master	,	V_139
SIRFSOC_SPI_RX_DMA_FLUSH	,	V_119
spi_bitbang_stop	,	F_64
SIRFSOC_SPI_TX_DMA_IO_LEN	,	V_46
SIRFSOC_SPI_TRAN_DAT_FORMAT_8	,	V_100
SIRFSOC_SPI_FRM_END_INT_EN	,	V_74
of_node	,	V_134
GFP_KERNEL	,	V_159
SPI_CPOL	,	V_110
device	,	V_162
spi_master_get_devdata	,	F_13
dmaengine_prep_slave_single	,	F_17
SIRFSOC_SPI_TXFIFO_OP	,	V_52
regval	,	V_83
rx	,	V_4
SIRFSOC_SPI_RXFIFO_STATUS	,	V_21
SIRFSOC_SPI_TXFIFO_STATUS	,	V_25
of_property_read_u32	,	F_34
BUG	,	F_28
spi_sirfsoc_transfer	,	F_12
"sirf,spi-num-chipselects"	,	L_3
num_chipselect	,	V_137
setup_transfer	,	V_144
"Unable to allocate SPI master\n"	,	L_9
"sirf,spi-dma-tx-channel"	,	L_7
rx_desc	,	V_55
completion	,	V_29
devm_ioremap_resource	,	F_41
u8	,	T_2
"Unable to get tx dma channel\n"	,	L_8
DMA_INTERLEAVE	,	V_151
irq	,	V_11
i	,	V_132
spi_device	,	V_31
sspi	,	V_2
spi_sirfsoc_setup_transfer	,	F_26
SIRFSOC_SPI_FIFO_SC	,	F_29
SIRFSOC_SPI_FIFO_SIZE	,	V_95
t	,	V_34
spi_stat	,	V_13
dma_release_channel	,	F_60
SIRFSOC_SPI_CS_IDLE_STAT	,	V_107
platform_device	,	V_122
tx_buf	,	V_38
SIRFSOC_SPI_MUL_DAT_MODE	,	V_49
tx	,	V_8
spi_sirfsoc_chipselect	,	F_24
DRIVER_NAME	,	V_140
reinit_completion	,	F_14
word_width	,	V_41
cs_gpio	,	V_128
SIRFSOC_SPI_INT_MASK_ALL	,	V_43
max_speed_hz	,	V_97
dmaengine_submit	,	F_18
SIRFSOC_SPI_TRAN_DAT_FORMAT_32	,	V_105
free_clk	,	V_160
SIRFSOC_SPI_TX_DMA_IO_CTRL	,	V_118
platform_get_irq	,	F_44
ret	,	V_133
fifo_size	,	V_94
"Unable to get chip select number\n"	,	L_4
tx_chan	,	V_68
SIRFSOC_SPI_TXFIFO_THD_REACH	,	V_24
clk_get_rate	,	F_52
dma_async_tx_descriptor	,	V_54
spi_sirfsoc_tx_word_u8	,	F_3
dst_start	,	V_57
callback_param	,	V_65
platform_get_resource	,	F_40
dummypage	,	V_39
"can not allocate tx dma channel\n"	,	L_14
txfifo_ctrl	,	V_92
"fail to request cs gpios\n"	,	L_12
sirfsoc_dma_filter_id	,	V_153
dma_map_single	,	F_16
SIRFSOC_SPI_RXFIFO_OP	,	V_51
SIRFSOC_SPI_FRM_END	,	V_19
timeout	,	V_35
SPI_BPW_MASK	,	F_46
dev_err	,	F_21
"cs-gpios"	,	L_10
SIRFSOC_SPI_RXFIFO_THD_INT_EN	,	V_72
kmalloc	,	F_54
SIRFSOC_SPI_TRAN_DAT_FORMAT_12	,	V_102
spi_sirfsoc_tx_word_u16	,	F_6
tx_done	,	V_42
SIRFSOC_SPI_TRAN_DAT_FORMAT_16	,	V_103
SIRFSOC_SPI_FIFO_RESET	,	V_50
dma_complete	,	V_30
SIRFSOC_SPI_TX_RX_EN	,	V_79
"transfer timeout\n"	,	L_1
clk_disable_unprepare	,	F_58
txrx_bufs	,	V_145
speed_hz	,	V_96
src_start	,	V_66
SIRFSOC_SPI_RXFIFO_DATA	,	V_6
SIRFSOC_SPI_TXFIFO_LEVEL_CHK	,	V_114
SIRFSOC_SPI_TXFIFO_CTRL	,	V_116
setup	,	V_146
SIRFSOC_SPI_TX_UFLOW	,	V_16
spi_sirfsoc_probe	,	F_33
clk_disable	,	F_67
base	,	V_5
ENOMEM	,	V_136
spi_sirfsoc_rx_word_u16	,	F_5
dev_get_drvdata	,	F_66
SIRFSOC_SPI_FIFO_FULL	,	V_26
dev_info	,	F_56
rxfifo_ctrl	,	V_93
bus_num	,	V_147
spi_master_put	,	F_61
spi_sirfsoc_tx_word_u32	,	F_8
"Unable to get rx dma channel\n"	,	L_6
spi_sirfsoc_dma_fini_callback	,	F_11
hz	,	V_91
spi_master	,	V_124
SIRFSOC_SPI_RX_DMA_IO_CTRL	,	V_120
clk_put	,	F_59
SPI_CPHA	,	V_112
spi_sirfsoc_rx_word_u8	,	F_1
id	,	V_148
DMA_TO_DEVICE	,	V_67
rx_chan	,	V_60
left_tx_word	,	V_10
SIRFSOC_SPI_FIFO_WIDTH_DWORD	,	V_106
clk	,	V_155
free_tx_dma	,	V_156
bitbang	,	V_143
clk_enable	,	F_69
sirfsoc_spi	,	V_1
IRQ_HANDLED	,	V_28
SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN	,	V_76
dma_unmap_single	,	F_23
dma_request_channel	,	F_49
"can not allocate rx dma channel\n"	,	L_13
SIRFSOC_SPI_TX_EN	,	V_78
PAGE_SIZE	,	V_158
spi_bitbang_start	,	F_55
SIRFSOC_SPI_CS_IO_OUT	,	V_87
ENODEV	,	V_138
SIRFSOC_SPI_DRV_POS_EDGE	,	V_113
SIRFSOC_SPI_CTRL	,	V_44
kfree	,	F_57
init_completion	,	F_53
SIRFSOC_SPI_FIFO_WIDTH_WORD	,	V_104
spi_sirfsoc_resume	,	F_68
SIRFSOC_SPI_FIFO_LC	,	F_30
mode_bits	,	V_149
"registerred, bus number = %d\n"	,	L_15
bits_per_word	,	V_90
BITBANG_CS_INACTIVE	,	V_88
dma_filter_fn	,	V_152
u16	,	T_3
BITBANG_CS_ACTIVE	,	V_84
SIRFSOC_SPI_IO_MODE_SEL	,	V_121
SIRFSOC_SPI_DAT_FRM_LEN_MAX	,	V_48
clk_prepare_enable	,	F_51
err_cs	,	V_135
gpio_direction_output	,	F_25
SIRFSOC_SPI_TXFIFO_THD_INT_EN	,	V_73
rx_dma_ch	,	V_129
rx_done	,	V_17
tx_word	,	V_27
EINVAL	,	V_99
DMA_DEV_TO_MEM	,	V_61
ctrl_freq	,	V_98
dma_cap_mask	,	V_131
complete	,	F_10
SIRFSOC_SPI_RX_OFLOW_INT_EN	,	V_70
IS_DMA_VALID	,	F_15
data	,	V_3
SIRFSOC_SPI_INT_EN	,	V_18
mode	,	V_85
pdev	,	V_123
num_cs	,	V_127
gpio_free	,	F_39
left_rx_word	,	V_7
spi_sirfsoc_remove	,	F_62
u32	,	T_1
spi_sirfsoc_irq	,	F_9
SIRFSOC_SPI_TX_UFLOW_INT_EN	,	V_71
SIRFSOC_SPI_CLK_IDLE_STAT	,	V_111
dma_async_issue_pending	,	F_19
resource	,	V_125
spi_transfer	,	V_33
SIRFSOC_SPI_RXFIFO_FULL_INT_EN	,	V_75
rx_buf	,	V_40
spi	,	V_32
PTR_ERR	,	F_43
spi_sirfsoc_suspend	,	F_65
SIRFSOC_SPI_FIFO_EMPTY	,	V_22
SIRFSOC_SPI_FIFO_WIDTH_BYTE	,	V_101
SIRFSOC_SPI_ENA_AUTO_CLR	,	V_45
SIRFSOC_SPI_RXFIFO_CTRL	,	V_117
of_get_named_gpio	,	F_37
SIRFSOC_SPI_TXFIFO_DATA	,	V_9
DMA_PREP_INTERRUPT	,	V_62
mem_res	,	V_126
dma_cap_zero	,	F_47
platform_set_drvdata	,	F_36
SIRFSOC_SPI_INT_STATUS	,	V_14
platform_get_drvdata	,	F_63
SPI_LSB_FIRST	,	V_108
ENXIO	,	V_142
spi_sirfsoc_rx_word_u32	,	F_7
SIRFSOC_SPI_RX_OFLOW	,	V_15
SIRFSOC_SPI_RXFIFO_LEVEL_CHK	,	V_115
dma_cap_set	,	F_48
SIRFSOC_SPI_RX_EN	,	V_77
SIRFSOC_SPI_FIFO_HC	,	F_31
free_rx_dma	,	V_154
DMA_CTRL_ACK	,	V_63
IORESOURCE_MEM	,	V_141
rx_word	,	V_23
value	,	V_80
clk_get	,	F_50
spi_sirfsoc_setup	,	F_32
readl	,	F_2
writel	,	F_4
irqreturn_t	,	T_4
SIRFSOC_SPI_DUMMY_DELAY_CTL	,	V_157
tx_desc	,	V_56
bits_per_word_mask	,	V_150
dev_id	,	V_12
master	,	V_37
dmaengine_terminate_all	,	F_22
tx_dma_ch	,	V_130
free_dummypage	,	V_161
callback	,	V_64
dma_cap_mask_t	,	T_5
gpio	,	V_89
spi_alloc_master	,	F_35
IS_ERR	,	F_42
devm_request_irq	,	F_45
