#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  7 21:51:57 2019
# Process ID: 13320
# Current directory: C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1
# Command line: vivado.exe -log finalFSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finalFSM.tcl
# Log file: C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1/finalFSM.vds
# Journal file: C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source finalFSM.tcl -notrace
Command: synth_design -top finalFSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.430 ; gain = 99.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finalFSM' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/connector.sv:35]
INFO: [Synth 8-6157] synthesizing module 'data_reader' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/reader.sv:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1/.Xil/Vivado-13320-DESKTOP-11E4QCK/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1/.Xil/Vivado-13320-DESKTOP-11E4QCK/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'data_reader' (2#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/reader.sv:23]
WARNING: [Synth 8-689] width (12) of port connection 'data_out' does not match port width (16) of module 'data_reader' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/connector.sv:53]
INFO: [Synth 8-6157] synthesizing module 'vgaTop' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vgaClocker' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'vgaClocker' (3#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:74]
INFO: [Synth 8-6157] synthesizing module 'vgaController' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:108]
	Parameter HACTIVE bound to: 10'b1010000000 
	Parameter HFP bound to: 10'b0000010000 
	Parameter HSYN bound to: 10'b0001100000 
	Parameter HBP bound to: 10'b0000110000 
	Parameter HMAX bound to: 10'b1100100000 
	Parameter VACTIVE bound to: 10'b0111100000 
	Parameter VFP bound to: 10'b0000001011 
	Parameter VSYN bound to: 10'b0000000010 
	Parameter VBP bound to: 10'b0000100000 
	Parameter VMAX bound to: 10'b1000001101 
INFO: [Synth 8-6155] done synthesizing module 'vgaController' (4#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'vgaTop' (5#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/vgaDrive.sv:10]
WARNING: [Synth 8-87] always_comb on 'min_val_reg' did not result in combinational logic [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/connector.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'finalFSM' (6#1) [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/connector.sv:35]
WARNING: [Synth 8-3331] design finalFSM has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.941 ; gain = 154.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.941 ; gain = 154.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.941 ; gain = 154.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'd1/xadc'
Finished Parsing XDC File [c:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'd1/xadc'
Parsing XDC File [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/constrs_1/new/BASYS3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/constrs_1/new/BASYS3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/finalFSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/finalFSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.398 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.406 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 773.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for d1/xadc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'min_val_reg' [C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.srcs/sources_1/new/connector.sv:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               50 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module finalFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module vgaClocker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
Module vgaTop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design finalFSM has unconnected port btnC
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_val_reg[8] )
WARNING: [Synth 8-3332] Sequential element (min_val_reg[8]) is unused and will be removed from module finalFSM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 773.406 ; gain = 480.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \d1/xadc  has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |    22|
|4     |LUT1       |    21|
|5     |LUT2       |     3|
|6     |LUT3       |    14|
|7     |LUT4       |    14|
|8     |LUT5       |     6|
|9     |LUT6       |    20|
|10    |FDRE       |   107|
|11    |LD         |     8|
|12    |IBUF       |    15|
|13    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   272|
|2     |  d1     |data_reader   |    26|
|3     |  vga1   |vgaTop        |   114|
|4     |    vclk |vgaClocker    |    27|
|5     |    vcon |vgaController |    75|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 791.105 ; gain = 498.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 791.105 ; gain = 171.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 791.105 ; gain = 498.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 6 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 793.789 ; gain = 512.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/finalProject/finalProject.runs/synth_1/finalFSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finalFSM_utilization_synth.rpt -pb finalFSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 21:52:22 2019...
