
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    76152500                       # Number of ticks simulated
final_tick                                   76152500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121066                       # Simulator instruction rate (inst/s)
host_op_rate                                   124822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28316956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658708                       # Number of bytes of host memory used
host_seconds                                     2.69                       # Real time elapsed on the host
sim_insts                                      325532                       # Number of instructions simulated
sim_ops                                        335677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          34432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              88256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 14                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         518538459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         452145366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          47063458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          15127540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          47063458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          15967959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          47063458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          15967959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1158937658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    518538459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     47063458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     47063458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     47063458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        659728834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11765865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11765865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11765865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        518538459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        452145366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         47063458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         15127540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         47063458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         15967959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         47063458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         15967959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1170703523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         14                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       14                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  87232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   88320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      76150000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   14                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.549020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.481333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.708450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90     35.29%     35.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     22.35%     57.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      9.80%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      8.24%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.31%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.75%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.96%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.57%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     13.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          255                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13731250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39287500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10074.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28824.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1145.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1159.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54626.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1542240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   841500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8385000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41857380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5476500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               62679660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            891.317288                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      9294000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59145500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29560770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16263000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               51886245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.832770                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     27716250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      41114250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  13879                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            11632                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1497                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8654                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   7871                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.952161                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    737                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  80                       # Number of system calls
system.cpu0.numCycles                          152306                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        125301                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      13879                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              8608                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        96879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3063                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          442                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    36583                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  359                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            114548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.193910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.290356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   51485     44.95%     44.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   24290     21.21%     66.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3849      3.36%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   34924     30.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              114548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.091126                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.822692                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14569                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                39895                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    57299                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1575                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1210                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 891                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  345                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                125728                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5321                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1210                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18920                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3467                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6181                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    54485                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                30285                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                121495                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1880                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   96                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 29474                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             146834                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               596421                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          187178                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               134100                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   12734                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               106                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           104                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3600                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               23967                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              11500                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              232                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             104                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    119465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   116138                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              563                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        25172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       114548                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.013881                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.243945                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              61424     53.62%     53.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              15166     13.24%     66.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              14260     12.45%     79.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              22343     19.51%     98.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1352      1.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         114548                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2984     15.77%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   334      1.76%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 10648     56.26%     73.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 4959     26.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                67268     57.92%     57.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14454     12.45%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               23403     20.15%     90.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              11010      9.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                116138                       # Type of FU issued
system.cpu0.iq.rate                          0.762531                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      18925                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.162953                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            366236                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           129532                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       113370                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                135015                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2538                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          908                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1210                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    551                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1310                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             119719                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                23967                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               11500                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               102                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1305                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           264                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          968                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1232                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               114138                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                22578                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2000                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       33421                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   10336                       # Number of branches executed
system.cpu0.iew.exec_stores                     10843                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.749399                       # Inst execution rate
system.cpu0.iew.wb_sent                        113518                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       113398                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    70849                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   108666                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.744541                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.651989                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7743                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1176                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       112890                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.973195                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.857780                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        71429     63.27%     63.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        17887     15.84%     79.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9022      7.99%     87.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         6229      5.52%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1187      1.05%     93.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1066      0.94%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1630      1.44%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          132      0.12%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         4308      3.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       112890                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              102071                       # Number of instructions committed
system.cpu0.commit.committedOps                109864                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         32021                       # Number of memory references committed
system.cpu0.commit.loads                        21429                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      9795                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   100579                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           63439     57.74%     57.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14401     13.11%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          21429     19.51%     90.36% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         10592      9.64%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           109864                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 4308                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      225902                       # The number of ROB reads
system.cpu0.rob.rob_writes                     236876                       # The number of ROB writes
system.cpu0.timesIdled                            458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     102071                       # Number of Instructions Simulated
system.cpu0.committedOps                       109864                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.492157                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.492157                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.670171                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.670171                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  172740                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  88390                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   408286                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   49321                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  34464                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               33                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          305.167498                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              29574                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              476                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            62.130252                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   305.167498                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.298015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.298015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.432617                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            66415                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           66415                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        22137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          22137                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7760                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        29897                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29897                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        29899                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2686                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2930                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2930                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13948750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13948750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    141776983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    141776983                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    155725733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    155725733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    155725733                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    155725733                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        22381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        22381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        10446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        32827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        32827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        32829                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        32829                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.010902                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010902                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.257132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.257132                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.089256                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089256                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.089250                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089250                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57167.008197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57167.008197                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52783.686895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52783.686895                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53148.714334                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53148.714334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53148.714334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53148.714334                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26860                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            317                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.731861                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu0.dcache.writebacks::total               14                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2305                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2305                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2386                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2386                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          381                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          544                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9381750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9381750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     19614254                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     19614254                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28996004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28996004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28996004                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28996004                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016572                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016572                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016571                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57556.748466                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57556.748466                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51480.981627                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51480.981627                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53301.477941                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53301.477941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53301.477941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53301.477941                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              238                       # number of replacements
system.cpu0.icache.tags.tagsinuse          281.254638                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              35810                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.038898                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   281.254638                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.549325                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.549325                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            73773                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           73773                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        35810                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          35810                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        35810                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           35810                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        35810                       # number of overall hits
system.cpu0.icache.overall_hits::total          35810                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          768                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          768                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           768                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          768                       # number of overall misses
system.cpu0.icache.overall_misses::total          768                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     41094239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41094239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     41094239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41094239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     41094239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41094239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        36578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        36578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        36578                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        36578                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        36578                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        36578                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.020996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.020996                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.020996                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.020996                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.020996                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.020996                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53508.123698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53508.123698                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53508.123698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53508.123698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53508.123698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53508.123698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11851                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.484076                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          150                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          150                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33785742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33785742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33785742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33785742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33785742                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33785742                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.016895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.016895                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016895                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.016895                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016895                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54669.485437                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54669.485437                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54669.485437                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54669.485437                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54669.485437                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54669.485437                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8967                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             8512                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              344                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6377                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   6285                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.557315                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    174                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           47074                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         82317                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8967                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              6459                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        41105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    731                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    22243                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   42                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             43500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.939080                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.116561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3793      8.72%      8.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   17142     39.41%     48.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     487      1.12%     49.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   22078     50.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               43500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.190487                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.748672                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2280                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3436                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    36861                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  586                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   337                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 80493                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1365                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   337                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3582                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1621                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1193                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    36065                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  702                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 79123                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  456                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  440                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             111331                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               388747                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          124667                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               107834                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3497                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1566                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               19103                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1175                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              159                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              93                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     78576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    77863                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              207                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         7871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        43500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.789954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.191341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8934     20.54%     20.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               8761     20.14%     40.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               9147     21.03%     61.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              15824     36.38%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                834      1.92%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          43500                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3029     23.97%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   351      2.78%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8534     67.55%     94.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  720      5.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                46661     59.93%     59.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               11253     14.45%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               18909     24.28%     98.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1040      1.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 77863                       # Type of FU issued
system.cpu1.iq.rate                          1.654055                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      12634                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.162259                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            212065                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            81428                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        76790                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 90497                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1041                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          284                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   337                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     88                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              78634                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                19103                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1175                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           175                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 320                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                77137                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                18501                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              724                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       19495                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    8144                       # Number of branches executed
system.cpu1.iew.exec_stores                       994                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.638633                       # Inst execution rate
system.cpu1.iew.wb_sent                         76829                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        76790                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    55104                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    76621                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.631261                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.719176                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2023                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              316                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        43075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.760580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.327335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        14921     34.64%     34.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        14564     33.81%     68.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3796      8.81%     77.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3050      7.08%     84.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          334      0.78%     85.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2447      5.68%     90.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          319      0.74%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          106      0.25%     91.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3538      8.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        43075                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               75048                       # Number of instructions committed
system.cpu1.commit.committedOps                 75837                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         18953                       # Number of memory references committed
system.cpu1.commit.loads                        18062                       # Number of loads committed
system.cpu1.commit.membars                         28                       # Number of memory barriers committed
system.cpu1.commit.branches                      8059                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    67891                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  70                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           45631     60.17%     60.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          11253     14.84%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          18062     23.82%     98.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           891      1.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            75837                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3538                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      117150                       # The number of ROB reads
system.cpu1.rob.rob_writes                     156175                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      105231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      75048                       # Number of Instructions Simulated
system.cpu1.committedOps                        75837                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.627252                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.627252                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.594256                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.594256                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  121620                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  61931                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   285996                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   47031                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  19992                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           35.426688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              19004                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              144                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           131.972222                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    35.426688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.034596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.034596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            38878                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           38878                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        18173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          18173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           826                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        18999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           18999                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        19000                       # number of overall hits
system.cpu1.dcache.overall_hits::total          19000                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          294                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          294                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           57                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           351                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          352                       # number of overall misses
system.cpu1.dcache.overall_misses::total          352                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5104732                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5104732                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1694250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1694250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6798982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6798982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6798982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6798982                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        18467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        18467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        19350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        19350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        19352                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        19352                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015920                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.064553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.064553                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018189                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17363.034014                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17363.034014                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29723.684211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29723.684211                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 19370.319088                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19370.319088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19315.289773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19315.289773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          167                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           31                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          154                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          154                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1890256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1890256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       540000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       540000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2430256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2430256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2439756                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2439756                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.029445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007907                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007907                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14883.905512                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14883.905512                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 20769.230769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20769.230769                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15884.026144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15884.026144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15842.571429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15842.571429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           12.706816                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              22171                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           395.910714                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    12.706816                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.024818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.024818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            44540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           44540                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        22171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          22171                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        22171                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           22171                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        22171                       # number of overall hits
system.cpu1.icache.overall_hits::total          22171                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total           71                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4761249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4761249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4761249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4761249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4761249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4761249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        22242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        22242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        22242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        22242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        22242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        22242                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003192                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003192                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003192                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003192                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003192                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003192                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 67059.845070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67059.845070                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 67059.845070                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67059.845070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 67059.845070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67059.845070                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1857                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   123.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           56                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           56                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3954749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3954749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3954749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3954749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3954749                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3954749                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002518                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002518                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70620.517857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70620.517857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70620.517857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70620.517857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70620.517857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70620.517857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   8852                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             8402                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              343                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                6319                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   6228                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.559899                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    173                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           46568                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         81839                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       8852                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              6401                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        40896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    729                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    22118                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             43290                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.937029                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.118025                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    3826      8.84%      8.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   17026     39.33%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     486      1.12%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   21952     50.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               43290                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.190088                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.757409                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2280                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3401                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    36694                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  579                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   336                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 177                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 80038                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1405                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   336                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3589                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1649                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1127                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    35888                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  701                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 78679                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  449                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  449                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands             110563                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               386554                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          124044                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               107118                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    3439                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     1545                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               19048                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1170                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              159                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              93                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     78157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    77450                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              191                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         7822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        43290                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.789097                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.191871                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               8918     20.60%     20.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               8717     20.14%     40.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               9036     20.87%     61.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              15815     36.53%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                804      1.86%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          43290                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2956     23.48%     23.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   362      2.88%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     26.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  8543     67.87%     94.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  726      5.77%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                46292     59.77%     59.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               11253     14.53%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               18863     24.36%     98.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1042      1.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 77450                       # Type of FU issued
system.cpu2.iq.rate                          1.663159                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      12587                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.162518                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            210966                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            80955                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        76384                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 90037                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1027                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          275                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   336                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     80                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              78213                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                19048                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1170                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           175                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 318                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                76731                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                18452                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              717                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                       19451                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    8042                       # Number of branches executed
system.cpu2.iew.exec_stores                       999                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.647719                       # Inst execution rate
system.cpu2.iew.wb_sent                         76421                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        76384                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    54796                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    76129                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.640268                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.719778                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1981                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              315                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        42874                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.760228                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.328387                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        14895     34.74%     34.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        14415     33.62%     68.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         3802      8.87%     77.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3080      7.18%     84.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          339      0.79%     85.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2380      5.55%     90.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          319      0.74%     91.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          113      0.26%     91.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3531      8.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        42874                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               74674                       # Number of instructions committed
system.cpu2.commit.committedOps                 75468                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         18916                       # Number of memory references committed
system.cpu2.commit.loads                        18021                       # Number of loads committed
system.cpu2.commit.membars                         29                       # Number of memory barriers committed
system.cpu2.commit.branches                      7963                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    67618                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  71                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           45299     60.02%     60.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          11253     14.91%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          18021     23.88%     98.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           895      1.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            75468                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3531                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      116545                       # The number of ROB reads
system.cpu2.rob.rob_writes                     155332                       # The number of ROB writes
system.cpu2.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      105737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      74674                       # Number of Instructions Simulated
system.cpu2.committedOps                        75468                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.623617                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.623617                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.603548                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.603548                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  121066                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  61765                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   284622                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   46416                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  19938                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           35.015270                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              18952                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              142                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           133.464789                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    35.015270                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.034195                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.034195                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          142                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            38789                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           38789                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        18122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          18122                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           829                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        18951                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           18951                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        18952                       # number of overall hits
system.cpu2.dcache.overall_hits::total          18952                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          297                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          297                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           59                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          356                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           356                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          357                       # number of overall misses
system.cpu2.dcache.overall_misses::total          357                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      5859734                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5859734                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1798750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1798750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        48500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        48500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      7658484                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7658484                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      7658484                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7658484                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        18419                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        18419                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        19307                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        19307                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        19309                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        19309                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016125                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016125                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.066441                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.066441                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018439                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018439                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.018489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 19729.744108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 19729.744108                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 30487.288136                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30487.288136                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12125                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12125                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21512.595506                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21512.595506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 21452.336134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21452.336134                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          171                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          203                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          126                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           27                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          154                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          154                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2129256                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2129256                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       548000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       548000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        36500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        36500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2677256                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2677256                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2686756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2686756                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.030405                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.030405                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007925                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007925                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007976                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007976                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16898.857143                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16898.857143                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20296.296296                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20296.296296                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 17498.405229                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17498.405229                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 17446.467532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17446.467532                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           12.658108                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              22047                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           393.696429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    12.658108                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.024723                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.024723                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            44290                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           44290                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        22047                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          22047                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        22047                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           22047                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        22047                       # number of overall hits
system.cpu2.icache.overall_hits::total          22047                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           70                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           70                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           70                       # number of overall misses
system.cpu2.icache.overall_misses::total           70                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4536249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4536249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4536249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4536249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4536249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4536249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        22117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        22117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        22117                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        22117                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        22117                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        22117                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.003165                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003165                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.003165                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003165                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003165                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003165                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 64803.557143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64803.557143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 64803.557143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64803.557143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 64803.557143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64803.557143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1841                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   122.733333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3761749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3761749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3761749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3761749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3761749                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3761749                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002532                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002532                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67174.089286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67174.089286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67174.089286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67174.089286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67174.089286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67174.089286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8594                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             8164                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              339                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                6188                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   6090                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.416290                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    164                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           46207                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         80773                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8594                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              6254                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        40226                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    723                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          193                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    21823                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   38                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             42752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.934436                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.120025                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    3846      9.00%      9.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   16770     39.23%     48.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     477      1.12%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   21659     50.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               42752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.185989                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.748068                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2291                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3410                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    36160                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  560                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   331                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 169                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 78940                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1360                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   331                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3565                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1502                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1298                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    35365                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  691                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 77617                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  450                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  429                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands             108705                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               381421                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          122629                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               105386                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3315                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1512                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               18900                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1134                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              151                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              89                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     77098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 51                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    76410                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              196                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         7620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        42752                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.787285                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.196253                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               8902     20.82%     20.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               8587     20.09%     40.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               8776     20.53%     61.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              15677     36.67%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                810      1.89%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          42752                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2863     23.09%     23.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   353      2.85%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     25.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  8500     68.54%     94.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  685      5.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                45439     59.47%     59.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               11253     14.73%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               18710     24.49%     98.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1008      1.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 76410                       # Type of FU issued
system.cpu3.iq.rate                          1.653646                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      12401                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.162296                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            208167                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            79792                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        75360                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 88811                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1013                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   331                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     78                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              77151                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                18900                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1134                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           174                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 311                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                75692                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                18303                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              716                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                       19268                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7798                       # Number of branches executed
system.cpu3.iew.exec_stores                       965                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.638107                       # Inst execution rate
system.cpu3.iew.wb_sent                         75404                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        75360                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    54097                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    74941                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.630922                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.721861                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1896                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              309                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        42343                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.759630                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.334471                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        14835     35.04%     35.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        14074     33.24%     68.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         3795      8.96%     77.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         3071      7.25%     84.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          329      0.78%     85.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2287      5.40%     90.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          320      0.76%     91.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           96      0.23%     91.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3536      8.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        42343                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               73739                       # Number of instructions committed
system.cpu3.commit.committedOps                 74508                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         18768                       # Number of memory references committed
system.cpu3.commit.loads                        17887                       # Number of loads committed
system.cpu3.commit.membars                         28                       # Number of memory barriers committed
system.cpu3.commit.branches                      7729                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    66887                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  68                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           44487     59.71%     59.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          11253     15.10%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          17887     24.01%     98.82% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           881      1.18%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            74508                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3536                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      114964                       # The number of ROB reads
system.cpu3.rob.rob_writes                     153231                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      106098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      73739                       # Number of Instructions Simulated
system.cpu3.committedOps                        74508                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.626629                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.626629                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.595840                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.595840                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  119692                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  61363                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   281118                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   45050                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  19807                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           34.927003                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              18798                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              142                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           132.380282                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    34.927003                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.034108                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.034108                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          142                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            38466                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           38466                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        17983                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          17983                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          816                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           816                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        18799                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           18799                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        18800                       # number of overall hits
system.cpu3.dcache.overall_hits::total          18800                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           59                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          350                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          351                       # number of overall misses
system.cpu3.dcache.overall_misses::total          351                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4951491                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4951491                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1668500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1668500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        40999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        40999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6619991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6619991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6619991                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6619991                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        18274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        18274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        19149                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        19149                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        19151                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        19151                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.015924                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015924                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.067429                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.067429                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.018278                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018278                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.018328                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018328                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17015.432990                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17015.432990                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28279.661017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28279.661017                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 13666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 13666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18914.260000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18914.260000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18860.373219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18860.373219                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          198                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           28                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          152                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          152                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1844503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1844503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       527500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       527500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        30501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        30501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2372003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2372003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2381503                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2381503                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007989                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007989                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 14875.024194                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14875.024194                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 18839.285714                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18839.285714                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data        10167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        10167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 15605.282895                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15605.282895                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 15565.379085                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15565.379085                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           12.531441                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              21754                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           388.464286                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    12.531441                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.024475                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.024475                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43702                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43702                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        21754                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          21754                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        21754                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           21754                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        21754                       # number of overall hits
system.cpu3.icache.overall_hits::total          21754                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           69                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           69                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           69                       # number of overall misses
system.cpu3.icache.overall_misses::total           69                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4397499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4397499                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4397499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4397499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4397499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4397499                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        21823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        21823                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21823                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        21823                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21823                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.003162                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003162                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.003162                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003162                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.003162                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003162                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 63731.869565                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63731.869565                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 63731.869565                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63731.869565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 63731.869565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63731.869565                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1745                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   134.230769                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           56                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           56                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3746999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3746999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3746999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3746999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3746999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3746999                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002566                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002566                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 66910.696429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66910.696429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 66910.696429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66910.696429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 66910.696429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66910.696429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1343                       # Transaction distribution
system.membus.trans_dist::ReadResp               1342                       # Transaction distribution
system.membus.trans_dist::Writeback                14                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
system.membus.trans_dist::ReadExReq               451                       # Transaction distribution
system.membus.trans_dist::ReadExResp              451                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        35328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              428                       # Total snoops (count)
system.membus.snoop_fanout::samples              1830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1830                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2373999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3286500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2894993                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             297750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy             806244                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy             302500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy            801244                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy            297500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy            778496                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
