<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design1_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_1_2_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_ilmb_v10_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_microblaze_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_dlmb_v10_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_lmb_bram_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_mdm_1_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_ClockDivider_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_ClockDivider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xbar_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_1_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_1_1_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_Concat_nwords_of_nbits_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_Concat_nwords_of_nbits_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_1_3_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_c_counter_binary_0_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design1_xlslice_5_0_synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/design1_xlslice_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design1_xlslice_1_2_synth_1"/>
		<Parent Id="design1_xlslice_0_0_synth_1"/>
		<Parent Id="design1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design1_ilmb_v10_0_synth_1"/>
		<Parent Id="design1_microblaze_0_0_synth_1"/>
		<Parent Id="design1_dlmb_v10_0_synth_1"/>
		<Parent Id="design1_lmb_bram_0_synth_1"/>
		<Parent Id="design1_mdm_1_0_synth_1"/>
		<Parent Id="design1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design1_ClockDivider_0_0_synth_1"/>
		<Parent Id="design1_xbar_0_synth_1"/>
		<Parent Id="design1_xlslice_1_0_synth_1"/>
		<Parent Id="design1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design1_xlslice_1_1_synth_1"/>
		<Parent Id="design1_Concat_nwords_of_nbits_0_0_synth_1"/>
		<Parent Id="design1_xlslice_1_3_synth_1"/>
		<Parent Id="design1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design1_xlslice_5_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design1_xlslice_1_2_synth_1"/>
		<Parent Id="design1_xlslice_0_0_synth_1"/>
		<Parent Id="design1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design1_ilmb_v10_0_synth_1"/>
		<Parent Id="design1_microblaze_0_0_synth_1"/>
		<Parent Id="design1_dlmb_v10_0_synth_1"/>
		<Parent Id="design1_lmb_bram_0_synth_1"/>
		<Parent Id="design1_mdm_1_0_synth_1"/>
		<Parent Id="design1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design1_ClockDivider_0_0_synth_1"/>
		<Parent Id="design1_xbar_0_synth_1"/>
		<Parent Id="design1_xlslice_1_0_synth_1"/>
		<Parent Id="design1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design1_xlslice_1_1_synth_1"/>
		<Parent Id="design1_Concat_nwords_of_nbits_0_0_synth_1"/>
		<Parent Id="design1_xlslice_1_3_synth_1"/>
		<Parent Id="design1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design1_xlslice_5_0_synth_1"/>
	</Run>
</Runs>

