

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.253 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.389 us|  3.389 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MERGE_HIST_LOOP  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_V_4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc215.2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_V = load i11 %i_V_4"   --->   Operation 15 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln1073 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 16 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln886 = add i11 %i_V, i11 1"   --->   Operation 18 'add' 'add_ln886' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %icmp_ln1073, void %for.inc215.2.split, void %for.end227.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 19 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i11 %i_V"   --->   Operation 20 'zext' 'zext_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln1073"   --->   Operation 21 'getelementptr' 'tmp_hist_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr"   --->   Operation 22 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln1073"   --->   Operation 23 'getelementptr' 'tmp_hist1_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr"   --->   Operation 24 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln1073"   --->   Operation 25 'getelementptr' 'tmp_hist_V_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr"   --->   Operation 26 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln1073"   --->   Operation 27 'getelementptr' 'tmp_hist1_V_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr"   --->   Operation 28 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln1073"   --->   Operation 29 'getelementptr' 'tmp_hist_V_2_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr"   --->   Operation 30 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln1073"   --->   Operation 31 'getelementptr' 'tmp_hist1_V_2_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr"   --->   Operation 32 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln583 = store i11 %add_ln886, i11 %i_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 33 'store' 'store_ln583' <Predicate = (!icmp_ln1073)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr"   --->   Operation 34 'load' 'tmp_hist_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr"   --->   Operation 35 'load' 'tmp_hist1_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%value = add i32 %tmp_hist1_V_load, i32 %tmp_hist_V_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 36 'add' 'value' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr"   --->   Operation 37 'load' 'tmp_hist_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr"   --->   Operation 38 'load' 'tmp_hist1_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%value_3 = add i32 %tmp_hist1_V_1_load, i32 %tmp_hist_V_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 39 'add' 'value_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr"   --->   Operation 40 'load' 'tmp_hist_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr"   --->   Operation 41 'load' 'tmp_hist1_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%value_4 = add i32 %tmp_hist1_V_2_load, i32 %tmp_hist_V_2_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 42 'add' 'value_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln585 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:585]   --->   Operation 43 'specpipeline' 'specpipeline_ln585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 44 'specloopname' 'specloopname_ln583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 45 'getelementptr' 'hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value, i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 46 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 47 'getelementptr' 'hist_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value_3, i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 48 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 49 'getelementptr' 'hist_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value_4, i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 50 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc215.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 51 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i.V') [10]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [20]  (0 ns)
	'getelementptr' operation ('tmp_hist_V_addr') [29]  (0 ns)
	'load' operation ('tmp_hist_V_load') on array 'tmp_hist_V' [30]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 2.25ns
The critical path consists of the following:
	'load' operation ('tmp_hist_V_load') on array 'tmp_hist_V' [30]  (1.24 ns)
	'add' operation ('value', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601) [33]  (1.02 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('hist_0_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604) [34]  (0 ns)
	'store' operation ('store_ln604', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604) of variable 'value', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601 on array 'hist_0' [35]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
