<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='62' type='const MCPhysReg * llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy(const llvm::MachineFunction * MF) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='68' ll='71' type='const MCPhysReg * llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy(const llvm::MachineFunction * MF) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1884' u='c' c='_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2244' u='c' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
