
---------- Begin Simulation Statistics ----------
host_inst_rate                                 119881                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322688                       # Number of bytes of host memory used
host_seconds                                   166.83                       # Real time elapsed on the host
host_tick_rate                              749411710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.125026                       # Number of seconds simulated
sim_ticks                                125025999000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4711235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 104808.861450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 103108.981147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1794173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   305733947000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.619171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2917062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            337023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 266025089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580038                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 122538.542675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 125065.753732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   71599883178                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  68070288178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23895.676843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57306.469885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.269757                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            188964                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15889                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4515422679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    910542500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6278550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 107767.574829                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 106933.995008                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2777183                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    377333830178                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.557671                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3501367                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             377052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 334095377678                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999732                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000464                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.725711                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.474843                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6278550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 107767.574829                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 106933.995008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2777183                       # number of overall hits
system.cpu.dcache.overall_miss_latency   377333830178                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.557671                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3501367                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            377052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 334095377678                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599038                       # number of replacements
system.cpu.dcache.sampled_refs                2600062                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.488290                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3301446                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500985577500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543829                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13967110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 36562.015504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 33200.787402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13966981                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4716500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  129                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      4216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             127                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               109117.039062                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13967110                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 36562.015504                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 33200.787402                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13966981                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4716500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   129                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      4216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              127                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.175363                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             89.785708                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13967110                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 36562.015504                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 33200.787402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13966981                       # number of overall hits
system.cpu.icache.overall_miss_latency        4716500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  129                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      4216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    128                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 89.785708                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13966981                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74883.038513                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    162068910956                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2164294                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     42070.346397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 55058.776807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         5966                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            591467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.702072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14059                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   10282                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       207957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.188614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3777                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       149442.407007                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  149657.995258                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         882964                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           253634101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.657788                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1697203                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    251050                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      216428059500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.560487                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1446151                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    126654.522578                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 111432.572598                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         66398760116                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    58418637617                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543829                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543829                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs           8650                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.388417                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs              86500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600192                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        148560.283872                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   149411.568368                       # average overall mshr miss latency
system.l2.demand_hits                          888930                       # number of demand (read+write) hits
system.l2.demand_miss_latency            254225568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.658129                       # miss rate for demand accesses
system.l2.demand_misses                       1711262                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     261332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       216636016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.557623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1449928                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.690260                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.156025                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11309.224813                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2556.307379                       # Average occupied blocks per context
system.l2.overall_accesses                    2600192                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       148560.283872                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  104781.866597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         888930                       # number of overall hits
system.l2.overall_miss_latency           254225568500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.658129                       # miss rate for overall accesses
system.l2.overall_misses                      1711262                       # number of overall misses
system.l2.overall_mshr_hits                    261332                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      378704927456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.389983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3614222                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.364652                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        789215                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4848869                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          838504                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      9680858                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2593522                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1399863                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3599348                       # number of replacements
system.l2.sampled_refs                        3611836                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13865.532192                       # Cycle average of tags in use
system.l2.total_refs                          1402897                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501410917500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           513083                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                163947050                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1415917                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1549165                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       149830                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1609233                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1679682                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24895                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519560                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     67351408                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.151229                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.859737                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     63780359     94.70%     94.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1664836      2.47%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       653794      0.97%     98.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       244584      0.36%     98.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       302691      0.45%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42144      0.06%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       102721      0.15%     99.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40719      0.06%     99.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519560      0.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     67351408                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       149821                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7401113                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.610490                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.610490                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     54482507                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44332                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27984498                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8180079                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4585817                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1374520                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       103004                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5032993                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4915731                       # DTB hits
system.switch_cpus_1.dtb.data_misses           117262                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4087230                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3972132                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115098                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        945763                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            943599                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2164                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1679682                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3949160                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8748991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       129290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28677260                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        843773                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019507                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3949160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1440812                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.333050                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     68725928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.417270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.654732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       63926109     93.02%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         197474      0.29%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         629187      0.92%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          84672      0.12%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         715846      1.04%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         115078      0.17%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         317264      0.46%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         297346      0.43%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2442952      3.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     68725928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              17379019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1199127                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255687                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.158339                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6423373                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           945763                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8346846                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11930690                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.797124                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6653469                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.138560                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12049456                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       149906                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      44610514                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6258366                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      3354346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1576602                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17611333                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5477610                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       974361                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13633814                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        31737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       204640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1374520                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       671236                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1522644                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51335                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4267                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3251817                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       782793                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4267                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       128485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.116137                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.116137                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4955585     33.92%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1437704      9.84%     43.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       155337      1.06%     44.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37528      0.26%     45.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1282806      8.78%     53.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5702713     39.04%     92.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1036479      7.10%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14608175                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       325654                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022293                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           18      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          171      0.05%      0.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          371      0.11%      0.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       103953     31.92%     32.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       160552     49.30%     81.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        60589     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     68725928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.212557                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.643786                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     58962009     85.79%     85.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7108255     10.34%     96.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1486037      2.16%     98.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       477701      0.70%     98.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       464585      0.68%     99.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       138171      0.20%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        80101      0.12%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7610      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1459      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     68725928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.169655                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17355646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14608175                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7335739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       428964                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7040551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3949172                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3949160                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       740479                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       234218                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6258366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1576602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               86104947                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     51493990                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       181802                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8764511                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2710772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        77382                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     39183768                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26043540                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17647996                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4148460                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1374520                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2944446                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10307964                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5159681                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                349905                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
