<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>
time_elapsed: 0.004s
ram usage: 9608 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>
--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::2 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
bit mclk, v1, v2;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::3 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;)&#39; or &#39;,&#39;)
checker c1(bit fclk, bit a, bit b);
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::5 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
checker c2(bit bclk, bit x, bit y);
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::7 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
rand bit m, n;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::11 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
rand bit q, r;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::13 error in parsing: (syntax error, unexpected &#39;@&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
always_ff @ (posedge fclk)
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::19 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
c1 F1(mclk, v1, const&#39;(v2));
WARNING (10)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a>::20 there are no ports for the module (my_mod), all logic will be dropped since it is not driving an output
endmodule
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: N/A
==========================
No blif genereated, Empty input or no module declared
	Ran in 1.9ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 9.4 MiB)

</pre>
</body>