{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634003365820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Early Power Estimator File Generator Quartus Prime " "Running Quartus Prime Early Power Estimator File Generator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634003365825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 09:49:25 2021 " "Processing started: Tue Oct 12 09:49:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634003365825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634003365825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off FPGA -c FPGA --estimate_power=off --output_epe=FPGA_early_pwr.csv " "Command: quartus_pow --read_settings_files=on --write_settings_files=off FPGA -c FPGA --estimate_power=off --output_epe=FPGA_early_pwr.csv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634003365825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634003366342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1634003366344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1634003366344 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Software" 0 -1 1634003366661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Software" 0 -1 1634003366675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TX:UART_TX_CC1310\|r_TX_Data\[6\] MAX10_CLK1_50 " "Register UART_TX:UART_TX_CC1310\|r_TX_Data\[6\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634003366676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1634003366676 "|FPGA|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:con\|PS_T.idle " "Node: Controller:con\|PS_T.idle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:con\|tx_dv Controller:con\|PS_T.idle " "Latch Controller:con\|tx_dv is being clocked by Controller:con\|PS_T.idle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634003366676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1634003366676 "|FPGA|Controller:con|PS_T.idle"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Software" 0 -1 1634003366677 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Design Software" 0 -1 1634003366683 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Design Software" 0 -1 1634003366683 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Design Software" 0 -1 1634003366686 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Design Software" 0 -1 1634003366845 ""}
{ "Info" "IEPEO_WROTE_EPE_FILE" "FPGA_early_pwr.csv " "Created Early Power Estimation file \"FPGA_early_pwr.csv\"" {  } {  } 0 214002 "Created Early Power Estimation file \"%1!s!\"" 0 0 "Design Software" 0 -1 1634003367012 ""}
{ "Info" "IPAN_PAN_NOT_ESTIMATING_POWER" "" "No power estimate will be produced." {  } {  } 0 215029 "No power estimate will be produced." 0 0 "Design Software" 0 -1 1634003367092 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Design Software" 0 -1 1634003367093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Early Power Estimator File Generator 0 s 7 s Quartus Prime " "Quartus Prime Early Power Estimator File Generator was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634003367138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 09:49:27 2021 " "Processing ended: Tue Oct 12 09:49:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634003367138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634003367138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634003367138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634003367138 ""}
