// =============================================================================
// File       : scripts/cdc/props_cdc_async_fifo.sv
// Description: Formal properties verifying the Gray-coded async FIFO CDC logic.
//              The async_fifo module is the only true multi-clock component
//              in the L2 cache RTL library. These properties prove that:
//                1. Gray-coded pointers are monotonically incrementing
//                2. The 2-FF synchroniser is correctly structured
//                3. Full/empty flags are conservative (never undercount)
//                4. Data is never lost or corrupted across the crossing
//
// Usage: jg -fpv scripts/cdc/props_cdc_async_fifo.tcl
// =============================================================================

`ifndef PROPS_CDC_ASYNC_FIFO_SV
`define PROPS_CDC_ASYNC_FIFO_SV

module props_cdc_async_fifo #(
  parameter int unsigned DEPTH = 8,
  parameter int unsigned WIDTH = 8,
  localparam int unsigned PTR_W = $clog2(DEPTH)
)(
  input logic             wr_clk,
  input logic             wr_rst_n,
  input logic             wr_en,
  input logic [WIDTH-1:0] wr_data,
  input logic             wr_full,

  input logic             rd_clk,
  input logic             rd_rst_n,
  input logic             rd_en,
  input logic [WIDTH-1:0] rd_data,
  input logic             rd_empty,

  // Internal signals exposed for formal
  input logic [PTR_W:0]   wr_bin,
  input logic [PTR_W:0]   wr_gray,
  input logic [PTR_W:0]   rd_bin,
  input logic [PTR_W:0]   rd_gray,
  input logic [PTR_W:0]   wr_gray_sync2,
  input logic [PTR_W:0]   rd_gray_sync2
);

  // ── Write-domain properties ────────────────────────────────────────────────
  // (properties use explicit clocking events; a module may declare only one
  //  default clocking, so none is declared here — LRM 1800-2012 §14.3)

  // Write pointer is always a valid Gray code (exactly one bit changes)
  property p_wr_gray_hamming1;
    @(posedge wr_clk) disable iff (!wr_rst_n)
    (wr_en && !wr_full) |=>
    $countones(wr_gray ^ $past(wr_gray)) == 1;
  endproperty
  P_CDC_WR_GRAY_HAM1: assert property (p_wr_gray_hamming1)
    else $error("FIFO: write Gray code changed by more than 1 bit");

  // Binary write pointer converts correctly to Gray
  property p_wr_bin_to_gray;
    @(posedge wr_clk) disable iff (!wr_rst_n)
    wr_gray == (wr_bin ^ (wr_bin >> 1));
  endproperty
  P_CDC_WR_BIN_GRAY: assert property (p_wr_bin_to_gray)
    else $error("FIFO: write Gray code doesn't match binary pointer");

  // No write when full
  property p_no_wr_when_full;
    @(posedge wr_clk) disable iff (!wr_rst_n)
    wr_full |-> !wr_en;
  endproperty
  P_CDC_NO_WR_FULL: assert property (p_no_wr_when_full)
    else $error("FIFO: write attempted when full");

  // Write pointer monotonically increases (wraps at DEPTH)
  property p_wr_bin_monotone;
    @(posedge wr_clk) disable iff (!wr_rst_n)
    (wr_en && !wr_full) |=>
    wr_bin == $past(wr_bin) + 1;
  endproperty
  P_CDC_WR_MONO: assert property (p_wr_bin_monotone)
    else $error("FIFO: write pointer didn't increment");

  // ── Read-domain properties ─────────────────────────────────────────────────

  // Read Gray code changes by exactly one bit per read
  property p_rd_gray_hamming1;
    @(posedge rd_clk) disable iff (!rd_rst_n)
    (rd_en && !rd_empty) |=>
    $countones(rd_gray ^ $past(rd_gray)) == 1;
  endproperty
  P_CDC_RD_GRAY_HAM1: assert property (p_rd_gray_hamming1)
    else $error("FIFO: read Gray code changed by more than 1 bit");

  // No read when empty
  property p_no_rd_when_empty;
    @(posedge rd_clk) disable iff (!rd_rst_n)
    rd_empty |-> !rd_en;
  endproperty
  P_CDC_NO_RD_EMPTY: assert property (p_no_rd_when_empty)
    else $error("FIFO: read attempted when empty");

  // ── Cross-domain: conservative flags ──────────────────────────────────────
  // Full flag is conservative — may be asserted even when one slot free
  // Empty flag is conservative — may be asserted even when one entry ready
  // These are structural properties of the Gray sync scheme.

  // If wr_bin == rd_bin (exactly same), FIFO is empty — never both full & empty
  P_CDC_NOT_BOTH_FULL_EMPTY: assert property (
    @(posedge wr_clk) disable iff (!wr_rst_n)
    !(wr_full && rd_empty)
  ) else $fatal(0, "FIFO: simultaneously full and empty — pointer corruption");

  // ── Cover points ───────────────────────────────────────────────────────────
  COV_CDC_FULL:  cover property (@(posedge wr_clk) wr_full);
  COV_CDC_EMPTY: cover property (@(posedge rd_clk) rd_empty);
  COV_CDC_WR_THEN_RD: cover property (
    @(posedge wr_clk) (wr_en && !wr_full) ##[1:8] (rd_en && !rd_empty)
  );

endmodule

`endif // PROPS_CDC_ASYNC_FIFO_SV
