\BOOKMARK [0][-]{chapter.1}{Projektmanagement}{}% 1
\BOOKMARK [1][-]{section.1.1}{Aufgabe}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Basisziele \(Pflichtangebot\)}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Erweiterungsziele \(Erweitwerungsangebot\)}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Verwendete Tools}{chapter.1}% 5
\BOOKMARK [0][-]{chapter.2}{Das Leitwerk}{}% 6
\BOOKMARK [1][-]{section.2.1}{\334berblick}{chapter.2}% 7
\BOOKMARK [2][-]{subsection.2.1.1}{Legende}{section.2.1}% 8
\BOOKMARK [1][-]{section.2.2}{Integer Rechenbefehle}{chapter.2}% 9
\BOOKMARK [2][-]{subsection.2.2.1}{Division und Modulo}{section.2.2}% 10
\BOOKMARK [1][-]{section.2.3}{LUI und AUPIC}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{Bedingte Spr\374nge}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.5}{Unbedingte Spr\374nge}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.6}{LOAD}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.7}{STORE}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.8}{Timer und Counter}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.9}{Minimale Taktanzahl}{chapter.2}% 17
\BOOKMARK [0][-]{chapter.3}{Die Arithmetische Logische Einheit}{}% 18
\BOOKMARK [1][-]{section.3.1}{\334berblick}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.2}{Das Interface}{chapter.3}% 20
\BOOKMARK [1][-]{section.3.3}{Interne Befehle}{chapter.3}% 21
\BOOKMARK [1][-]{section.3.4}{Befehlsausf\374hrung}{chapter.3}% 22
\BOOKMARK [2][-]{subsection.3.4.1}{State 1 - Selektion der Operanden}{section.3.4}% 23
\BOOKMARK [2][-]{subsection.3.4.2}{State 2 - Operatonsausf\374hrung}{section.3.4}% 24
\BOOKMARK [2][-]{subsection.3.4.3}{State 3 - Write-Back}{section.3.4}% 25
\BOOKMARK [2][-]{subsection.3.4.4}{State 4 - Division Unsigned}{section.3.4}% 26
\BOOKMARK [2][-]{subsection.3.4.5}{State 5 - Division Signed}{section.3.4}% 27
\BOOKMARK [1][-]{section.3.5}{Die Register}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.6}{Reset}{chapter.3}% 29
\BOOKMARK [0][-]{chapter.4}{Die MMU}{}% 30
\BOOKMARK [1][-]{section.4.1}{\334berblick}{chapter.4}% 31
\BOOKMARK [1][-]{section.4.2}{Interface}{chapter.4}% 32
\BOOKMARK [2][-]{subsection.4.2.1}{Kommunikation mit dem Leitwerk}{section.4.2}% 33
\BOOKMARK [2][-]{subsection.4.2.2}{Durch die MMU geleitete Signale an andere Komponenten}{section.4.2}% 34
\BOOKMARK [1][-]{section.4.3}{Aufbau des Speichers}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.4}{Memory-Mapped I/O}{chapter.4}% 36
\BOOKMARK [1][-]{section.4.5}{Implementierung als State Machine}{chapter.4}% 37
\BOOKMARK [2][-]{subsection.4.5.1}{MMU-IDLE}{section.4.5}% 38
\BOOKMARK [2][-]{subsection.4.5.2}{MMU-WAITING}{section.4.5}% 39
\BOOKMARK [2][-]{subsection.4.5.3}{MMU-DATA-VALID}{section.4.5}% 40
\BOOKMARK [2][-]{subsection.4.5.4}{MMU-READ-NEXT}{section.4.5}% 41
\BOOKMARK [2][-]{subsection.4.5.5}{MMU-READ-DONE}{section.4.5}% 42
\BOOKMARK [2][-]{subsection.4.5.6}{MMU-WRITE-NEXT}{section.4.5}% 43
\BOOKMARK [2][-]{subsection.4.5.7}{MMU-WRITE-DONE}{section.4.5}% 44
\BOOKMARK [2][-]{subsection.4.5.8}{MMU-RESET}{section.4.5}% 45
\BOOKMARK [1][-]{section.4.6}{Zugrifssdauer}{chapter.4}% 46
\BOOKMARK [0][-]{chapter.5}{Die ASCII-Unit}{}% 47
\BOOKMARK [1][-]{section.5.1}{Ãœberblick}{chapter.5}% 48
\BOOKMARK [1][-]{section.5.2}{Interface}{chapter.5}% 49
\BOOKMARK [1][-]{section.5.3}{Funktionsweise}{chapter.5}% 50
