(footprint "SOD-723" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0) (tstamp 6407b74223ce4d48870c7ec1)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 3bf0f5d4-7199-482b-819d-6e71d0c2565d)
  )
  (fp_text value "SOD-723" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp f0112550-76b0-410e-a0a7-72a005dca988)
  )
  (fp_poly (pts
      (xy -0.9 0.33)
      (xy -0.9 -0.33)
      (xy -0.775 -0.33)
      (xy -0.775 -0.55)
      (xy 0.775 -0.55)
      (xy 0.775 -0.33)
      (xy 0.9 -0.33)
      (xy 0.9 0.33)
      (xy 0.775 0.33)
      (xy 0.775 0.55)
      (xy -0.775 0.55)
      (xy -0.775 0.33)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp b049888b-0a12-4fd2-a14c-90afadeb7d97))
  (fp_text user ">NAME" (at 0.12 -1.51 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp fb29f9aa-b53b-4c82-ae46-a1aacee560d2)
  )
  (fp_text user ">VALUE" (at 0.12 -0.67 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 0f8cfa0d-3af5-48f5-a067-2bb75470fbdb)
  )
  (fp_line (start -0.525 -0.4) (end -0.1 -0.4) (layer "F.SilkS") (width 0.127) (tstamp fbd648ba-e502-48a2-941f-15a36a27124e))
  (fp_line (start -0.1 -0.4) (end 0.525 -0.4) (layer "F.SilkS") (width 0.127) (tstamp 192ecb38-e1ef-4432-9865-3ffbcce8a67f))
  (fp_line (start -0.525 0.4) (end -0.1 0.4) (layer "F.SilkS") (width 0.127) (tstamp 4426e45d-e3c5-48af-8e25-dc2a83048ca8))
  (fp_line (start -0.1 0.4) (end 0.525 0.4) (layer "F.SilkS") (width 0.127) (tstamp f1a6d326-c950-466c-ace4-bd0015873a49))
  (fp_line (start -0.1 -0.4) (end -0.1 0.4) (layer "F.SilkS") (width 0.127) (tstamp 15ab3e96-1854-4285-b372-75af9def7e8f))
  (pad "CATHODE" smd rect (at -0.55 0) (size 0.5 0.45) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp a4fbdca2-606c-4dae-828b-ea1374d91fd6))
  (pad "ANODE" smd rect (at 0.55 0) (size 0.5 0.45) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp c31b74a2-954d-4153-b5cf-f93c1d798895))
)
