<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RISCVRegisterInfo Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="structllvm_1_1RISCVRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RISCVRegisterInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RISCVRegisterInfo_8h_source.html">Target/RISCV/RISCVRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::RISCVRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1RISCVRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1RISCVRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::RISCVRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1RISCVRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1RISCVRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4b15b21859e0755a1426d8b06b973d06"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HwMode)</td></tr>
<tr class="separator:a4b15b21859e0755a1426d8b06b973d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314b61dda54f91c5b5b16c57495de91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a314b61dda54f91c5b5b16c57495de91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c02ac750fe944f0902c120ed0e773d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a24c02ac750fe944f0902c120ed0e773d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277355964aa533df56cf3e0de6701b3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a277355964aa533df56cf3e0de6701b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab249b9c1f964160b8283b88d89524e87"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">isAsmClobberable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab249b9c1f964160b8283b88d89524e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b51b83e4a81bcd5cdc3fcf63835032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">getNoPreservedMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab2b51b83e4a81bcd5cdc3fcf63835032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bb4501e184247db6612f5db02ccd47"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">hasReservedSpillSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad5bb4501e184247db6612f5db02ccd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4909014e5875c7b2d1cd6fdd7ab7e89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">adjustReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag, <a class="el" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> RequiredAlign) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa4909014e5875c7b2d1cd6fdd7ab7e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea15e305a01decf5c19eb0ccedc38a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afea15e305a01decf5c19eb0ccedc38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03734d92bfe18e27f139b8a607b246a8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a03734d92bfe18e27f139b8a607b246a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019cd64618c63f99af8a18d51edd11e6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a019cd64618c63f99af8a18d51edd11e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a21527d94be9d791694dc9a374b4245"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6a21527d94be9d791694dc9a374b4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497ba80da227001f952a7d30cfe0552f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIdx, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a497ba80da227001f952a7d30cfe0552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b3e9a806b1c44edf1125a7eeb79801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad2b3e9a806b1c44edf1125a7eeb79801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce425f688e985438ed2aa38300b07b0"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adce425f688e985438ed2aa38300b07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7238a4dd92fc1bb51c004c49c2b22263"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">lowerVSPILL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7238a4dd92fc1bb51c004c49c2b22263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293e39e43b6f68064cdfd37061c84128"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">lowerVRELOAD</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a293e39e43b6f68064cdfd37061c84128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e859708ad783a2c412c873b9dea6b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7e859708ad783a2c412c873b9dea6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e69eb4f888c508479dc50ad1346169"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a08e69eb4f888c508479dc50ad1346169">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a08e69eb4f888c508479dc50ad1346169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409d7cf428109f17eaf4a55acc69c9c4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a409d7cf428109f17eaf4a55acc69c9c4">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a409d7cf428109f17eaf4a55acc69c9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57af81688ad5d5144f188fc34991c83f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a57af81688ad5d5144f188fc34991c83f">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a57af81688ad5d5144f188fc34991c83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ace4f3daef15c858412ae8459af318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12ace4f3daef15c858412ae8459af318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575bd978cab5f3910b4882f7f0c58217"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">getOffsetOpcodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a575bd978cab5f3910b4882f7f0c58217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafb9fe0c593f1f94f905d6186e8f712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">getRegisterCostTableIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afafb9fe0c593f1f94f905d6186e8f712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad490ad7663a07141538a6f4049299550"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">getRegAllocationHints</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; Order, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; &amp;Hints, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *Matrix) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad490ad7663a07141538a6f4049299550"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00023">23</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4b15b21859e0755a1426d8b06b973d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b15b21859e0755a1426d8b06b973d06">&#9670;&nbsp;</a></span>RISCVRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RISCVRegisterInfo::RISCVRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>HwMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00052">52</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa4909014e5875c7b2d1cd6fdd7ab7e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4909014e5875c7b2d1cd6fdd7ab7e89">&#9670;&nbsp;</a></span>adjustReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::adjustReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a>&#160;</td>
          <td class="paramname"><em>Flag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>&#160;</td>
          <td class="paramname"><em>RequiredAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00164">164</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00278">llvm::MachineInstrBuilder::setMIFlag()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>, and <a class="el" href="Alignment_8h_source.html#l00141">llvm::MaybeAlign::valueOrOne()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01150">llvm::RISCVFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">eliminateFrameIndex()</a>, and <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00609">llvm::RISCVFrameLowering::emitEpilogue()</a>.</p>

</div>
</div>
<a id="afea15e305a01decf5c19eb0ccedc38a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea15e305a01decf5c19eb0ccedc38a1">&#9670;&nbsp;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">383</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00164">adjustReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="TypeSize_8h_source.html#l00047">llvm::StackOffset::get()</a>, <a class="el" href="TypeSize_8h_source.html#l00052">llvm::StackOffset::getFixed()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02783">llvm::RISCV::isRVVSpill()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00321">lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00252">lowerVSPILL()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00083">llvm::MachineInstr::NoFlags</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a24c02ac750fe944f0902c120ed0e773d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c02ac750fe944f0902c120ed0e773d">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * RISCVRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00386">llvm::RISCVABI::ABI_ILP32</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00388">llvm::RISCVABI::ABI_ILP32D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00387">llvm::RISCVABI::ABI_ILP32F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00390">llvm::RISCVABI::ABI_LP64</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00392">llvm::RISCVABI::ABI_LP64D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00391">llvm::RISCVABI::ABI_LP64F</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="Function_8cpp_source.html#l00640">llvm::Function::hasFnAttribute()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a314b61dda54f91c5b5b16c57495de91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314b61dda54f91c5b5b16c57495de91b">&#9670;&nbsp;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * RISCVRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00628">628</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00386">llvm::RISCVABI::ABI_ILP32</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00388">llvm::RISCVABI::ABI_ILP32D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00387">llvm::RISCVABI::ABI_ILP32F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00390">llvm::RISCVABI::ABI_LP64</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00392">llvm::RISCVABI::ABI_LP64D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00391">llvm::RISCVABI::ABI_LP64F</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="adce425f688e985438ed2aa38300b07b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce425f688e985438ed2aa38300b07b0">&#9670;&nbsp;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t RISCVRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00612">612</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00139">llvm::RISCVII::getFormat()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00032">llvm::RISCVII::InstFormatI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00033">llvm::RISCVII::InstFormatS</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00557">isFrameOffsetLegal()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00510">needsFrameBaseReg()</a>, and <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00594">resolveFrameIndex()</a>.</p>

</div>
</div>
<a id="a7e859708ad783a2c412c873b9dea6b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e859708ad783a2c412c873b9dea6b4e">&#9670;&nbsp;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00622">622</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP()</a>.</p>

</div>
</div>
<a id="a12ace4f3daef15c858412ae8459af318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ace4f3daef15c858412ae8459af318">&#9670;&nbsp;</a></span>getLargestLegalSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RISCVRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00650">650</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="ab2b51b83e4a81bcd5cdc3fcf63835032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b51b83e4a81bcd5cdc3fcf63835032">&#9670;&nbsp;</a></span>getNoPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * RISCVRegisterInfo::getNoPreservedMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00126">126</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a575bd978cab5f3910b4882f7f0c58217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575bd978cab5f3910b4882f7f0c58217">&#9670;&nbsp;</a></span>getOffsetOpcodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::getOffsetOpcodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00657">657</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01564">llvm::DIExpression::appendOffset()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00195">getDwarfRegNum()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="a57af81688ad5d5144f188fc34991c83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57af81688ad5d5144f188fc34991c83f">&#9670;&nbsp;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::RISCVRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00084">84</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad490ad7663a07141538a6f4049299550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad490ad7663a07141538a6f4049299550">&#9670;&nbsp;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Order</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Hints</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *&#160;</td>
          <td class="paramname"><em>Matrix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00691">691</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="SmallSet_8h_source.html#l00164">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="RISCVRegisterInfo_8cpp.html#a2d2b42c7796787474cbae0b36b6117ee">DisableRegAllocHints</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="SmallSet_8h_source.html#l00177">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00044">Matrix</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00359">llvm::MachineRegisterInfo::reg_nodbg_operands()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="afafb9fe0c593f1f94f905d6186e8f712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafb9fe0c593f1f94f905d6186e8f712">&#9670;&nbsp;</a></span>getRegisterCostTableIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RISCVRegisterInfo::getRegisterCostTableIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00685">685</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="a277355964aa533df56cf3e0de6701b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277355964aa533df56cf3e0de6701b3d">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> RISCVRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00090">llvm::RISCVABI::getBPReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00240">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00231">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00136">llvm::RISCVSubtarget::isRegisterReservedByUser()</a>, and <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l14278">llvm::RISCVTargetLowering::getRegisterByName()</a>, and <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00510">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="ad5bb4501e184247db6612f5db02ccd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bb4501e184247db6612f5db02ccd47">&#9670;&nbsp;</a></span>hasReservedSpillSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::hasReservedSpillSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00148">148</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Path_8cpp_source.html#l00235">llvm::sys::path::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00132">FixedCSRFIMap</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>.</p>

</div>
</div>
<a id="ab249b9c1f964160b8283b88d89524e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab249b9c1f964160b8283b88d89524e87">&#9670;&nbsp;</a></span>isAsmClobberable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::isAsmClobberable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="a6a21527d94be9d791694dc9a374b4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a21527d94be9d791694dc9a374b4245">&#9670;&nbsp;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00557">557</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00612">getFrameIndexInstrOffset()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00510">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a293e39e43b6f68064cdfd37061c84128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293e39e43b6f68064cdfd37061c84128">&#9670;&nbsp;</a></span>lowerVRELOAD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::lowerVRELOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00321">321</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02794">llvm::RISCV::isRVVSpillForZvlsseg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="XCoreISelLowering_8h_source.html#l00059">llvm::XCoreISD::LMUL</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a7238a4dd92fc1bb51c004c49c2b22263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7238a4dd92fc1bb51c004c49c2b22263">&#9670;&nbsp;</a></span>lowerVSPILL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::lowerVSPILL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00252">252</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02794">llvm::RISCV::isRVVSpillForZvlsseg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="XCoreISelLowering_8h_source.html#l00059">llvm::XCoreISD::LMUL</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a497ba80da227001f952a7d30cfe0552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497ba80da227001f952a7d30cfe0552f">&#9670;&nbsp;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00574">574</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a019cd64618c63f99af8a18d51edd11e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019cd64618c63f99af8a18d51edd11e6">&#9670;&nbsp;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00510">510</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">llvm::MachineRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00139">llvm::RISCVII::getFormat()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00612">getFrameIndexInstrOffset()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00438">llvm::MachineFrameInfo::getLocalFrameSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00084">getReservedRegs()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00231">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00032">llvm::RISCVII::InstFormatI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00033">llvm::RISCVII::InstFormatS</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00557">isFrameOffsetLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="BitVector_8h_source.html#l00454">llvm::BitVector::test()</a>.</p>

</div>
</div>
<a id="a409d7cf428109f17eaf4a55acc69c9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409d7cf428109f17eaf4a55acc69c9c4">&#9670;&nbsp;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCVRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00079">79</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a08e69eb4f888c508479dc50ad1346169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e69eb4f888c508479dc50ad1346169">&#9670;&nbsp;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCVRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00075">75</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03734d92bfe18e27f139b8a607b246a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03734d92bfe18e27f139b8a607b246a8">&#9670;&nbsp;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RISCVRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00501">501</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="ad2b3e9a806b1c44edf1125a7eeb79801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b3e9a806b1c44edf1125a7eeb79801">&#9670;&nbsp;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00594">594</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00612">getFrameIndexInstrOffset()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>lib/Target/RISCV/<a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a></li>
<li>lib/Target/RISCV/<a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:44:46 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
