#
testinglayout inverter layout
I0
|I7
#
NCSU_TechLib_tsmc03 nmos layout
|N6
|N5
|N4
|N0
#
NCSU_TechLib_tsmc03 pmos layout
|P4
|P3
|P2
|P0
#ISCELL
NCSU_TechLib_tsmc03 metal1 symbolic
I40
gnd!
y
Vdd
xor
x
#ISCELL
NCSU_TechLib_tsmc03 M1_POLY symbolic
I15
I2
I1
I18
I17
I16
I37
#ISCELL
NCSU_TechLib_tsmc03 M1_N symbolic
I5
I4
I3
#ISCELL
NCSU_TechLib_tsmc03 M1_P symbolic
I6
#ISCELL
NCSU_TechLib_tsmc03 M2_M1 symbolic
I26
I25
I23
I24
I21
I27
I19
I10
I20
I11
I9
I12
I22
I14
I13
I8
I7
