Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  2 22:59:53 2022
| Host         : professor running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file CPU_Intergration_0_methodology_drc_routed.rpt -pb CPU_Intergration_0_methodology_drc_routed.pb -rpx CPU_Intergration_0_methodology_drc_routed.rpx
| Design       : CPU_Intergration_0
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 188
+-----------+------------------+--------------------------------------------+------------+
| Rule      | Severity         | Description                                | Violations |
+-----------+------------------+--------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                | 79         |
| DPIR-1    | Warning          | Asynchronous driver check                  | 98         |
| LUTAR-1   | Warning          | LUT drives async reset alert               | 1          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal | 1          |
| SYNTH-10  | Warning          | Wide multiplier                            | 3          |
| TIMING-18 | Warning          | Missing input or output delay              | 5          |
| TIMING-20 | Warning          | Non-clocked latch                          | 1          |
+-----------+------------------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/cycle_h_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[10].cycle_l_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[11].cycle_l_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[12].cycle_l_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[13].cycle_l_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[14].cycle_l_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[15].cycle_l_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[16].cycle_l_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[17].cycle_l_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[18].cycle_l_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[19].cycle_l_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[1].cycle_l_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[20].cycle_l_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[21].cycle_l_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[22].cycle_l_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[23].cycle_l_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[24].cycle_l_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[25].cycle_l_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[26].cycle_l_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[27].cycle_l_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[28].cycle_l_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[29].cycle_l_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[2].cycle_l_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[30].cycle_l_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[31].cycle_l_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[3].cycle_l_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[4].cycle_l_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[5].cycle_l_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[6].cycle_l_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[7].cycle_l_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[8].cycle_l_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk1[9].cycle_l_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[10].cycle_h_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[11].cycle_h_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[12].cycle_h_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[13].cycle_h_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[14].cycle_h_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[15].cycle_h_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[16].cycle_h_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[17].cycle_h_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[18].cycle_h_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[19].cycle_h_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[1].cycle_h_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[20].cycle_h_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[21].cycle_h_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[22].cycle_h_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[23].cycle_h_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[24].cycle_h_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[25].cycle_h_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[26].cycle_h_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[27].cycle_h_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[28].cycle_h_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[29].cycle_h_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[2].cycle_h_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[30].cycle_h_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[31].cycle_h_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[3].cycle_h_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[4].cycle_h_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[5].cycle_h_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[6].cycle_h_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[7].cycle_h_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[8].cycle_h_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_Exe/CSRU/cc/genblk2[9].cycle_h_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/db_0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/db_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[10].counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[11].counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[12].counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[13].counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[14].counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[1].counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[2].counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[3].counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[4].counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[5].counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[6].counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[7].counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[8].counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin reset_sync/genblk1[9].counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult input pin Inst_Exe/ALU/Mult/mult/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__0 input pin Inst_Exe/ALU/Mult/mult__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP Inst_Exe/ALU/Mult/mult__1 input pin Inst_Exe/ALU/Mult/mult__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Inst_Exe/CSRU/cc/timer_con[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_Exe/CSRU/cc/cycle_h_reg[0]/CLR, Inst_Exe/CSRU/cc/cycle_l_reg[0]/CLR, Inst_Exe/CSRU/cc/genblk1[10].cycle_l_reg[10]/CLR, Inst_Exe/CSRU/cc/genblk1[11].cycle_l_reg[11]/CLR, Inst_Exe/CSRU/cc/genblk1[12].cycle_l_reg[12]/CLR, Inst_Exe/CSRU/cc/genblk1[13].cycle_l_reg[13]/CLR, Inst_Exe/CSRU/cc/genblk1[14].cycle_l_reg[14]/CLR, Inst_Exe/CSRU/cc/genblk1[15].cycle_l_reg[15]/CLR, Inst_Exe/CSRU/cc/genblk1[16].cycle_l_reg[16]/CLR, Inst_Exe/CSRU/cc/genblk1[17].cycle_l_reg[17]/CLR, Inst_Exe/CSRU/cc/genblk1[18].cycle_l_reg[18]/CLR, Inst_Exe/CSRU/cc/genblk1[19].cycle_l_reg[19]/CLR, Inst_Exe/CSRU/cc/genblk1[1].cycle_l_reg[1]/CLR, Inst_Exe/CSRU/cc/genblk1[20].cycle_l_reg[20]/CLR, Inst_Exe/CSRU/cc/genblk1[21].cycle_l_reg[21]/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_mem/instr_mem_array_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at Inst_Exe/ALU/Mult/mult of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at Inst_Exe/ALU/Mult/mult__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at Inst_Exe/ALU/Mult/mult__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on CPU_halt relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on done[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on done[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on done[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Inst_Exe/CSRU/ECU_UART/transfer_done_n_reg cannot be properly analyzed as its control pin Inst_Exe/CSRU/ECU_UART/transfer_done_n_reg/G is not reached by a timing clock
Related violations: <none>


