{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554208282428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554208282428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 09:31:22 2019 " "Processing started: Tue Apr 02 09:31:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554208282428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554208282428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554208282428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554208282942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_tb " "Found entity 1: mux4_tb" {  } { { "Testbench/mux4_tb.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/Testbench/mux4_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554208283033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554208283033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554208283038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554208283038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554208283045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554208283045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554208283049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554208283049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554208283053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554208283053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554208283053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4 " "Elaborating entity \"mux4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554208283112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:lowmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:lowmux\"" {  } { { "mux4.sv" "lowmux" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux4.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554208283171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mux2:lowmux\|tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"mux2:lowmux\|tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux2.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554208283219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor mux2:lowmux\|inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"mux2:lowmux\|inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554208283284 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:finalmux\|tristate:t0\|y y " "Converted the fanout from the always-enabled tri-state buffer \"mux2:finalmux\|tristate:t0\|y\" to the node \"y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554208283702 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:highmux\|tristate:t0\|y mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux2:highmux\|tristate:t0\|y\" to the node \"mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554208283702 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:lowmux\|tristate:t0\|y mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux2:lowmux\|tristate:t0\|y\" to the node \"mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/FLOPSMUX/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554208283702 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1554208283702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554208283860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554208284156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554208284156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554208284215 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554208284215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554208284215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554208284215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554208284256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 09:31:24 2019 " "Processing ended: Tue Apr 02 09:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554208284256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554208284256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554208284256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554208284256 ""}
