
*** Running vivado
    with args -log RGB_To_HSV.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_To_HSV.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RGB_To_HSV.tcl -notrace
Command: synth_design -top RGB_To_HSV -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 68912 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 415.449 ; gain = 95.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RGB_To_HSV' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:23]
	Parameter RGB2HSV_Delay_Clk bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Sign_Flag_reg in module RGB_To_HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:147]
WARNING: [Synth 8-5788] Register HSV_Data_Tmp_H_reg in module RGB_To_HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:152]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_HSV' (1#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:23]
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[2] driven by constant 1
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[1] driven by constant 0
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 470.461 ; gain = 150.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 470.461 ; gain = 150.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 470.461 ; gain = 150.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:183]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:183]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.srcs/sources_1/new/RGB_To_HSV.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.461 ; gain = 150.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB_To_HSV 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP HSV_Dividend_H0, operation Mode is: A*(B:0x3c).
DSP Report: operator HSV_Dividend_H0 is absorbed into DSP HSV_Dividend_H0.
DSP Report: Generating DSP HSV_Dividend_S0, operation Mode is: A*(B:0xff).
DSP Report: operator HSV_Dividend_S0 is absorbed into DSP HSV_Dividend_S0.
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[2] driven by constant 1
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[1] driven by constant 0
WARNING: [Synth 8-3917] design RGB_To_HSV has port Delay_Num[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'HSV_Data_Tmp_H_reg[0]' (FDE) to 'HSV_Data_Tmp_H_reg[2]'
INFO: [Synth 8-3886] merging instance 'HSV_Data_Tmp_H_reg[1]' (FDE) to 'HSV_Data_Tmp_H_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HSV_Data_Tmp_H_reg[2] )
INFO: [Synth 8-3886] merging instance 'HSV_Data_Tmp_H_reg[5]' (FDE) to 'HSV_Data_Tmp_H_reg[6]'
WARNING: [Synth 8-3332] Sequential element (HSV_Data_Tmp_H_reg[2]) is unused and will be removed from module RGB_To_HSV.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB_To_HSV  | A*(B:0x3c)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_HSV  | A*(B:0xff)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   108|
|3     |DSP48E1 |     2|
|4     |LUT1    |     5|
|5     |LUT2    |   108|
|6     |LUT3    |   246|
|7     |LUT4    |   114|
|8     |LUT5    |    45|
|9     |LUT6    |    69|
|10    |FDCE    |   118|
|11    |FDPE    |     2|
|12    |FDRE    |     6|
|13    |IBUF    |    26|
|14    |OBUF    |    28|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   878|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 597.000 ; gain = 276.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 597.000 ; gain = 276.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 597.000 ; gain = 276.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 680.520 ; gain = 373.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/RGB2HSV/RGB2HSV.runs/synth_1/RGB_To_HSV.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RGB_To_HSV_utilization_synth.rpt -pb RGB_To_HSV_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 680.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 14:42:53 2019...
