C:/Users/Aadhithan/Documents/Verilog_labs/lab4/JK/jkfflop.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/JK/jkfflop.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module jkfflop

Top level modules:
	jkfflop

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab4/JK/jk_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/JK/jk_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module jk_tb

Top level modules:
	jk_tb

} {} {}}
