# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl" --include "../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"tb_func_synth.v" \
"../../../../../gf12_testbed.srcs/sources_1/new/bitstream_loader.v" \
"../../../../../gf12_testbed.srcs/sources_1/new/clock_divider.v" \
"../../../../../gf12_testbed.srcs/sources_1/new/configuration_manager.v" \
"../../../../../gf12_testbed.srcs/sources_1/new/reset_generator.v" \
"../../../../../gf12_testbed.srcs/sources_1/new/test_top.v" \
"../../../../../gf12_testbed.srcs/sim_1/new/tb.v" \

# Do not sort compile order
nosort
