Fitter report for CPEN391_Project
Mon Mar 29 03:09:08 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Mon Mar 29 03:09:08 2021      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; CPEN391_Project                            ;
; Top-level Entity Name           ; MyComputer_Verilog                         ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 8,652 / 32,070 ( 27 % )                    ;
; Total registers                 ; 14972                                      ;
; Total pins                      ; 338 / 457 ( 74 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 3,151,008 / 4,065,280 ( 78 % )             ;
; Total RAM Blocks                ; 393 / 397 ( 99 % )                         ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1 / 6 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Fast Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.63        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
;     Processor 3            ;   6.8%      ;
;     Processor 4            ;   6.6%      ;
;     Processors 5-7         ;   6.4%      ;
;     Processor 8            ;   6.2%      ;
;     Processors 9-12        ;   4.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing slew rate                    ;
; VGA_SYNC_N          ; Missing slew rate                    ;
; VGA_CLK             ; Missing slew rate                    ;
; VGA_HS              ; Missing slew rate                    ;
; VGA_VS              ; Missing slew rate                    ;
; VGA_B[0]            ; Missing slew rate                    ;
; VGA_B[1]            ; Missing slew rate                    ;
; VGA_B[2]            ; Missing slew rate                    ;
; VGA_B[3]            ; Missing slew rate                    ;
; VGA_B[4]            ; Missing slew rate                    ;
; VGA_B[5]            ; Missing slew rate                    ;
; VGA_B[6]            ; Missing slew rate                    ;
; VGA_B[7]            ; Missing slew rate                    ;
; VGA_G[0]            ; Missing slew rate                    ;
; VGA_G[1]            ; Missing slew rate                    ;
; VGA_G[2]            ; Missing slew rate                    ;
; VGA_G[3]            ; Missing slew rate                    ;
; VGA_G[4]            ; Missing slew rate                    ;
; VGA_G[5]            ; Missing slew rate                    ;
; VGA_G[6]            ; Missing slew rate                    ;
; VGA_G[7]            ; Missing slew rate                    ;
; VGA_R[0]            ; Missing slew rate                    ;
; VGA_R[1]            ; Missing slew rate                    ;
; VGA_R[2]            ; Missing slew rate                    ;
; VGA_R[3]            ; Missing slew rate                    ;
; VGA_R[4]            ; Missing slew rate                    ;
; VGA_R[5]            ; Missing slew rate                    ;
; VGA_R[6]            ; Missing slew rate                    ;
; VGA_R[7]            ; Missing slew rate                    ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CNTNEN                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN                                                                                                                                                                                                                                      ; CNTNEN                   ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SHIFT                    ;                ; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT                                                                                                                                                                                                                                         ; SHIFT                    ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                             ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Blank_L                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:hx711_sck|data_out                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:hx711_sck|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:wifi_rst|data_out                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:wifi_rst|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[13]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[23]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[29]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[31]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~DUPLICATE                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~DUPLICATE                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|t_dav                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|t_dav                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.010                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.011                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.111                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000010~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[5]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[6]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][19]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_goal_set_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_goal_set_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem[0][131]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_dt_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_dt_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_sck_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_sck_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_finished_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_finished_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_finished_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_finished_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_goal_set_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_goal_set_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_goal_set_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_goal_set_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[3]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[3]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[5]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[5]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.DrawLine2                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.DrawLine2~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.DrawPixel                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.DrawPixel~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[13]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[4]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[5]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[9]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[10]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshX[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshX[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[6]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[8]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[8]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[8]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[9]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[11]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_X[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_Y[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_Y[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[4]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|H_Data_On                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|H_Data_On~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[6]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[8]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|address[0]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|address[1]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|address[3]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|address[5]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|state.IDLE                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|state.IDLE_GOAL                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|state.IDLE_GOAL~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPS_Bridge_Mem_FSM:bridge|state.IDLE_START                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; HPS_Bridge_Mem_FSM:bridge|state.IDLE_START~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3|Q0                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3|Q0~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32b|Q0                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32b|Q0~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32c|Q0                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32c|Q0~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U16|iQ                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U16|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22|iQ                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u25|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u25|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_start_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_start_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_r                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_r~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u20|Q[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u20|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u24|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u24|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_parity                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_parity~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.shift_data                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.shift_data~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|diempty                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|diempty~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_r                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_r~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u37|Q[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u37|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][349]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][349]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][386]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][386]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][445]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][445]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][458]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][458]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][489]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][489]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[657]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[657]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[687]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[687]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[717]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[717]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[801]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[801]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[903]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[903]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1032]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1032]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1056]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1056]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1095]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1095]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1116]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1116]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1161]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1161]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1188]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1188]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1197]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1197]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1230]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1230]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1341]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1341]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1359]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1359]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1452]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1452]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1455]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1455]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1515]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1515]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1545]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1545]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1548]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1548]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1587]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1587]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1590]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1590]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1608]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1608]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CS_N                  ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                   ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                  ; PIN_AK3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                  ; PIN_AK2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK               ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                  ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK               ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                   ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; FAN_CTRL                  ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK             ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT             ; PIN_K12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                  ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                  ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                   ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                  ; PIN_AD9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                   ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                  ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                  ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                     ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                     ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_CLK                ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]            ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]            ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]            ; PIN_AJ2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]            ; PIN_AJ1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]            ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]            ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]            ; PIN_AG2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]            ; PIN_AG1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_EMPTY                 ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_FULL                  ; PIN_AG5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_OE_N                  ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RD_N                  ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RESET_N               ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SCL                   ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SDA                   ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_WR_N                  ; PIN_AH5       ; QSF Assignment             ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[0]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[10]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[11]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[12]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[13]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[14]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[15]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[1]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[2]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[3]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[4]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[5]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[6]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[7]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[8]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[9]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[10]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[11]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[12]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[13]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[14]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[15]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[2]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[3]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[4]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[5]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[6]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[7]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[8]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[9]                 ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_CS_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_DIN                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_DOUT                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_SCLK                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_ADCDAT                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_ADCLRCK               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_BCLK                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_DACDAT                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_DACLRCK               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_XCK                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FAN_CTRL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FPGA_I2C_SCLK             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FPGA_I2C_SDAT             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; IRDA_RXD                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; IRDA_TXD                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_CLK                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_CLK2                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_DAT                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_DAT2                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_CLK27                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[0]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[1]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[2]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[3]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[4]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[5]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[6]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[7]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_HS                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_RESET_N                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_VS                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_CLK                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[0]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[1]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[2]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[3]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[4]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[5]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[6]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[7]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_EMPTY                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_FULL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_OE_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_RD_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_RESET_N               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_SCL                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_SDA                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_WR_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 29417 ) ; 0.00 % ( 0 / 29417 )       ; 0.00 % ( 0 / 29417 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 29417 ) ; 0.00 % ( 0 / 29417 )       ; 0.00 % ( 0 / 29417 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                              ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                       ;
; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ;
; sld_hub:auto_hub                                 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0                   ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                                                                        ;
; hard_block:auto_generated_inst                   ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                        ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                       ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                              ; 0.00 % ( 0 / 18868 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 845 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                                 ; 0.00 % ( 0 / 328 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0                   ; 0.00 % ( 0 / 9345 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                   ; 0.00 % ( 0 / 31 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/jared/Desktop/smartcart/hardware/project/quartus/CPEN391_Project.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8,652 / 32,070        ; 27 %  ;
; ALMs needed [=A-B+C]                                        ; 8,652                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11,121 / 32,070       ; 35 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,268                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,586                 ;       ;
;         [c] ALMs used for registers                         ; 3,647                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 620                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,536 / 32,070        ; 8 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 67 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 67                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,439 / 3,207         ; 45 %  ;
;     -- Logic LABs                                           ; 1,377                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 62                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 12,237                ;       ;
;     -- 7 input functions                                    ; 200                   ;       ;
;     -- 6 input functions                                    ; 1,581                 ;       ;
;     -- 5 input functions                                    ; 2,666                 ;       ;
;     -- 4 input functions                                    ; 2,438                 ;       ;
;     -- <=3 input functions                                  ; 5,352                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,432                 ;       ;
; Memory ALUT usage                                           ; 1,145                 ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 1,145                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 14,676                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 13,828 / 64,140       ; 22 %  ;
;         -- Secondary logic registers                        ; 848 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 14,079                ;       ;
;         -- Routing optimization registers                   ; 597                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 338 / 457             ; 74 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 296                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 393 / 397             ; 99 %  ;
; Total MLAB memory bits                                      ; 35,728                ;       ;
; Total block memory bits                                     ; 3,151,008 / 4,065,280 ; 78 %  ;
; Total block memory implementation bits                      ; 4,024,320 / 4,065,280 ; 99 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 14.9% / 14.6% / 15.9% ;       ;
; Peak interconnect usage (total/H/V)                         ; 42.5% / 42.4% / 44.1% ;       ;
; Maximum fan-out                                             ; 8221                  ;       ;
; Highest non-global fan-out                                  ; 6234                  ;       ;
; Total fan-out                                               ; 128222                ;       ;
; Average fan-out                                             ; 3.83                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                      ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6648 / 32070 ( 21 % ) ; 0 / 32070 ( 0 % )                                ; 139 / 32070 ( < 1 % ) ; 2208 / 32070 ( 7 % )           ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6648                  ; 0                                                ; 139                   ; 2208                           ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6955 / 32070 ( 22 % ) ; 0 / 32070 ( 0 % )                                ; 142 / 32070 ( < 1 % ) ; 4025 / 32070 ( 13 % )          ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2609                  ; 0                                                ; 41                    ; 618                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3349                  ; 0                                                ; 80                    ; 158                            ; 0                              ;
;         [c] ALMs used for registers                         ; 937                   ; 0                                                ; 21                    ; 2689                           ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 60                    ; 0                                                ; 0                     ; 560                            ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 369 / 32070 ( 1 % )   ; 0 / 32070 ( 0 % )                                ; 3 / 32070 ( < 1 % )   ; 1823 / 32070 ( 6 % )           ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 62 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                                ; 0 / 32070 ( 0 % )     ; 6 / 32070 ( < 1 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 62                    ; 0                                                ; 0                     ; 6                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                              ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 928 / 3207 ( 29 % )   ; 0 / 3207 ( 0 % )                                 ; 19 / 3207 ( < 1 % )   ; 545 / 3207 ( 17 % )            ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 922                   ; 0                                                ; 19                    ; 489                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 6                     ; 0                                                ; 0                     ; 56                             ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 10622                 ; 0                                                ; 205                   ; 2555                           ; 0                              ;
;     -- 7 input functions                                    ; 192                   ; 0                                                ; 0                     ; 8                              ; 0                              ;
;     -- 6 input functions                                    ; 1403                  ; 0                                                ; 48                    ; 130                            ; 0                              ;
;     -- 5 input functions                                    ; 2033                  ; 0                                                ; 36                    ; 597                            ; 0                              ;
;     -- 4 input functions                                    ; 2327                  ; 0                                                ; 28                    ; 83                             ; 0                              ;
;     -- <=3 input functions                                  ; 4610                  ; 0                                                ; 93                    ; 649                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 961                   ; 0                                                ; 13                    ; 2458                           ; 0                              ;
; Memory ALUT usage                                           ; 57                    ; 0                                                ; 0                     ; 1088                           ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 57                    ; 0                                                ; 0                     ; 1088                           ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                                                  ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 7091 / 64140 ( 11 % ) ; 0 / 64140 ( 0 % )                                ; 123 / 64140 ( < 1 % ) ; 6614 / 64140 ( 10 % )          ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 575 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                                ; 4 / 64140 ( < 1 % )   ; 269 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                                  ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 7164                  ; 0                                                ; 123                   ; 6792                           ; 0                              ;
;         -- Routing optimization registers                   ; 502                   ; 0                                                ; 4                     ; 91                             ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 259                   ; 77                                               ; 0                     ; 0                              ; 2                              ;
; I/O registers                                               ; 120                   ; 176                                              ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 3151008               ; 0                                                ; 0                     ; 0                              ; 0                              ;
; Total block memory implementation bits                      ; 4024320               ; 0                                                ; 0                     ; 0                              ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 393 / 397 ( 98 % )    ; 0 / 397 ( 0 % )                                  ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                                  ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                              ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 38 / 400 ( 9 % )      ; 66 / 400 ( 16 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 40 / 425 ( 9 % )                                 ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                                   ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                               ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                                  ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                                  ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                                ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                                   ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 11065                 ; 82                                               ; 209                   ; 9372                           ; 297                            ;
;     -- Registered Input Connections                         ; 7867                  ; 0                                                ; 135                   ; 7473                           ; 0                              ;
;     -- Output Connections                                   ; 1504                  ; 109                                              ; 816                   ; 34                             ; 18562                          ;
;     -- Registered Output Connections                        ; 1150                  ; 0                                                ; 815                   ; 0                              ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 97594                 ; 5235                                             ; 2057                  ; 41849                          ; 18921                          ;
;     -- Registered Connections                               ; 50575                 ; 100                                              ; 1620                  ; 31096                          ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Top                                                  ; 178                   ; 51                                               ; 542                   ; 1088                           ; 10710                          ;
;     -- CPEN391_Computer_ARM_A9_HPS_hps_io_border:border     ; 51                    ; 140                                              ; 0                     ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 542                   ; 0                                                ; 34                    ; 277                            ; 172                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 1088                  ; 0                                                ; 277                   ; 64                             ; 7977                           ;
;     -- hard_block:auto_generated_inst                       ; 10710                 ; 0                                                ; 172                   ; 7977                           ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 131                   ; 12                                               ; 176                   ; 1700                           ; 301                            ;
;     -- Output Ports                                         ; 708                   ; 46                                               ; 194                   ; 1103                           ; 378                            ;
;     -- Bidir Ports                                          ; 159                   ; 70                                               ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                                ; 3                     ; 574                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                                ; 108                   ; 1089                           ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                                                  ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                                ; 10                    ; 14                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                                ; 60                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                                ; 0                     ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                                ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                                ; 140                   ; 547                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                                ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                                ; 145                   ; 561                            ; 36                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                                ; 123                   ; 1091                           ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 8222                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                              ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 30 / 80 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B       ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B       ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A       ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C       ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B       ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B       ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A       ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A       ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A       ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B       ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B       ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                               ; Removed Component                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Reference Clock Select Blocks                                                                                                                                 ;                                                                                                                                                                        ;
;  CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT ;                                                                                                                                                                        ;
;   --                                                                                                                                                              ; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT ;
; PLL Reconfiguration Blocks                                                                                                                                        ;                                                                                                                                                                        ;
;  CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG      ;                                                                                                                                                                        ;
;   --                                                                                                                                                              ; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG      ;
; Fractional PLLs                                                                                                                                                   ;                                                                                                                                                                        ;
;  CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL    ;                                                                                                                                                                        ;
;   --                                                                                                                                                              ; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                                                    ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                      ;                           ;
;     -- PLL Type                                                                                                                                                                    ; Integer PLL               ;
;     -- PLL Location                                                                                                                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                     ; none                      ;
;     -- PLL Bandwidth                                                                                                                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                                                     ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                                                           ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                                                          ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                                                           ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                                           ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                                                                                                  ; On                        ;
;     -- PLL Fractional Division                                                                                                                                                     ; N/A                       ;
;     -- M Counter                                                                                                                                                                   ; 12                        ;
;     -- N Counter                                                                                                                                                                   ; 2                         ;
;     -- PLL Refclk Select                                                                                                                                                           ;                           ;
;             -- PLL Refclk Select Location                                                                                                                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                  ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                                                     ; N/A                       ;
;             -- CORECLKIN source                                                                                                                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                                                     ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                                                                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                                                     ; N/A                       ;
;     -- PLL Output Counter                                                                                                                                                          ;                           ;
;         -- CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER       ;                           ;
;             -- Output Clock Frequency                                                                                                                                              ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y4_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                              ; Off                       ;
;             -- Duty Cycle                                                                                                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                                           ; 6                         ;
;             -- C Counter PH Mux PRST                                                                                                                                               ; 0                         ;
;             -- C Counter PRST                                                                                                                                                      ; 1                         ;
;         -- Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                                                              ; 30.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                              ; Off                       ;
;             -- Duty Cycle                                                                                                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                                           ; 10                        ;
;             -- C Counter PH Mux PRST                                                                                                                                               ; 0                         ;
;             -- C Counter PRST                                                                                                                                                      ; 1                         ;
;                                                                                                                                                                                    ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                         ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Library Name     ;
+--------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MyComputer_Verilog                                                                                                ; 8651.5 (1.5)         ; 11120.0 (1.7)                    ; 2535.5 (0.2)                                      ; 67.0 (0.0)                       ; 620.0 (0.0)          ; 12237 (3)           ; 14676 (1)                 ; 296 (296)     ; 3151008           ; 393   ; 0          ; 338  ; 0            ; |MyComputer_Verilog                                                                                                                                                                                                                                                                                                                                                                                                ; work             ;
;    |CPEN391_Computer:u0|                                                                                           ; 4877.4 (0.0)         ; 5233.5 (0.0)                     ; 386.6 (0.0)                                       ; 30.5 (0.0)                       ; 0.0 (0.0)            ; 8543 (0)            ; 5786 (0)                  ; 0 (0)         ; 3744              ; 8     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0                                                                                                                                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;       |CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;                |hps_sdram:hps_sdram_inst|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; CPEN391_Computer ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; CPEN391_Computer ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; CPEN391_Computer ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; CPEN391_Computer ;
;                   |hps_sdram_p0:p0|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; CPEN391_Computer ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; CPEN391_Computer ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; CPEN391_Computer ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; CPEN391_Computer ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work             ;
;                                  |ddio_out_uqe:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work             ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; CPEN391_Computer ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; CPEN391_Computer ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; CPEN391_Computer ;
;                   |hps_sdram_pll:pll|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_DT:hx711_dt|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_DT:hx711_dt                                                                                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_SCK:hx711_sck|                                                                       ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:hx711_sck                                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_SCK:path_goal_set|                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:path_goal_set                                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_SCK:path_start|                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:path_start                                                                                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_SCK:wifi_cts|                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:wifi_cts                                                                                                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;       |CPEN391_Computer_HX711_SCK:wifi_rst|                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:wifi_rst                                                                                                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;       |CPEN391_Computer_IO_Bridge:io_bridge|                                                                       ; 29.9 (29.9)          ; 30.2 (30.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge                                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;       |CPEN391_Computer_Interval_Timer:interval_timer|                                                             ; 80.7 (80.7)          ; 90.8 (90.8)                      ; 10.2 (10.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 155 (155)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer                                                                                                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|                                                   ; 438.4 (0.0)          ; 493.7 (0.0)                      ; 56.7 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 675 (0)             ; 521 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |altera_avalon_packets_to_master:transacto|                                                               ; 187.6 (0.0)          ; 195.0 (0.0)                      ; 8.1 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 177 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |packets_to_master:p2m|                                                                                ; 187.6 (187.6)        ; 195.0 (195.0)                    ; 8.1 (8.1)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 282 (282)           ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:fifo|                                                                              ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; work             ;
;                |altsyncram_g0n1:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                    ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                   ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                        ; 212.6 (0.0)          ; 258.6 (0.0)                      ; 46.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 325 (0)             ; 296 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                    ; 211.9 (0.0)          ; 257.8 (0.0)                      ; 46.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 323 (0)             ; 296 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                ; CPEN391_Computer ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                       ; 12.4 (3.6)           ; 23.4 (9.1)                       ; 11.0 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 54 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                    ; CPEN391_Computer ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                    ; 7.9 (7.9)            ; 10.0 (10.0)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                        ; CPEN391_Computer ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                                     ; work             ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 0.1 (0.1)            ; 3.5 (3.5)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                                     ; work             ;
;                |altera_jtag_src_crosser:source_crosser|                                                            ; 4.9 (4.8)            ; 13.1 (8.6)                       ; 8.2 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                         ; CPEN391_Computer ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                     ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                              ; CPEN391_Computer ;
;                      |altera_std_synchronizer:synchronizer|                                                        ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                         ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                              ; 194.0 (186.1)        ; 219.8 (206.7)                    ; 26.3 (21.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 315 (305)           ; 212 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                           ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                   ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                              ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                     ; 2.1 (2.1)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                ; CPEN391_Computer ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                       ; 2.0 (2.0)            ; 4.0 (4.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                  ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                         ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                 ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                           ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                      ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                           ; work             ;
;             |altera_jtag_sld_node:node|                                                                            ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                        ; CPEN391_Computer ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                      ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                   ; 14.3 (14.3)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;          |altera_reset_controller:rst_controller|                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|                                                    ; 424.9 (0.0)          ; 480.2 (0.0)                      ; 59.8 (0.0)                                        ; 4.6 (0.0)                        ; 0.0 (0.0)            ; 658 (0)             ; 511 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge                                                                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_packets_to_master:transacto|                                                               ; 171.1 (0.0)          ; 174.3 (0.0)                      ; 4.8 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 267 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;             |packets_to_master:p2m|                                                                                ; 171.1 (171.1)        ; 174.3 (174.3)                    ; 4.8 (4.8)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 267 (267)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:fifo|                                                                              ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ; work             ;
;                |altsyncram_g0n1:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                     ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                   ; 9.0 (9.0)            ; 10.7 (10.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                        ; 216.2 (0.0)          ; 264.5 (0.0)                      ; 51.2 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 325 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                    ; 215.5 (0.0)          ; 263.7 (0.0)                      ; 51.2 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 323 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                 ; CPEN391_Computer ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                       ; 11.4 (2.6)           ; 25.2 (10.0)                      ; 13.8 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 49 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                     ; CPEN391_Computer ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                    ; 7.8 (7.8)            ; 10.5 (10.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                         ; CPEN391_Computer ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                                      ; work             ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 0.2 (0.2)            ; 3.5 (3.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                                      ; work             ;
;                |altera_jtag_src_crosser:source_crosser|                                                            ; 3.4 (3.2)            ; 12.8 (8.3)                       ; 9.4 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                          ; CPEN391_Computer ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                     ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                               ; CPEN391_Computer ;
;                      |altera_std_synchronizer:synchronizer|                                                        ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                          ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                              ; 200.1 (191.7)        ; 224.2 (210.2)                    ; 27.0 (21.5)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 315 (305)           ; 211 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                            ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                   ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                               ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                     ; 2.1 (2.1)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                 ; CPEN391_Computer ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                       ; 2.0 (2.0)            ; 4.0 (4.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                   ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                              ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                          ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                      ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                  ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                       ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                            ; work             ;
;             |altera_jtag_sld_node:node|                                                                            ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                         ; CPEN391_Computer ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                       ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                   ; 14.1 (14.1)          ; 14.5 (14.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |altera_reset_controller:rst_controller|                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|                                                   ; 72.2 (15.7)          ; 82.3 (17.3)                      ; 10.0 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (35)            ; 110 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|         ; 11.8 (0.0)           ; 12.7 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |scfifo:rfifo|                                                                                         ; 11.8 (0.0)           ; 12.7 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; work             ;
;                |scfifo_3291:auto_generated|                                                                        ; 11.8 (0.0)           ; 12.7 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; work             ;
;                   |a_dpfifo_a891:dpfifo|                                                                           ; 11.8 (0.0)           ; 12.7 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                      ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 5.8 (2.8)            ; 6.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; work             ;
;                         |cntr_vg7:count_usedw|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; work             ;
;                      |dpram_7s81:FIFOram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                   ; work             ;
;                         |altsyncram_b8s1:altsyncram1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                       ; work             ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|         ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |scfifo:wfifo|                                                                                         ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; work             ;
;                |scfifo_3291:auto_generated|                                                                        ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; work             ;
;                   |a_dpfifo_a891:dpfifo|                                                                           ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                      ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 5.8 (2.8)            ; 6.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; work             ;
;                         |cntr_vg7:count_usedw|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; work             ;
;                      |dpram_7s81:FIFOram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                   ; work             ;
;                         |altsyncram_b8s1:altsyncram1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                       ; work             ;
;          |alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                ; 33.0 (33.0)          ; 39.8 (39.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                          ; work             ;
;       |CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|                                                   ; 73.4 (16.7)          ; 82.8 (18.1)                      ; 9.4 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (35)            ; 113 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|         ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |scfifo:rfifo|                                                                                         ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; work             ;
;                |scfifo_3291:auto_generated|                                                                        ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; work             ;
;                   |a_dpfifo_a891:dpfifo|                                                                           ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                      ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 5.8 (2.8)            ; 6.3 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; work             ;
;                         |cntr_vg7:count_usedw|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; work             ;
;                      |dpram_7s81:FIFOram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                   ; work             ;
;                         |altsyncram_b8s1:altsyncram1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                       ; work             ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|         ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |scfifo:wfifo|                                                                                         ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; work             ;
;                |scfifo_3291:auto_generated|                                                                        ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; work             ;
;                   |a_dpfifo_a891:dpfifo|                                                                           ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                      ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 5.8 (2.8)            ; 6.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; work             ;
;                         |cntr_vg7:count_usedw|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; work             ;
;                      |dpram_7s81:FIFOram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                   ; work             ;
;                         |altsyncram_b8s1:altsyncram1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                       ; work             ;
;          |alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                ; 33.1 (33.1)          ; 40.0 (40.0)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                          ; work             ;
;       |CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal                                                                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |altsyncram:the_altsyncram|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                               ; work             ;
;             |altsyncram_n072:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated                                                                                                                                                                                                                                                                ; work             ;
;       |CPEN391_Computer_SDRAM:sdram|                                                                               ; 158.1 (122.3)        ; 177.2 (131.1)                    ; 19.2 (8.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (229)           ; 249 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|                 ; 35.8 (35.8)          ; 46.2 (46.2)                      ; 10.4 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;       |CPEN391_Computer_System_PLL:system_pll|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |CPEN391_Computer_System_PLL_sys_pll:sys_pll|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altera_pll:altera_pll_i|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; work             ;
;       |CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|                                                       ; 3202.2 (0.0)         ; 3351.3 (0.0)                     ; 170.7 (0.0)                                       ; 21.5 (0.0)                       ; 0.0 (0.0)            ; 5628 (0)            ; 3348 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux|                                                  ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux_001|                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                          ; 23.2 (23.2)          ; 23.2 (23.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                          ; 17.7 (17.7)          ; 19.3 (19.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_004|                                          ; 23.7 (23.7)          ; 24.8 (24.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_004                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|                                                      ; 82.3 (77.5)          ; 89.1 (84.2)                      ; 8.5 (8.5)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 185 (179)           ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                  ; 49.4 (45.0)          ; 55.8 (51.5)                      ; 7.7 (7.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 121 (115)           ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                  ; 75.6 (70.9)          ; 87.7 (83.2)                      ; 12.3 (12.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 174 (166)           ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.5 (3.7)            ; 4.5 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                              ; 12.2 (10.0)          ; 12.2 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (33)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                              ; 25.0 (21.4)          ; 27.0 (23.0)                      ; 2.8 (2.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 65 (59)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                              ; 22.2 (16.9)          ; 24.2 (19.3)                      ; 1.9 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (43)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.8 (4.2)            ; 4.8 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                              ; 21.7 (17.1)          ; 22.8 (18.0)                      ; 1.1 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (43)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.7 (3.7)            ; 4.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                              ; 20.8 (17.0)          ; 21.9 (17.8)                      ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (43)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                              ; 13.7 (11.2)          ; 14.1 (11.5)                      ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (35)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|                                              ; 20.5 (16.2)          ; 22.1 (18.0)                      ; 1.6 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (41)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.1 (3.4)            ; 4.1 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|                                              ; 12.2 (10.0)          ; 12.6 (10.2)                      ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                              ; 20.8 (16.8)          ; 23.4 (18.6)                      ; 2.7 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (41)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4.0 (3.7)            ; 4.8 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_012|                                              ; 15.3 (13.0)          ; 17.0 (14.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (42)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_012                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_013|                                              ; 15.7 (13.4)          ; 16.6 (14.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (42)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_013                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router:router|                                                        ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router:router_001|                                                    ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_002:router_002|                                                ; 24.5 (24.5)          ; 25.3 (25.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_003:router_003|                                                ; 21.0 (21.0)          ; 22.8 (22.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_003:router_004|                                                ; 21.0 (21.0)          ; 21.4 (21.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_005:router_005|                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_005:router_006|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_007:router_007|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_009|                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_009                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_010|                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_010                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_011|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_011                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_012|                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_012                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_013|                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_013                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_014|                                                ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_014                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_008:router_016|                                                ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_008:router_016                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_017:router_017|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_017:router_017                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_017:router_018|                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_017:router_018                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux|                                                  ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_001|                                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002|                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                          ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                          ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                          ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_009|                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                          ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                          ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_012:rsp_demux_012|                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_012:rsp_demux_012                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_012:rsp_demux_013|                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_012:rsp_demux_013                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux|                                                      ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                  ; 89.7 (89.7)          ; 98.0 (98.0)                      ; 10.3 (10.3)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 192 (192)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                              ; 51.8 (51.8)          ; 53.9 (53.9)                      ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 106 (106)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                              ; 38.6 (38.6)          ; 38.1 (38.1)                      ; 0.4 (0.4)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 91 (91)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_004|                                              ; 81.0 (81.0)          ; 83.8 (83.8)                      ; 3.9 (3.9)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 199 (199)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_004                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hx711_dt_s1_agent_rdata_fifo|                                                      ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|                                                        ; 23.0 (23.0)          ; 23.2 (23.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hx711_sck_s1_agent_rdata_fifo|                                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|                                                       ; 24.7 (24.7)          ; 26.1 (26.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|                                                ; 14.6 (14.6)          ; 16.8 (16.8)                      ; 2.4 (2.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|                                                  ; 24.3 (24.3)          ; 24.5 (24.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|                                           ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|                                             ; 34.5 (34.5)          ; 35.6 (35.6)                      ; 1.6 (1.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (43)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|                            ; 19.5 (19.5)          ; 20.1 (20.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|                              ; 21.3 (21.3)          ; 22.8 (22.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|                            ; 20.3 (20.3)          ; 20.7 (20.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|                              ; 23.2 (23.2)          ; 24.8 (24.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rdata_fifo|                                              ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rdata_fifo                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|                                                ; 33.7 (33.7)          ; 36.3 (36.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_finished_s1_agent_rdata_fifo|                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_finished_s1_agent_rsp_fifo|                                                   ; 22.3 (22.3)          ; 22.3 (22.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_goal_set_s1_agent_rdata_fifo|                                                 ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_goal_set_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_goal_set_s1_agent_rsp_fifo|                                                   ; 25.3 (25.3)          ; 25.6 (25.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_goal_set_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_start_s1_agent_rdata_fifo|                                                    ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|                                                      ; 25.0 (25.0)          ; 26.1 (26.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                         ; 8.8 (8.8)            ; 9.2 (9.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                  ; work             ;
;                |altsyncram_40n1:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                   ; work             ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                           ; 154.1 (154.1)        ; 157.7 (157.7)                    ; 8.7 (8.7)                                         ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 55 (55)             ; 314 (314)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:wifi_cts_s1_agent_rdata_fifo|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|                                                        ; 25.5 (25.5)          ; 25.9 (25.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:wifi_rst_s1_agent_rdata_fifo|                                                      ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|                                                        ; 26.1 (26.1)          ; 25.6 (25.6)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                             ; 73.3 (36.0)          ; 73.2 (35.8)                      ; 0.5 (0.0)                                         ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 136 (61)            ; 43 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                ; 37.3 (37.3)          ; 37.3 (37.3)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 75 (75)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                          ; 68.0 (38.7)          ; 68.0 (38.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (68)            ; 28 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                        ; CPEN391_Computer ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                ; 29.2 (29.2)          ; 29.3 (29.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                  ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|                                                   ; 50.2 (0.0)           ; 52.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 50.2 (49.2)          ; 52.7 (51.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (78)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|                                                  ; 50.8 (0.0)           ; 52.1 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 50.8 (49.9)          ; 52.1 (50.8)                      ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (76)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|                                             ; 58.8 (0.0)           ; 60.1 (0.0)                       ; 2.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 58.8 (57.9)          ; 60.1 (59.2)                      ; 2.0 (2.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 87 (84)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                           ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|                                        ; 90.2 (0.0)           ; 95.9 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 90.2 (89.9)          ; 95.9 (95.4)                      ; 5.8 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (126)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                      ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|                         ; 55.4 (0.0)           ; 57.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 55.4 (54.2)          ; 57.3 (56.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (87)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                       ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|                         ; 54.7 (0.0)           ; 57.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 54.7 (53.8)          ; 57.3 (55.8)                      ; 2.6 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (87)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                       ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|                                           ; 75.7 (0.0)           ; 78.3 (0.0)                       ; 3.4 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 75.7 (75.4)          ; 78.3 (77.6)                      ; 3.4 (2.9)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 114 (112)           ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:path_finished_s1_burst_adapter|                                              ; 39.2 (0.0)           ; 39.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 39.2 (39.2)          ; 39.4 (39.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|                                              ; 49.6 (0.0)           ; 52.7 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 49.6 (48.7)          ; 52.7 (51.6)                      ; 3.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (78)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:path_start_s1_burst_adapter|                                                 ; 50.7 (0.0)           ; 53.6 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter                                                                                                                                                                                                                                                               ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 50.7 (49.7)          ; 53.6 (52.2)                      ; 2.9 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (79)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                               ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                         ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                      ; 115.4 (0.0)          ; 121.5 (0.0)                      ; 6.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 181 (0)             ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 115.4 (115.0)        ; 121.5 (121.3)                    ; 6.7 (6.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 181 (179)           ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                    ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                              ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|                                           ; 46.8 (0.0)           ; 49.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 46.8 (45.9)          ; 49.0 (48.2)                      ; 2.2 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (73)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|                                                   ; 49.7 (0.0)           ; 51.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 49.7 (48.8)          ; 51.6 (50.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (75)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|                                                   ; 50.3 (0.0)           ; 51.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                      ; 50.3 (49.1)          ; 51.5 (50.1)                      ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (75)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                             ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|                                             ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:hx711_dt_s1_agent|                                                             ; 21.2 (4.0)           ; 21.2 (4.1)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent                                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 17.2 (17.2)          ; 17.2 (17.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:hx711_sck_s1_agent|                                                            ; 21.3 (4.7)           ; 21.5 (4.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent                                                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:interval_timer_s1_agent|                                                       ; 21.8 (4.5)           ; 22.5 (5.0)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent                                                                                                                                                                                                                                                                     ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 17.3 (17.3)          ; 17.5 (17.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:io_bridge_avalon_slave_agent|                                                  ; 25.3 (3.2)           ; 25.7 (3.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (6)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 22.0 (22.0)          ; 22.5 (22.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|                                   ; 19.2 (3.0)           ; 20.0 (3.3)                       ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (7)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.2 (16.2)          ; 16.7 (16.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|                                   ; 19.0 (2.8)           ; 19.7 (3.3)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.2 (16.2)          ; 16.3 (16.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:onchip_sram_goal_s1_agent|                                                     ; 27.8 (3.3)           ; 28.5 (4.0)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (9)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 24.5 (24.5)          ; 24.5 (24.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:path_finished_s1_agent|                                                        ; 21.5 (4.5)           ; 22.0 (4.8)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 17.0 (17.0)          ; 17.2 (17.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:path_goal_set_s1_agent|                                                        ; 20.8 (4.5)           ; 21.0 (4.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:path_start_s1_agent|                                                           ; 22.5 (4.7)           ; 22.8 (4.8)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent                                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 17.8 (17.8)          ; 18.0 (18.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                ; 32.6 (4.6)           ; 32.8 (4.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (10)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                              ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 28.0 (28.0)          ; 28.0 (28.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                     ; 21.0 (4.3)           ; 21.0 (4.5)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                   ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:wifi_cts_s1_agent|                                                             ; 21.7 (4.5)           ; 22.2 (5.0)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_cts_s1_agent                                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 17.2 (17.2)          ; 17.2 (17.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_cts_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:wifi_rst_s1_agent|                                                             ; 21.3 (4.7)           ; 21.6 (5.0)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (10)             ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent                                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 16.6 (16.6)          ; 16.6 (16.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:hx711_dt_s1_translator|                                                   ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_dt_s1_translator                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:hx711_sck_s1_translator|                                                  ; 2.7 (2.7)            ; 4.3 (4.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hx711_sck_s1_translator                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:interval_timer_s1_translator|                                             ; 6.7 (6.7)            ; 9.1 (9.1)                        ; 2.5 (2.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator                                                                                                                                                                                                                                                           ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:io_bridge_avalon_slave_translator|                                        ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_bridge_avalon_slave_translator                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|                         ; 7.4 (7.4)            ; 9.1 (9.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|                         ; 6.4 (6.4)            ; 8.8 (8.8)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:onchip_sram_goal_s1_translator|                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_goal_s1_translator                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:path_finished_s1_translator|                                              ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_finished_s1_translator                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:path_goal_set_s1_translator|                                              ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_goal_set_s1_translator                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:path_start_s1_translator|                                                 ; 3.2 (3.2)            ; 3.9 (3.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:path_start_s1_translator                                                                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                           ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                         ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:wifi_cts_s1_translator|                                                   ; 2.6 (2.6)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_cts_s1_translator                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:wifi_rst_s1_translator|                                                   ; 2.6 (2.6)            ; 4.1 (4.1)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wifi_rst_s1_translator                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                                      ; 10.8 (10.8)          ; 11.5 (11.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                                      ; 7.7 (7.7)            ; 8.6 (8.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                                   ; 15.3 (15.3)          ; 15.4 (15.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                                   ; 9.9 (9.9)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|                                        ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_goal_s1_cmd_width_adapter|       ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_goal_s1_cmd_width_adapter                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_goal_s1_cmd_width_adapter|       ; 47.2 (47.2)          ; 51.7 (51.7)                      ; 6.2 (6.2)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 89 (89)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_goal_s1_cmd_width_adapter                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|                  ; 38.4 (38.4)          ; 42.7 (42.7)                      ; 6.5 (6.5)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 71 (71)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_rd_to_io_bridge_avalon_slave_cmd_width_adapter| ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_rd_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter| ; 40.2 (40.2)          ; 40.2 (40.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter| ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter| ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                               ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|      ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|      ; 15.2 (15.2)          ; 15.7 (15.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter|         ; 10.3 (10.3)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|                    ; 19.0 (19.0)          ; 19.0 (19.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|       ; 34.3 (34.3)          ; 34.8 (34.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|       ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:onchip_sram_goal_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|         ; 21.8 (21.8)          ; 22.5 (22.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|                  ; 28.7 (28.7)          ; 31.3 (31.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|                  ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|                    ; 23.7 (23.7)          ; 28.0 (28.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                                  ; CPEN391_Computer ;
;       |CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|                                                       ; 387.1 (0.0)          ; 428.2 (0.0)                      ; 44.0 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 798 (0)             ; 715 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux|                                                  ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_1_router:router|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux|                                                      ; 29.9 (29.9)          ; 27.7 (27.7)                      ; 0.0 (0.0)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer ;
;          |altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|                                               ; 317.0 (3.7)          ; 358.3 (3.7)                      ; 41.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 629 (8)             ; 703 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent                                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                  ; 43.7 (43.7)          ; 48.5 (48.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                         ; CPEN391_Computer ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                 ; 269.7 (269.7)        ; 306.2 (306.2)                    ; 37.0 (37.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 535 (535)           ; 608 (608)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                        ; CPEN391_Computer ;
;          |altera_merlin_master_agent:jtag_to_hps_bridge_master_agent|                                              ; 4.6 (4.6)            ; 5.7 (5.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent                                                                                                                                                                                                                                                            ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|                                         ; 7.8 (7.8)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter                                                                                                                                                                                                                                                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter|                               ; 25.2 (25.2)          ; 25.2 (25.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                             ; CPEN391_Computer ;
;       |altera_reset_controller:rst_controller|                                                                     ; 3.0 (2.7)            ; 8.5 (5.3)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                     ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                          ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; CPEN391_Computer ;
;       |altera_reset_controller:rst_controller_002|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;       |altera_reset_controller:rst_controller_003|                                                                 ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                 ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; CPEN391_Computer ;
;    |Edge_Detector:goal_edge|                                                                                       ; 0.9 (0.0)            ; 1.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Edge_Detector:goal_edge                                                                                                                                                                                                                                                                                                                                                                        ; work             ;
;       |flop:fdc_1|                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Edge_Detector:goal_edge|flop:fdc_1                                                                                                                                                                                                                                                                                                                                                             ; work             ;
;       |flop:flop_1|                                                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Edge_Detector:goal_edge|flop:flop_1                                                                                                                                                                                                                                                                                                                                                            ; work             ;
;       |flop:flop_2|                                                                                                ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Edge_Detector:goal_edge|flop:flop_2                                                                                                                                                                                                                                                                                                                                                            ; work             ;
;       |flop:flop_3|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Edge_Detector:goal_edge|flop:flop_3                                                                                                                                                                                                                                                                                                                                                            ; work             ;
;    |Graphics_and_Video_Controller:GraphicsController1|                                                             ; 684.9 (0.0)          ; 706.1 (0.0)                      ; 49.7 (0.0)                                        ; 28.5 (0.0)                       ; 0.0 (0.0)            ; 979 (0)             ; 331 (0)                   ; 0 (0)         ; 3147264           ; 385   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1                                                                                                                                                                                                                                                                                                                                              ; work             ;
;       |ColourPallette_2PortRam:inst3|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3                                                                                                                                                                                                                                                                                                                ; work             ;
;          |altsyncram:altsyncram_component|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work             ;
;             |altsyncram_b634:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated                                                                                                                                                                                                                                                 ; work             ;
;       |GraphicsController_Verilog:inst|                                                                            ; 333.0 (333.0)        ; 356.2 (356.2)                    ; 24.6 (24.6)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 552 (552)           ; 274 (274)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst                                                                                                                                                                                                                                                                                                              ; work             ;
;       |GraphicsFrameBufferMemory:inst1|                                                                            ; 313.5 (0.0)          ; 301.2 (0.0)                      ; 14.7 (0.0)                                        ; 27.0 (0.0)                       ; 0.0 (0.0)            ; 355 (0)             ; 21 (0)                    ; 0 (0)         ; 3145728           ; 384   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1                                                                                                                                                                                                                                                                                                              ; work             ;
;          |VideoRamFrameBuffer:inst10|                                                                              ; 173.6 (0.0)          ; 170.3 (0.0)                      ; 10.3 (0.0)                                        ; 13.6 (0.0)                       ; 0.0 (0.0)            ; 211 (0)             ; 11 (0)                    ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10                                                                                                                                                                                                                                                                                   ; work             ;
;             |altsyncram:altsyncram_component|                                                                      ; 173.6 (0.0)          ; 170.3 (0.0)                      ; 10.3 (0.0)                                        ; 13.6 (0.0)                       ; 0.0 (0.0)            ; 211 (0)             ; 11 (0)                    ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work             ;
;                |altsyncram_rv14:auto_generated|                                                                    ; 173.6 (4.2)          ; 170.3 (4.7)                      ; 10.3 (1.3)                                        ; 13.6 (0.9)                       ; 0.0 (0.0)            ; 211 (0)             ; 11 (11)                   ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                    ; work             ;
;                   |decode_l2a:rden_decode_a|                                                                       ; 16.0 (16.0)          ; 21.0 (21.0)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a                                                                                                                                                                                           ; work             ;
;                   |decode_l2a:rden_decode_b|                                                                       ; 18.1 (18.1)          ; 18.0 (18.0)                      ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b                                                                                                                                                                                           ; work             ;
;                   |decode_sma:decode3|                                                                             ; 18.8 (18.8)          ; 19.0 (19.0)                      ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                 ; work             ;
;                   |mux_ahb:mux4|                                                                                   ; 56.8 (56.8)          ; 53.7 (53.7)                      ; 1.3 (1.3)                                         ; 4.4 (4.4)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|mux_ahb:mux4                                                                                                                                                                                                       ; work             ;
;                   |mux_ahb:mux5|                                                                                   ; 59.6 (59.6)          ; 54.0 (54.0)                      ; 1.7 (1.7)                                         ; 7.3 (7.3)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|mux_ahb:mux5                                                                                                                                                                                                       ; work             ;
;          |VideoRamFrameBuffer:inst11|                                                                              ; 139.9 (0.0)          ; 130.8 (0.0)                      ; 4.3 (0.0)                                         ; 13.4 (0.0)                       ; 0.0 (0.0)            ; 144 (0)             ; 10 (0)                    ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11                                                                                                                                                                                                                                                                                   ; work             ;
;             |altsyncram:altsyncram_component|                                                                      ; 139.9 (0.0)          ; 130.8 (0.0)                      ; 4.3 (0.0)                                         ; 13.4 (0.0)                       ; 0.0 (0.0)            ; 144 (0)             ; 10 (0)                    ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work             ;
;                |altsyncram_rv14:auto_generated|                                                                    ; 139.9 (4.3)          ; 130.8 (5.0)                      ; 4.3 (1.7)                                         ; 13.4 (0.9)                       ; 0.0 (0.0)            ; 144 (0)             ; 10 (10)                   ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                    ; work             ;
;                   |decode_sma:decode3|                                                                             ; 19.4 (19.4)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                 ; work             ;
;                   |mux_ahb:mux4|                                                                                   ; 59.0 (59.0)          ; 53.3 (53.3)                      ; 1.0 (1.0)                                         ; 6.7 (6.7)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|mux_ahb:mux4                                                                                                                                                                                                       ; work             ;
;                   |mux_ahb:mux5|                                                                                   ; 57.2 (57.2)          ; 54.0 (54.0)                      ; 1.7 (1.7)                                         ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|mux_ahb:mux5                                                                                                                                                                                                       ; work             ;
;       |GraphicsLCD_Controller_Verilog:inst7|                                                                       ; 35.7 (35.7)          ; 45.8 (45.8)                      ; 10.1 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7                                                                                                                                                                                                                                                                                                         ; work             ;
;       |VGADataMux_Verilog:inst10|                                                                                  ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGADataMux_Verilog:inst10                                                                                                                                                                                                                                                                                                                    ; work             ;
;       |VGA_CLOCK_GEN:inst12|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12                                                                                                                                                                                                                                                                                                                         ; vga_clock_gen    ;
;          |VGA_CLOCK_GEN_0002:vga_clock_gen_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst                                                                                                                                                                                                                                                                                   ; VGA_CLOCK_GEN    ;
;             |altera_pll:altera_pll_i|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; work             ;
;    |HPS_Bridge_Mem_FSM:bridge|                                                                                     ; 143.0 (143.0)        ; 293.7 (293.7)                    ; 151.2 (151.2)                                     ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 78 (78)             ; 567 (567)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|HPS_Bridge_Mem_FSM:bridge                                                                                                                                                                                                                                                                                                                                                                      ; work             ;
;    |OnChipSerialIO:SerialIOPorts|                                                                                  ; 643.3 (0.7)          ; 717.9 (1.0)                      ; 76.6 (0.3)                                        ; 2.0 (0.0)                        ; 60.0 (0.0)           ; 961 (1)             ; 977 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts                                                                                                                                                                                                                                                                                                                                                                   ; work             ;
;       |SerialIODecoder:inst|                                                                                       ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|SerialIODecoder:inst                                                                                                                                                                                                                                                                                                                                              ; work             ;
;       |gh_uart_16550_wb_wrapper:inst11|                                                                            ; 209.2 (0.0)          ; 234.7 (0.0)                      ; 26.6 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 313 (0)             ; 320 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11                                                                                                                                                                                                                                                                                                                                   ; work             ;
;          |gh_edge_det:U3|                                                                                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                    ; work             ;
;          |gh_register_ce:u2|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                 ; work             ;
;          |gh_uart_16550:U1|                                                                                        ; 205.9 (23.0)         ; 231.2 (24.5)                     ; 26.2 (1.6)                                        ; 1.0 (0.1)                        ; 20.0 (0.0)           ; 312 (61)            ; 311 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                 ; 26.7 (6.4)           ; 28.7 (7.4)                       ; 2.6 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 45 (13)             ; 37 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                             ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                          ; 16.4 (16.4)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_register_ce:u1|                                                                                 ; 1.4 (1.4)            ; 2.7 (2.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                           ; work             ;
;                |gh_register_ce:u2|                                                                                 ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                           ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                         ; 12.4 (12.4)          ; 12.8 (12.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                     ; work             ;
;             |gh_decode_3to8:u19|                                                                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_edge_det:U18|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U28a|                                                                                     ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                 ; work             ;
;             |gh_edge_det:U28b|                                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                 ; work             ;
;             |gh_edge_det:U30|                                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U32a|                                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                 ; work             ;
;             |gh_edge_det:U32b|                                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                 ; work             ;
;             |gh_edge_det:U32c|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                 ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                 ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                             ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                 ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                             ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                          ; 40.3 (27.3)          ; 42.0 (29.1)                      ; 1.7 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                      ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                             ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                 ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                              ; work             ;
;                |gh_binary2gray:U1|                                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_gray2binary:U4|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_gray2binary:U5|                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                    ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                               ; 30.5 (19.5)          ; 38.4 (27.2)                      ; 7.9 (7.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                           ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                  ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                 ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                   ; work             ;
;             |gh_jkff:U13|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U14|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U15|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U16|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U17|                                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U22|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U23|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U28c|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                     ; work             ;
;             |gh_jkff:U34|                                                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U35|                                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_register_ce:u12|                                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u20|                                                                                   ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u21|                                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u24|                                                                                   ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u25|                                                                                   ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u26|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_register_ce:u37|                                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                               ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                  ; 25.8 (15.9)          ; 33.2 (19.2)                      ; 7.4 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (31)             ; 39 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                              ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_jkff:U2c|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                  ; work             ;
;                |gh_jkff:U2d|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                  ; work             ;
;                |gh_jkff:U2e|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                  ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                      ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                             ; 0.5 (0.5)            ; 4.0 (4.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                        ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                  ; 21.6 (10.0)          ; 22.6 (10.8)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (19)             ; 26 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                              ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                      ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                        ; work             ;
;       |gh_uart_16550_wb_wrapper:inst3|                                                                             ; 214.5 (0.0)          ; 238.6 (0.0)                      ; 25.1 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 319 (0)             ; 331 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3                                                                                                                                                                                                                                                                                                                                    ; work             ;
;          |gh_edge_det:U3|                                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                     ; work             ;
;          |gh_register_ce:u2|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                  ; work             ;
;          |gh_uart_16550:U1|                                                                                        ; 211.4 (24.8)         ; 235.3 (27.0)                     ; 24.8 (2.3)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 318 (62)            ; 321 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                 ; 27.6 (7.0)           ; 31.2 (8.1)                       ; 4.6 (1.1)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 45 (13)             ; 35 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                              ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                          ; 16.9 (16.9)          ; 17.0 (17.0)                      ; 1.0 (1.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 32 (32)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_register_ce:u1|                                                                                 ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                            ; work             ;
;                |gh_register_ce:u2|                                                                                 ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                            ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                         ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_decode_3to8:u19|                                                                                   ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_edge_det:U18|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_edge_det:U28a|                                                                                     ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U28b|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U30|                                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_edge_det:U32a|                                                                                     ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U32b|                                                                                     ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U32c|                                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                 ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                              ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                 ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                              ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                          ; 40.6 (27.1)          ; 42.5 (29.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 62 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                       ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 11.1 (0.0)           ; 11.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                              ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                 ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                               ; work             ;
;                |gh_binary2gray:U1|                                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_gray2binary:U4|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_gray2binary:U5|                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                     ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                               ; 30.3 (19.3)          ; 36.1 (25.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 61 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                            ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 11.1 (0.0)           ; 11.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                   ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                 ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                    ; work             ;
;             |gh_jkff:U13|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U14|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U15|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U16|                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U17|                                                                                          ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U22|                                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U23|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U28c|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U34|                                                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U35|                                                                                          ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_register_ce:u12|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u20|                                                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u21|                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u24|                                                                                   ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u25|                                                                                   ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u26|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u37|                                                                                   ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                  ; 27.1 (16.0)          ; 32.7 (19.1)                      ; 5.7 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (31)             ; 41 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                               ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.5 (2.5)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_jkff:U2c|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_jkff:U2d|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_jkff:U2e|                                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                             ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                         ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                  ; 21.8 (10.2)          ; 22.1 (10.5)                      ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (19)             ; 31 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                               ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                         ; work             ;
;       |gh_uart_16550_wb_wrapper:inst6|                                                                             ; 215.2 (2.7)          ; 239.1 (2.8)                      ; 23.9 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 320 (6)             ; 326 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6                                                                                                                                                                                                                                                                                                                                    ; work             ;
;          |gh_edge_det:U3|                                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                     ; work             ;
;          |gh_register_ce:u2|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                  ; work             ;
;          |gh_uart_16550:U1|                                                                                        ; 209.4 (22.2)         ; 232.9 (24.5)                     ; 23.5 (2.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 313 (61)            ; 317 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                 ; 27.8 (6.5)           ; 29.8 (7.0)                       ; 2.1 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (13)             ; 37 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                              ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                          ; 16.9 (16.9)          ; 16.9 (16.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_register_ce:u1|                                                                                 ; 2.2 (2.2)            ; 3.8 (3.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                            ; work             ;
;                |gh_register_ce:u2|                                                                                 ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                            ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                         ; 12.3 (12.3)          ; 12.8 (12.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_decode_3to8:u19|                                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_edge_det:U18|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_edge_det:U28a|                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U28b|                                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U30|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                   ; work             ;
;             |gh_edge_det:U32a|                                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U32b|                                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det:U32c|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                  ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                 ; 1.9 (1.9)            ; 2.6 (2.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                              ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                 ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                              ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                          ; 40.5 (27.5)          ; 42.7 (29.6)                      ; 2.2 (2.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 64 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                       ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 10.9 (0.0)           ; 11.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                              ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                 ; 10.9 (10.9)          ; 11.1 (11.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                               ; work             ;
;                |gh_binary2gray:U1|                                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_gray2binary:U4|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                     ; work             ;
;                |gh_gray2binary:U5|                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                     ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                               ; 32.2 (21.1)          ; 36.8 (25.7)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 58 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                            ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                          ; 11.1 (0.0)           ; 11.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                   ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                 ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                    ; work             ;
;             |gh_jkff:U13|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U14|                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U15|                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U16|                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U17|                                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U22|                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U23|                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U28c|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                      ; work             ;
;             |gh_jkff:U34|                                                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_jkff:U35|                                                                                          ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                       ; work             ;
;             |gh_register_ce:u12|                                                                                   ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u20|                                                                                   ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u21|                                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u24|                                                                                   ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u25|                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u26|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_register_ce:u37|                                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                                ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                  ; 25.1 (15.5)          ; 33.2 (18.3)                      ; 8.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (31)             ; 45 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                               ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_jkff:U2c|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_jkff:U2d|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_jkff:U2e|                                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                   ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                             ; 0.5 (0.5)            ; 4.2 (4.2)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                         ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                  ; 22.3 (10.7)          ; 23.2 (11.2)                      ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (19)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                               ; work             ;
;                |gh_counter_integer_down:u1|                                                                        ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_counter_integer_down:u3|                                                                        ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                             ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                         ; work             ;
;    |sld_hub:auto_hub|                                                                                              ; 126.0 (0.5)          ; 141.0 (0.5)                      ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 205 (1)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; altera_sld       ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                ; 125.5 (0.0)          ; 140.5 (0.0)                      ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 204 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                   ; alt_sld_fab      ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                     ; 125.5 (3.2)          ; 140.5 (3.7)                      ; 15.0 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 204 (1)             ; 127 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                               ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab_ident:ident|                                                                  ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                                           ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                          ; 119.7 (0.0)          ; 133.8 (0.0)                      ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                   ; alt_sld_fab      ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                      ; 119.7 (92.0)         ; 133.8 (101.7)                    ; 14.1 (9.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (150)           ; 118 (87)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                      ; work             ;
;                   |sld_rom_sr:hub_info_reg|                                                                        ; 16.3 (16.3)          ; 18.3 (18.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                              ; work             ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                      ; 11.3 (11.3)          ; 13.7 (13.7)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                            ; altera_sld       ;
;    |sld_signaltap:auto_signaltap_0|                                                                                ; 2174.5 (102.7)       ; 4024.5 (484.2)                   ; 1855.5 (382.0)                                    ; 5.5 (0.5)                        ; 560.0 (0.0)          ; 1467 (2)            ; 6883 (1088)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                 ; work             ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                      ; 2071.7 (0.0)         ; 3540.3 (0.0)                     ; 1473.5 (0.0)                                      ; 4.9 (0.0)                        ; 560.0 (0.0)          ; 1465 (0)            ; 5795 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                           ; work             ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                  ; 2071.7 (178.1)       ; 3540.3 (1136.2)                  ; 1473.5 (958.2)                                    ; 4.9 (0.1)                        ; 560.0 (0.0)          ; 1465 (80)           ; 5795 (2270)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                    ; work             ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                       ; 13.8 (9.8)           ; 18.2 (14.3)                      ; 4.5 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                     ; work             ;
;                |lpm_decode:wdecoder|                                                                               ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                 ; work             ;
;                   |decode_vnf:auto_generated|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                       ; work             ;
;                |lpm_mux:mux|                                                                                       ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                         ; work             ;
;                   |mux_clc:auto_generated|                                                                         ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_clc:auto_generated                                                                                                                                                                                  ; work             ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                      ; 561.7 (0.0)          ; 564.2 (0.0)                      ; 2.7 (0.0)                                         ; 0.1 (0.0)                        ; 560.0 (0.0)          ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                    ; work             ;
;                |altsyncram_b784:auto_generated|                                                                    ; 561.7 (560.7)        ; 564.2 (563.0)                    ; 2.7 (2.3)                                         ; 0.1 (0.0)                        ; 560.0 (560.0)        ; 3 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated                                                                                                                                                                                                     ; work             ;
;                   |decode_5la:wr_decode|                                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|decode_5la:wr_decode                                                                                                                                                                                ; work             ;
;                   |mux_qib:rd_mux|                                                                                 ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|mux_qib:rd_mux                                                                                                                                                                                      ; work             ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                     ; work             ;
;             |lpm_shiftreg:status_register|                                                                         ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                       ; work             ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                              ; 4.8 (4.8)            ; 7.5 (7.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                            ; work             ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                           ; 27.8 (27.8)          ; 31.8 (31.8)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                         ; work             ;
;             |sld_ela_control:ela_control|                                                                          ; 942.3 (0.7)          ; 1436.9 (0.7)                     ; 496.5 (0.0)                                       ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 672 (1)             ; 2800 (1)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                        ; work             ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                ; work             ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|            ; 857.7 (0.0)          ; 1356.6 (0.0)                     ; 499.2 (0.0)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 544 (0)             ; 2783 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                 ; work             ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                     ; 397.7 (397.7)        ; 757.9 (757.9)                    ; 360.3 (360.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1695 (1695)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                      ; work             ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                 ; 460.0 (0.0)          ; 598.7 (0.0)                      ; 139.0 (0.0)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 544 (0)             ; 1088 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                  ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                     ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                     ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                     ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                     ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                       ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                     ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                     ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                     ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                     ; 1.4 (1.4)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                      ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                     ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                      ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                     ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                     ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                     ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                     ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1|                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1|                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1|                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1|                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1|                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                      ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1                                                          ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                      ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                      ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                      ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                            ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                           ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                       ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                            ; work             ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                     ; 80.0 (77.4)          ; 78.4 (75.7)                      ; 0.0 (0.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 127 (127)           ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                          ; work             ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                  ; work             ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                     ; 316.4 (5.2)          ; 316.2 (6.3)                      ; 2.7 (1.2)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 607 (11)            ; 592 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                   ; work             ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                         ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                         ; work             ;
;                   |cntr_4ci:auto_generated|                                                                        ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                                                                                 ; work             ;
;                |lpm_counter:read_pointer_counter|                                                                  ; 4.5 (0.0)            ; 6.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                  ; work             ;
;                   |cntr_iti:auto_generated|                                                                        ; 4.5 (4.5)            ; 6.0 (6.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                                                                          ; work             ;
;                |lpm_counter:status_advance_pointer_counter|                                                        ; 4.8 (0.0)            ; 5.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                        ; work             ;
;                   |cntr_u8i:auto_generated|                                                                        ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                                                                                ; work             ;
;                |lpm_counter:status_read_pointer_counter|                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                           ; work             ;
;                   |cntr_kri:auto_generated|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                   ; work             ;
;                |lpm_shiftreg:info_data_shift_out|                                                                  ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                  ; work             ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                   ; 274.6 (274.6)        ; 271.8 (271.8)                    ; 0.0 (0.0)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 543 (543)           ; 544 (544)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                   ; work             ;
;                |lpm_shiftreg:status_data_shift_out|                                                                ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                ; work             ;
;             |sld_rom_sr:crc_rom_sr|                                                                                ; 16.0 (16.0)          ; 18.5 (18.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                              ; work             ;
+--------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_HX711_DT:hx711_dt|read_mux_out                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - GPIO_1~72                                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AF14                                     ; 7836    ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                   ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 4       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:path_goal_set|data_out                                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y39_N32                               ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y57_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[6]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y45_N33                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|always0~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y45_N27                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y45_N51                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y44_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y44_N24                           ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y45_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|WideOr14~1                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y48_N9                           ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y46_N39                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y47_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~1                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y47_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                                                          ; LABCELL_X11_Y49_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~4                                                                                                                                                                                                                                                              ; LABCELL_X11_Y49_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                       ; FF_X12_Y48_N35                               ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~2                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y47_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~2                                                                                                                                                                                                                                                             ; LABCELL_X24_Y48_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y48_N3                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~0                                                                                                                                                                                                                                                            ; LABCELL_X22_Y49_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                            ; LABCELL_X23_Y48_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y46_N36                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y29_N36                          ; 9       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y46_N51                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y46_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|always0~0                                                                                                                       ; LABCELL_X62_Y27_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                           ; FF_X60_Y27_N11                               ; 23      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                ; LABCELL_X10_Y46_N21                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                 ; LABCELL_X64_Y29_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                          ; LABCELL_X61_Y24_N0                           ; 55      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                               ; LABCELL_X63_Y29_N24                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                   ; FF_X64_Y28_N35                               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                ; FF_X65_Y26_N35                               ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]~1                                                                                                                                                                    ; LABCELL_X62_Y26_N6                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                    ; LABCELL_X62_Y29_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                   ; MLABCELL_X59_Y27_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~1                                                                                                                                                                      ; MLABCELL_X65_Y26_N21                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~1                                                                                                                                                                       ; LABCELL_X62_Y25_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                    ; LABCELL_X55_Y25_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                        ; MLABCELL_X59_Y26_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                        ; LABCELL_X62_Y25_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                              ; LABCELL_X57_Y26_N9                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~1                                                                                                                                         ; LABCELL_X60_Y26_N6                           ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~4                                                                                                                                         ; LABCELL_X60_Y26_N0                           ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]~0                                                                                                                                                             ; LABCELL_X62_Y25_N36                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]~2                                                                                                                                                             ; LABCELL_X57_Y26_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                            ; FF_X62_Y28_N32                               ; 47      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y46_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|out_data[5]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y49_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; FF_X50_Y32_N53                               ; 263     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|WideOr14~0                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y41_N9                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y42_N39                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y42_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                                ; LABCELL_X46_Y42_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~3                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N3                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                        ; FF_X47_Y36_N35                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y36_N39                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                             ; LABCELL_X45_Y47_N21                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                             ; LABCELL_X45_Y47_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                             ; LABCELL_X48_Y44_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                              ; LABCELL_X48_Y46_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y42_N27                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y31_N9                           ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y42_N24                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y42_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|always0~0                                                                                                                        ; LABCELL_X68_Y29_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                            ; FF_X66_Y31_N47                               ; 20      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                 ; LABCELL_X57_Y36_N36                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                  ; LABCELL_X75_Y30_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                           ; MLABCELL_X65_Y29_N24                         ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                ; LABCELL_X74_Y30_N15                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                    ; FF_X66_Y30_N34                               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                 ; FF_X67_Y30_N17                               ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]~1                                                                                                                                                                     ; MLABCELL_X65_Y29_N21                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                     ; LABCELL_X73_Y30_N45                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                    ; LABCELL_X67_Y28_N30                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~1                                                                                                                                                                       ; LABCELL_X67_Y30_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~1                                                                                                                                                                        ; MLABCELL_X65_Y29_N18                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                     ; LABCELL_X66_Y27_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                         ; LABCELL_X73_Y28_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                         ; MLABCELL_X65_Y29_N48                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                               ; LABCELL_X67_Y27_N36                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                           ; MLABCELL_X72_Y27_N36                         ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                                                           ; MLABCELL_X72_Y27_N18                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]~0                                                                                                                                                              ; MLABCELL_X65_Y29_N36                         ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]~2                                                                                                                                                              ; LABCELL_X67_Y27_N0                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                             ; FF_X62_Y32_N38                               ; 43      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y36_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|out_data[5]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y36_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X50_Y32_N32                               ; 258     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~1                                                                                                                                                   ; LABCELL_X66_Y34_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~1                                                                                                                                                   ; MLABCELL_X65_Y33_N0                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; LABCELL_X63_Y30_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                     ; LABCELL_X62_Y30_N12                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X62_Y30_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                                     ; LABCELL_X62_Y30_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X61_Y33_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_wr                                                                                                                                                                                                                                                                                                                                    ; FF_X52_Y35_N29                               ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|ien_AE~2                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y35_N51                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y34_N54                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|read_0                                                                                                                                                                                                                                                                                                                                     ; FF_X53_Y36_N35                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y34_N27                          ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~1                                                                                                                                                   ; LABCELL_X70_Y34_N48                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~1                                                                                                                                                   ; LABCELL_X63_Y34_N54                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y29_N0                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                     ; LABCELL_X71_Y29_N9                           ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X71_Y29_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                                     ; LABCELL_X71_Y29_N12                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_rd~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y34_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_wr                                                                                                                                                                                                                                                                                                                                    ; FF_X63_Y34_N23                               ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|ien_AE~2                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y34_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|rd_wfifo                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y34_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|read_0                                                                                                                                                                                                                                                                                                                                     ; FF_X56_Y35_N29                               ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|wr_rfifo                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y34_N27                          ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y22_N6                           ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y22_N33                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[11]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y20_N51                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                      ; FF_X39_Y19_N38                               ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y4_N1                    ; 5289    ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                      ; LABCELL_X27_Y52_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y52_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                      ; LABCELL_X23_Y44_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y44_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                          ; MLABCELL_X21_Y51_N54                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y51_N36                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X12_Y42_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X12_Y42_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X22_Y43_N0                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y43_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N54                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y40_N36                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X27_Y41_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y41_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; MLABCELL_X28_Y42_N0                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y42_N12                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X35_Y44_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y44_N0                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X18_Y41_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y41_N18                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X19_Y42_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y42_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; MLABCELL_X21_Y41_N48                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_003:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y41_N15                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X50_Y38_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y38_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X45_Y38_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_012:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y38_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_001|src2_valid                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y49_N18                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002|src0_valid                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y45_N51                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux|src2_valid~0                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y49_N48                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_dt_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y47_N48                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hx711_sck_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y38_N54                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y43_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y43_N0                           ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y45_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y45_N12                          ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X51_Y33_N33                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X55_Y36_N21                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y35_N27                         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y35_N48                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y49_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_goal_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y50_N36                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_finished_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y40_N0                            ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_goal_set_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y37_N24                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:path_start_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y39_N36                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y35_N30                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y35_N15                         ; 7       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N24                           ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N39                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N18                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N57                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N36                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N21                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y50_N54                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y50_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N8                                 ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N32                                ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N35                                ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N14                                ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N50                                ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                      ; FF_X9_Y50_N53                                ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y45_N3                            ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_cts_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y37_N39                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wifi_rst_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y38_N30                         ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0                                                                                                                                                                                                                    ; LABCELL_X36_Y51_N15                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|wready~1                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y52_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0                                                                                                                                                                                                                 ; LABCELL_X33_Y41_N36                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y42_N18                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X35_Y44_N18                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X37_Y44_N42                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X35_Y43_N2                                ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_dt_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X34_Y44_N8                                ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; MLABCELL_X28_Y42_N21                         ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X34_Y38_N48                         ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X39_Y40_N2                                ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hx711_sck_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X35_Y38_N41                               ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                 ; LABCELL_X22_Y43_N57                          ; 51      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                  ; LABCELL_X12_Y43_N12                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                      ; FF_X18_Y42_N32                               ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                              ; FF_X13_Y44_N35                               ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X23_Y44_N24                          ; 55      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                    ; LABCELL_X17_Y44_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X16_Y45_N12                          ; 66      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                 ; FF_X27_Y45_N2                                ; 80      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                         ; FF_X15_Y44_N8                                ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                             ; LABCELL_X50_Y38_N15                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                              ; LABCELL_X53_Y36_N21                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                  ; FF_X47_Y40_N56                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                          ; FF_X50_Y39_N35                               ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                             ; LABCELL_X45_Y38_N9                           ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                              ; MLABCELL_X52_Y36_N12                         ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                  ; FF_X47_Y38_N2                                ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                          ; FF_X46_Y35_N38                               ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LABCELL_X27_Y52_N30                          ; 54      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                       ; LABCELL_X18_Y52_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LABCELL_X18_Y51_N42                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                    ; FF_X19_Y51_N35                               ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_goal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                            ; FF_X18_Y52_N38                               ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LABCELL_X37_Y41_N0                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X13_Y40_N48                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                       ; FF_X11_Y39_N8                                ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_finished_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                               ; FF_X11_Y41_N50                               ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LABCELL_X19_Y39_N0                           ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X22_Y39_N36                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                       ; FF_X19_Y40_N56                               ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_goal_set_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                               ; FF_X18_Y39_N8                                ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                     ; LABCELL_X18_Y41_N21                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                      ; MLABCELL_X15_Y40_N42                         ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                          ; FF_X18_Y40_N32                               ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:path_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                  ; FF_X17_Y41_N2                                ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                          ; MLABCELL_X21_Y51_N0                          ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                  ; LABCELL_X13_Y50_N45                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                           ; LABCELL_X11_Y50_N48                          ; 90      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                               ; FF_X27_Y54_N5                                ; 109     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                       ; FF_X13_Y50_N14                               ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LABCELL_X12_Y42_N15                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LABCELL_X10_Y42_N48                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                    ; FF_X11_Y43_N56                               ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                            ; FF_X11_Y42_N8                                ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X27_Y41_N24                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X30_Y39_N18                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X31_Y40_N2                                ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_cts_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X30_Y40_N8                                ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; MLABCELL_X34_Y40_N15                         ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X29_Y38_N30                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X27_Y39_N56                               ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wifi_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X29_Y39_N8                                ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y45_N21                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_dt_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                   ; LABCELL_X31_Y47_N12                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y38_N15                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hx711_sck_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                                  ; LABCELL_X37_Y38_N12                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                      ; LABCELL_X13_Y43_N42                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                             ; LABCELL_X10_Y44_N24                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                        ; LABCELL_X12_Y45_N33                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                              ; LABCELL_X13_Y45_N24                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                  ; LABCELL_X55_Y34_N51                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                         ; LABCELL_X55_Y36_N39                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                  ; MLABCELL_X59_Y35_N42                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                         ; LABCELL_X56_Y35_N45                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                    ; LABCELL_X17_Y50_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                           ; MLABCELL_X15_Y53_N24                         ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                 ; LABCELL_X17_Y50_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_goal_s1_agent|m0_write~0                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y51_N51                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                       ; LABCELL_X9_Y40_N12                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_finished_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                              ; LABCELL_X9_Y40_N18                           ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y37_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_goal_set_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                              ; LABCELL_X23_Y37_N0                           ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                          ; LABCELL_X17_Y39_N45                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:path_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                 ; LABCELL_X17_Y39_N24                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                               ; MLABCELL_X6_Y50_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                      ; LABCELL_X4_Y50_N0                            ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                            ; MLABCELL_X6_Y50_N51                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                    ; LABCELL_X9_Y42_N30                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                           ; LABCELL_X9_Y42_N42                           ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_cts_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y39_N45                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_cts_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                   ; LABCELL_X33_Y37_N24                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; MLABCELL_X28_Y38_N9                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wifi_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                                   ; MLABCELL_X28_Y38_N0                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                                            ; LABCELL_X30_Y51_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                 ; LABCELL_X35_Y51_N24                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y51_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|always1~0                                                                                                                                                                                                                                                                ; LABCELL_X22_Y42_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~1                                                                                                                                                                                                                                                           ; LABCELL_X22_Y42_N24                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|always1~0                                                                                                                                                                                                                                                                ; LABCELL_X33_Y41_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X18_Y46_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y47_N57                         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_goal_s1_cmd_width_adapter|byte_cnt_reg[2]~0                                                                                                                                                                                                                            ; LABCELL_X30_Y51_N9                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_goal_s1_cmd_width_adapter|count[1]~1                                                                                                                                                                                                                                   ; MLABCELL_X39_Y52_N54                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_goal_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                      ; FF_X39_Y52_N38                               ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5]~0                                                                                                                                                                                                                                        ; LABCELL_X29_Y50_N42                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0]~1                                                                                                                                                                                                                                              ; MLABCELL_X39_Y52_N33                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                 ; FF_X39_Y52_N47                               ; 75      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|byte_cnt_reg[2]~0                                                                                                                                                                                                                      ; LABCELL_X30_Y43_N57                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                ; FF_X30_Y43_N8                                ; 54      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                              ; MLABCELL_X15_Y45_N18                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|always10~1                                                                                                                                                                                                                                  ; MLABCELL_X15_Y45_N45                         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[8]~0                                                                                                                                                                                                                            ; MLABCELL_X21_Y45_N51                         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                     ; FF_X21_Y45_N50                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter|address_reg[24]~1                                                                                                                                                                                                                              ; MLABCELL_X34_Y51_N6                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_onchip_sram_goal_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                        ; FF_X30_Y51_N17                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4]~0                                                                                                                                                                                                                                         ; LABCELL_X29_Y50_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                   ; FF_X29_Y50_N38                               ; 83      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                                    ; LABCELL_X18_Y50_N24                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0                                                                                                                                                                                                                                   ; LABCELL_X16_Y52_N54                          ; 68      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_goal_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|always10~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y50_N36                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                                               ; LABCELL_X9_Y49_N33                           ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0                                                                                                                                                                                                                                              ; MLABCELL_X8_Y49_N30                          ; 143     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                ; LABCELL_X13_Y47_N57                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N0                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N42                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N45                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N48                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N51                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y43_N57                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                    ; LABCELL_X42_Y43_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N45                          ; 78      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N9                           ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                       ; LABCELL_X37_Y46_N36                          ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                       ; LABCELL_X42_Y48_N3                           ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                       ; LABCELL_X42_Y48_N33                          ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N15                          ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N24                          ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                   ; LABCELL_X46_Y49_N57                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[1]~1                                                                                                                                                                                                                                                    ; LABCELL_X45_Y49_N21                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y46_N24                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y32_N42                          ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                       ; FF_X39_Y52_N2                                ; 915     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                  ; FF_X40_Y35_N40                               ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y35_N5                                ; 3613    ; Async. clear, Async. load                           ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y35_N5                                ; 101     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Edge_Detector:goal_edge|flop:fdc_1|out                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y37_N31                               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|ColourPallette_WE_H                                                                                                                                                                                                                                                                                                                   ; FF_X24_Y75_N4                                ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[0]~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y61_N42                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[0]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y59_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[8]~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y59_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.DrawLine1                                                                                                                                                                                                                                                                                                                ; FF_X30_Y59_N8                                ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.PalletteReProgram                                                                                                                                                                                                                                                                                                        ; FF_X30_Y59_N32                               ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.ReadPixel2                                                                                                                                                                                                                                                                                                               ; FF_X28_Y57_N14                               ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[15]~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y62_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[7]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y62_N36                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[15]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y61_N24                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X2[7]~1                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y61_N27                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[15]~1                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y64_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[7]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y62_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[15]~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y62_N18                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y2[7]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y62_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshX[15]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y62_N30                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshX[15]~2                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y60_N57                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[14]~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y62_N18                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|bshY[14]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y62_N24                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_Y[12]~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y62_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|current_Y[5]~18                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y62_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|err[5]~4                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y62_N48                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2979w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2996w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N30                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3006w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3016w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3026w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3036w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3046w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3056w[3]~0                                                                                                                                                                                                  ; LABCELL_X35_Y36_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3078w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3089w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3099w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3109w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N30                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3119w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3129w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3139w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3149w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3170w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3181w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3191w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3201w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3211w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3221w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3231w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y44_N30                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3241w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y36_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3262w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3273w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3283w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3293w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3303w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3313w[3]                                                                                                                                                                                                    ; LABCELL_X30_Y54_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3323w[3]~0                                                                                                                                                                                                  ; LABCELL_X30_Y54_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode2996w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y47_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3006w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y38_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3016w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y47_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3026w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y38_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3036w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y47_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3046w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y38_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3056w[3]~0                                                                                                                                                                                                  ; LABCELL_X33_Y47_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3078w[3]                                                                                                                                                                                                    ; LABCELL_X40_Y42_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3089w[3]                                                                                                                                                                                                    ; LABCELL_X40_Y42_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3099w[3]                                                                                                                                                                                                    ; LABCELL_X40_Y42_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3109w[3]                                                                                                                                                                                                    ; LABCELL_X40_Y42_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3119w[3]                                                                                                                                                                                                    ; LABCELL_X36_Y41_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3129w[3]                                                                                                                                                                                                    ; LABCELL_X36_Y41_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3139w[3]                                                                                                                                                                                                    ; LABCELL_X36_Y41_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3149w[3]                                                                                                                                                                                                    ; LABCELL_X36_Y41_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3170w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3181w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3191w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3201w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3211w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3221w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N30                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3231w[3]                                                                                                                                                                                                    ; LABCELL_X33_Y47_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3241w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3262w[3]                                                                                                                                                                                                    ; LABCELL_X40_Y42_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3273w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y42_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3283w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y58_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3293w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y58_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3303w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y58_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3313w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y58_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3323w[3]                                                                                                                                                                                                    ; LABCELL_X37_Y58_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3333w[3]                                                                                                                                                                                                    ; LABCELL_X33_Y47_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N24                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y47_N24                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N9                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y38_N51                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N0                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~1                                                                                                                                                                                                        ; LABCELL_X33_Y38_N36                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N3                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y38_N39                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N54                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N42                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N57                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N21                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N21                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N30                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y41_N27                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N0                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N18                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N42                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N21                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N45                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N33                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N27                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N57                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N54                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y42_N24                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N18                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N45                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N57                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N39                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y51_N48                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y38_N48                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y51_N27                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y38_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y51_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                                        ; LABCELL_X33_Y38_N9                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y51_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N24                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N27                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N45                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y37_N36                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y37_N54                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y37_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                          ; LABCELL_X36_Y37_N3                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N12                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N36                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N15                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                          ; LABCELL_X40_Y42_N39                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N30                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N54                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N57                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                          ; LABCELL_X33_Y38_N33                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N36                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N42                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N27                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N0                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N51                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N9                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N6                           ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y58_N48                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Equal0~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y57_N9                           ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Equal4~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y57_N3                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock                                                                                                                                                                                                                                                                                                                          ; FF_X31_Y57_N47                               ; 14      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|always2~4                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y57_N30                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 24      ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|WideOr8                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y37_N42                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[0]~5                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y35_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[100]~7                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[112]~8                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[128]~10                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[144]~11                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[160]~12                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[16]~13                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[176]~14                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[192]~15                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[208]~16                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y36_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[224]~17                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y36_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[240]~18                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y36_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[256]~19                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y37_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[32]~20                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[48]~21                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[64]~22                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|goal_data[80]~23                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[0]~4                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y37_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[100]~5                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[112]~6                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[128]~7                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[144]~8                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[160]~9                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[16]~10                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y37_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[176]~11                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[192]~12                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[208]~13                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[224]~14                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[240]~15                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[256]~16                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y37_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[32]~17                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y37_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[48]~18                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[64]~19                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N57                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HPS_Bridge_Mem_FSM:bridge|start_data[80]~20                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y35_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y59_N48                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y58_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y62_N54                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y58_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y58_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[1]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y56_N30                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y58_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y58_N12                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y58_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y61_N42                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y56_N57                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y56_N15                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_CE~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y56_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                        ; FF_X19_Y56_N38                               ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[3]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y61_N3                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y61_N12                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y61_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                             ; FF_X17_Y61_N47                               ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y57_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y57_N30                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y57_N9                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~2                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y57_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[7]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y60_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ~1                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y58_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y59_N45                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y59_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y62_N24                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y59_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y59_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[3]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y60_N54                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y60_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y59_N12                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~7                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y59_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~8                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y61_N57                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y57_N0                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y58_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_CE~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y57_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                         ; FF_X11_Y58_N2                                ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y60_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[1]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y60_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y60_N24                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                              ; FF_X13_Y60_N56                               ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y60_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y61_N39                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y59_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y61_N48                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y59_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ~1                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y61_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y59_N42                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y60_N6                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y63_N15                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y60_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y60_N36                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[4]~1                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y59_N57                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y60_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y59_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y60_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_decode_3to8:u19|Y~4                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y60_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[4]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y60_N30                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_CE~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y62_N6                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y62_N42                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                         ; FF_X21_Y62_N44                               ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y58_N30                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y58_N45                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y59_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                              ; FF_X24_Y58_N44                               ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y61_N30                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y61_N39                         ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y61_N15                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y61_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y61_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ~1                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y60_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 3124    ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; FF_X57_Y30_N23                               ; 142     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                               ; LABCELL_X57_Y27_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                                                                                               ; LABCELL_X57_Y30_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9                                                                                                                                                               ; LABCELL_X60_Y30_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~14                                                                                                                                                              ; LABCELL_X60_Y30_N27                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~19                                                                                                                                                              ; LABCELL_X60_Y30_N36                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                                                                                                                                                                 ; FF_X56_Y28_N23                               ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]                                                                                                                                                                 ; FF_X56_Y28_N29                               ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~9                                                                                                                                                                 ; LABCELL_X60_Y31_N39                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~19                                                                                                                                                               ; LABCELL_X60_Y29_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~12                                                                                                                                                       ; LABCELL_X57_Y31_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~16                                                                                                                                                       ; LABCELL_X60_Y30_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]~20                                                                                                                                                       ; LABCELL_X57_Y31_N57                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]~3                                                                                                                                          ; LABCELL_X57_Y27_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                                        ; MLABCELL_X59_Y29_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; FF_X57_Y30_N35                               ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; FF_X56_Y30_N35                               ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; FF_X57_Y30_N8                                ; 183     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; FF_X57_Y30_N14                               ; 27      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                             ; LABCELL_X57_Y30_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                     ; LABCELL_X57_Y30_N18                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; FF_X57_Y30_N47                               ; 188     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                         ; LABCELL_X57_Y27_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                                                   ; LABCELL_X55_Y27_N30                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                                                   ; LABCELL_X55_Y27_N0                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|decode_5la:wr_decode|eq_node[0]                                                                                                                                                                                              ; LABCELL_X55_Y27_N27                          ; 544     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|decode_5la:wr_decode|eq_node[1]                                                                                                                                                                                              ; LABCELL_X55_Y27_N24                          ; 544     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                ; LABCELL_X55_Y26_N9                           ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y25_N30                          ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y25_N6                           ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                   ; FF_X56_Y27_N32                               ; 2332    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~1                                                                                                                                                                                                                                                           ; LABCELL_X56_Y25_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~1                                                                                                                                                                                                                                                        ; LABCELL_X56_Y29_N42                          ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                                              ; LABCELL_X56_Y27_N57                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                               ; LABCELL_X55_Y26_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                                   ; LABCELL_X50_Y25_N39                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                         ; MLABCELL_X52_Y24_N57                         ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|cout_actual                                                                                                                              ; LABCELL_X51_Y24_N45                          ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|cout_actual                                                                                                                                             ; LABCELL_X50_Y25_N42                          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                                                ; LABCELL_X45_Y16_N0                           ; 1       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                          ; MLABCELL_X52_Y24_N27                         ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                             ; LABCELL_X51_Y24_N3                           ; 544     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                               ; LABCELL_X51_Y24_N18                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                                      ; MLABCELL_X52_Y24_N18                         ; 1       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                                                   ; MLABCELL_X52_Y25_N42                         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y26_N36                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                                                               ; LABCELL_X57_Y24_N33                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y25_N12                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y25_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y26_N0                           ; 1715    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                            ; PIN_AF14                              ; 7836    ; Global Clock         ; GCLK5            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK11           ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]       ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 5289    ; Global Clock         ; GCLK2            ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                               ; FF_X40_Y35_N5                         ; 3613    ; Global Clock         ; GCLK1            ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 24      ; Global Clock         ; GCLK7            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                                                                                       ; 6234    ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                               ; 3124    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                      ; 2332    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                              ; 1715    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                ; 1090    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                ; 1090    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                ; 1090    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                ; 1090    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; 1090    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[4]                   ; 1088    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[3]                   ; 1088    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[2]                   ; 1088    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[1]                   ; 1088    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[0]                   ; 1088    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[5]                                                                                                                          ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[4]                                                                                                                          ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[3]                                                                                                                          ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[2]                                                                                                                          ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[1]                                                                                                                          ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[0]                                                                                                                          ; 1024    ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; 915     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|decode_5la:wr_decode|eq_node[0] ; 544     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|decode_5la:wr_decode|eq_node[1] ; 544     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                ; 544     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|rdaddr_reg[5]                   ; 544     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X58_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X76_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X69_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X69_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X76_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                        ; M10K_X69_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; True Dual Port   ; Single Clock ; 34           ; 16           ; 34           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 544     ; 34                          ; 16                          ; 34                          ; 16                          ; 544                 ; 1           ; 0          ; None                        ; M10K_X14_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                        ; M10K_X58_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 1536    ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 1           ; 0          ; ColourPallette_2PortRam.mif ; M10K_X14_Y79_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Yes                                         ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; True Dual Port   ; Dual Clocks  ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0          ; None                        ; M10K_X5_Y2_N0, M10K_X5_Y3_N0, M10K_X14_Y13_N0, M10K_X5_Y12_N0, M10K_X5_Y32_N0, M10K_X14_Y25_N0, M10K_X49_Y7_N0, M10K_X49_Y18_N0, M10K_X14_Y29_N0, M10K_X5_Y52_N0, M10K_X14_Y7_N0, M10K_X5_Y47_N0, M10K_X5_Y41_N0, M10K_X26_Y55_N0, M10K_X49_Y65_N0, M10K_X26_Y65_N0, M10K_X14_Y20_N0, M10K_X14_Y26_N0, M10K_X26_Y16_N0, M10K_X14_Y4_N0, M10K_X14_Y28_N0, M10K_X26_Y26_N0, M10K_X26_Y14_N0, M10K_X5_Y39_N0, M10K_X5_Y42_N0, M10K_X14_Y48_N0, M10K_X14_Y34_N0, M10K_X14_Y53_N0, M10K_X5_Y48_N0, M10K_X5_Y51_N0, M10K_X14_Y58_N0, M10K_X14_Y54_N0, M10K_X5_Y13_N0, M10K_X14_Y3_N0, M10K_X26_Y2_N0, M10K_X38_Y4_N0, M10K_X14_Y16_N0, M10K_X41_Y3_N0, M10K_X26_Y5_N0, M10K_X14_Y19_N0, M10K_X14_Y1_N0, M10K_X14_Y45_N0, M10K_X5_Y14_N0, M10K_X5_Y49_N0, M10K_X14_Y38_N0, M10K_X14_Y50_N0, M10K_X14_Y55_N0, M10K_X38_Y54_N0, M10K_X26_Y39_N0, M10K_X14_Y23_N0, M10K_X5_Y5_N0, M10K_X26_Y11_N0, M10K_X26_Y10_N0, M10K_X14_Y15_N0, M10K_X38_Y14_N0, M10K_X5_Y35_N0, M10K_X5_Y36_N0, M10K_X5_Y37_N0, M10K_X14_Y41_N0, M10K_X5_Y46_N0, M10K_X5_Y40_N0, M10K_X5_Y55_N0, M10K_X41_Y55_N0, M10K_X26_Y63_N0, M10K_X14_Y17_N0, M10K_X14_Y11_N0, M10K_X5_Y7_N0, M10K_X14_Y12_N0, M10K_X49_Y5_N0, M10K_X14_Y27_N0, M10K_X14_Y8_N0, M10K_X5_Y10_N0, M10K_X26_Y4_N0, M10K_X41_Y62_N0, M10K_X14_Y31_N0, M10K_X5_Y45_N0, M10K_X14_Y52_N0, M10K_X5_Y50_N0, M10K_X14_Y63_N0, M10K_X26_Y64_N0, M10K_X14_Y14_N0, M10K_X14_Y24_N0, M10K_X5_Y11_N0, M10K_X5_Y4_N0, M10K_X26_Y47_N0, M10K_X26_Y28_N0, M10K_X14_Y40_N0, M10K_X41_Y23_N0, M10K_X14_Y22_N0, M10K_X5_Y43_N0, M10K_X14_Y33_N0, M10K_X5_Y44_N0, M10K_X14_Y39_N0, M10K_X5_Y54_N0, M10K_X14_Y64_N0, M10K_X14_Y66_N0, M10K_X49_Y47_N0, M10K_X14_Y18_N0, M10K_X14_Y5_N0, M10K_X26_Y15_N0, M10K_X49_Y20_N0, M10K_X41_Y24_N0, M10K_X49_Y46_N0, M10K_X38_Y8_N0, M10K_X41_Y20_N0, M10K_X49_Y42_N0, M10K_X41_Y27_N0, M10K_X38_Y28_N0, M10K_X49_Y9_N0, M10K_X38_Y65_N0, M10K_X26_Y53_N0, M10K_X49_Y53_N0, M10K_X26_Y46_N0, M10K_X38_Y19_N0, M10K_X38_Y9_N0, M10K_X38_Y17_N0, M10K_X41_Y14_N0, M10K_X41_Y51_N0, M10K_X49_Y25_N0, M10K_X26_Y22_N0, M10K_X49_Y17_N0, M10K_X41_Y40_N0, M10K_X41_Y33_N0, M10K_X41_Y39_N0, M10K_X49_Y21_N0, M10K_X41_Y72_N0, M10K_X41_Y11_N0, M10K_X41_Y63_N0, M10K_X41_Y30_N0, M10K_X38_Y32_N0, M10K_X49_Y6_N0, M10K_X38_Y35_N0, M10K_X49_Y15_N0, M10K_X49_Y43_N0, M10K_X49_Y14_N0, M10K_X41_Y2_N0, M10K_X38_Y40_N0, M10K_X38_Y23_N0, M10K_X38_Y34_N0, M10K_X26_Y34_N0, M10K_X38_Y61_N0, M10K_X38_Y56_N0, M10K_X41_Y31_N0, M10K_X38_Y55_N0, M10K_X38_Y22_N0, M10K_X41_Y45_N0, M10K_X38_Y38_N0, M10K_X38_Y31_N0, M10K_X49_Y24_N0, M10K_X38_Y12_N0, M10K_X49_Y13_N0, M10K_X26_Y9_N0, M10K_X38_Y43_N0, M10K_X41_Y32_N0, M10K_X38_Y33_N0, M10K_X41_Y35_N0, M10K_X41_Y61_N0, M10K_X49_Y66_N0, M10K_X49_Y4_N0, M10K_X26_Y54_N0, M10K_X38_Y48_N0, M10K_X14_Y37_N0, M10K_X38_Y27_N0, M10K_X41_Y15_N0, M10K_X26_Y19_N0, M10K_X41_Y19_N0, M10K_X38_Y39_N0, M10K_X26_Y20_N0, M10K_X41_Y28_N0, M10K_X26_Y40_N0, M10K_X41_Y29_N0, M10K_X26_Y32_N0, M10K_X38_Y10_N0, M10K_X38_Y63_N0, M10K_X49_Y51_N0, M10K_X26_Y17_N0, M10K_X49_Y36_N0, M10K_X41_Y7_N0, M10K_X38_Y3_N0, M10K_X41_Y17_N0, M10K_X26_Y42_N0, M10K_X38_Y45_N0, M10K_X26_Y45_N0, M10K_X26_Y43_N0, M10K_X26_Y36_N0, M10K_X38_Y29_N0, M10K_X49_Y23_N0, M10K_X14_Y43_N0, M10K_X38_Y53_N0, M10K_X41_Y70_N0, M10K_X41_Y9_N0, M10K_X41_Y13_N0                                ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; True Dual Port   ; Dual Clocks  ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0          ; None                        ; M10K_X26_Y12_N0, M10K_X5_Y34_N0, M10K_X38_Y5_N0, M10K_X26_Y7_N0, M10K_X49_Y54_N0, M10K_X26_Y23_N0, M10K_X26_Y59_N0, M10K_X49_Y10_N0, M10K_X14_Y49_N0, M10K_X38_Y68_N0, M10K_X26_Y67_N0, M10K_X26_Y69_N0, M10K_X14_Y68_N0, M10K_X26_Y70_N0, M10K_X26_Y66_N0, M10K_X41_Y68_N0, M10K_X26_Y8_N0, M10K_X26_Y24_N0, M10K_X14_Y21_N0, M10K_X14_Y9_N0, M10K_X26_Y52_N0, M10K_X14_Y44_N0, M10K_X49_Y11_N0, M10K_X38_Y13_N0, M10K_X5_Y6_N0, M10K_X14_Y70_N0, M10K_X14_Y59_N0, M10K_X41_Y52_N0, M10K_X14_Y46_N0, M10K_X14_Y72_N0, M10K_X26_Y71_N0, M10K_X14_Y61_N0, M10K_X26_Y37_N0, M10K_X26_Y29_N0, M10K_X26_Y25_N0, M10K_X26_Y13_N0, M10K_X38_Y7_N0, M10K_X26_Y6_N0, M10K_X26_Y56_N0, M10K_X14_Y10_N0, M10K_X14_Y2_N0, M10K_X49_Y32_N0, M10K_X38_Y67_N0, M10K_X14_Y67_N0, M10K_X26_Y62_N0, M10K_X49_Y59_N0, M10K_X26_Y60_N0, M10K_X41_Y67_N0, M10K_X26_Y33_N0, M10K_X26_Y27_N0, M10K_X38_Y15_N0, M10K_X41_Y4_N0, M10K_X5_Y8_N0, M10K_X38_Y1_N0, M10K_X41_Y5_N0, M10K_X14_Y30_N0, M10K_X14_Y47_N0, M10K_X14_Y56_N0, M10K_X14_Y51_N0, M10K_X14_Y65_N0, M10K_X14_Y42_N0, M10K_X14_Y57_N0, M10K_X14_Y60_N0, M10K_X14_Y62_N0, M10K_X26_Y18_N0, M10K_X5_Y38_N0, M10K_X5_Y9_N0, M10K_X41_Y6_N0, M10K_X49_Y56_N0, M10K_X49_Y44_N0, M10K_X41_Y57_N0, M10K_X5_Y33_N0, M10K_X49_Y8_N0, M10K_X26_Y58_N0, M10K_X26_Y57_N0, M10K_X38_Y69_N0, M10K_X26_Y68_N0, M10K_X14_Y71_N0, M10K_X38_Y71_N0, M10K_X41_Y71_N0, M10K_X26_Y31_N0, M10K_X14_Y36_N0, M10K_X41_Y18_N0, M10K_X38_Y24_N0, M10K_X38_Y58_N0, M10K_X26_Y3_N0, M10K_X49_Y33_N0, M10K_X14_Y32_N0, M10K_X38_Y6_N0, M10K_X26_Y61_N0, M10K_X5_Y53_N0, M10K_X14_Y69_N0, M10K_X49_Y30_N0, M10K_X49_Y63_N0, M10K_X38_Y70_N0, M10K_X49_Y69_N0, M10K_X41_Y46_N0, M10K_X49_Y35_N0, M10K_X41_Y38_N0, M10K_X38_Y36_N0, M10K_X38_Y18_N0, M10K_X41_Y49_N0, M10K_X49_Y3_N0, M10K_X49_Y22_N0, M10K_X38_Y16_N0, M10K_X49_Y34_N0, M10K_X49_Y31_N0, M10K_X49_Y28_N0, M10K_X38_Y57_N0, M10K_X41_Y60_N0, M10K_X38_Y62_N0, M10K_X38_Y66_N0, M10K_X38_Y49_N0, M10K_X41_Y8_N0, M10K_X49_Y48_N0, M10K_X41_Y36_N0, M10K_X26_Y50_N0, M10K_X38_Y47_N0, M10K_X38_Y50_N0, M10K_X26_Y49_N0, M10K_X41_Y43_N0, M10K_X49_Y39_N0, M10K_X49_Y26_N0, M10K_X38_Y21_N0, M10K_X41_Y65_N0, M10K_X38_Y64_N0, M10K_X49_Y68_N0, M10K_X41_Y66_N0, M10K_X41_Y37_N0, M10K_X38_Y26_N0, M10K_X41_Y21_N0, M10K_X41_Y16_N0, M10K_X26_Y48_N0, M10K_X41_Y48_N0, M10K_X41_Y59_N0, M10K_X41_Y50_N0, M10K_X38_Y41_N0, M10K_X49_Y41_N0, M10K_X49_Y29_N0, M10K_X38_Y20_N0, M10K_X49_Y16_N0, M10K_X49_Y61_N0, M10K_X41_Y58_N0, M10K_X49_Y57_N0, M10K_X26_Y41_N0, M10K_X41_Y10_N0, M10K_X14_Y6_N0, M10K_X41_Y22_N0, M10K_X41_Y47_N0, M10K_X49_Y49_N0, M10K_X38_Y51_N0, M10K_X26_Y51_N0, M10K_X38_Y44_N0, M10K_X38_Y30_N0, M10K_X41_Y34_N0, M10K_X38_Y42_N0, M10K_X38_Y11_N0, M10K_X38_Y52_N0, M10K_X49_Y50_N0, M10K_X41_Y54_N0, M10K_X38_Y46_N0, M10K_X41_Y12_N0, M10K_X49_Y45_N0, M10K_X38_Y25_N0, M10K_X49_Y27_N0, M10K_X41_Y44_N0, M10K_X41_Y56_N0, M10K_X41_Y53_N0, M10K_X26_Y21_N0, M10K_X41_Y41_N0, M10K_X49_Y38_N0, M10K_X49_Y40_N0, M10K_X49_Y67_N0, M10K_X38_Y60_N0, M10K_X41_Y64_N0, M10K_X49_Y62_N0, M10K_X26_Y38_N0, M10K_X26_Y44_N0, M10K_X41_Y26_N0, M10K_X26_Y35_N0, M10K_X49_Y52_N0, M10K_X38_Y59_N0, M10K_X49_Y58_N0, M10K_X49_Y12_N0, M10K_X41_Y42_N0, M10K_X38_Y37_N0, M10K_X41_Y25_N0, M10K_X26_Y30_N0, M10K_X41_Y69_N0, M10K_X49_Y60_N0, M10K_X49_Y64_N0, M10K_X49_Y55_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 11         ; None                        ; LAB_X15_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 8          ; None                        ; LAB_X15_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 11         ; None                        ; LAB_X15_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 8          ; None                        ; LAB_X15_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 11         ; None                        ; LAB_X21_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 8          ; None                        ; LAB_X28_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                      ;                 ;                 ;                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b784:auto_generated|ALTDPRAM_INSTANCE                                                                                        ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 544          ; 64           ; 544          ; yes                    ; no                      ; no                     ; no                      ; 34816   ; 64                          ; 544                         ; 64                          ; 544                         ; 34816               ; 0           ; 1088       ; None                        ; LAB_X47_Y25_N0, LAB_X47_Y26_N0, LAB_X47_Y23_N0, LAB_X47_Y24_N0, LAB_X39_Y24_N0, LAB_X39_Y23_N0, LAB_X15_Y22_N0, LAB_X15_Y21_N0, LAB_X25_Y23_N0, LAB_X21_Y23_N0, LAB_X47_Y31_N0, LAB_X52_Y31_N0, LAB_X52_Y30_N0, LAB_X52_Y32_N0, LAB_X52_Y29_N0, LAB_X52_Y27_N0, LAB_X47_Y27_N0, LAB_X47_Y28_N0, LAB_X34_Y25_N0, LAB_X39_Y25_N0, LAB_X34_Y23_N0, LAB_X34_Y22_N0, LAB_X21_Y22_N0, LAB_X25_Y22_N0, LAB_X25_Y26_N0, LAB_X21_Y26_N0, LAB_X28_Y22_N0, LAB_X28_Y23_N0, LAB_X15_Y23_N0, LAB_X21_Y24_N0, LAB_X8_Y33_N0, LAB_X6_Y33_N0, LAB_X6_Y36_N0, LAB_X8_Y36_N0, LAB_X8_Y35_N0, LAB_X6_Y35_N0, LAB_X3_Y33_N0, LAB_X3_Y34_N0, LAB_X47_Y34_N0, LAB_X52_Y34_N0, LAB_X34_Y26_N0, LAB_X28_Y26_N0, LAB_X21_Y25_N0, LAB_X15_Y25_N0, LAB_X6_Y32_N0, LAB_X3_Y32_N0, LAB_X8_Y39_N0, LAB_X6_Y39_N0, LAB_X8_Y37_N0, LAB_X6_Y37_N0, LAB_X3_Y37_N0, LAB_X3_Y38_N0, LAB_X3_Y40_N0, LAB_X3_Y39_N0, LAB_X15_Y24_N0, LAB_X15_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 41,302 / 289,320 ( 14 % ) ;
; C12 interconnects                           ; 2,124 / 13,420 ( 16 % )   ;
; C2 interconnects                            ; 15,570 / 119,108 ( 13 % ) ;
; C4 interconnects                            ; 8,977 / 56,300 ( 16 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 3,107 / 289,320 ( 1 % )   ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 176 / 282 ( 62 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 4 / 64 ( 6 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 7,919 / 84,580 ( 9 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,211 / 12,676 ( 17 % )   ;
; R14/C12 interconnect drivers                ; 3,727 / 20,720 ( 18 % )   ;
; R3 interconnects                            ; 20,480 / 130,992 ( 16 % ) ;
; R6 interconnects                            ; 31,269 / 266,960 ( 12 % ) ;
; Spine clocks                                ; 33 / 360 ( 9 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 38           ; 266          ; 266          ; 0            ; 32           ; 342       ; 266          ; 0            ; 0            ; 0            ; 0            ; 70           ; 46           ; 100          ; 0            ; 0            ; 0            ; 0            ; 46           ; 54           ; 0            ; 0            ; 0            ; 46           ; 54           ; 342       ; 342       ; 248          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 304          ; 76           ; 76           ; 342          ; 310          ; 0         ; 76           ; 342          ; 342          ; 342          ; 342          ; 272          ; 296          ; 242          ; 342          ; 342          ; 342          ; 342          ; 296          ; 288          ; 342          ; 342          ; 342          ; 296          ; 288          ; 0         ; 0         ; 94           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DCLK      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_NCSO      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MOSI       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MISO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                            ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                       ; Destination Clock(s)                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                          ; 2464.9            ;
; CLOCK_50                                                                              ; CLOCK_50                                                                     ; 558.1             ;
; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk          ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 504.2             ;
; CLOCK_50                                                                              ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 137.9             ;
; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,CLOCK_50 ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 99.7              ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; IO_ACK_WIRE                                                                                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                       ; 5.844             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[6]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                                                 ; 5.213             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[7]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                                                 ; 5.173             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[0]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 5.155             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[5]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                                                 ; 5.099             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[6]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                                                 ; 5.098             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[4]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                                                 ; 5.083             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[4]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                                                 ; 5.076             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[3]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                                                 ; 5.075             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[1]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 5.029             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[5]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                                                 ; 4.996             ;
; HPS_Bridge_Mem_FSM:bridge|address[4]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.991             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[5]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                                                 ; 4.986             ;
; HPS_Bridge_Mem_FSM:bridge|address[5]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.979             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[1]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 4.978             ;
; HPS_Bridge_Mem_FSM:bridge|address[3]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.976             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[3]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                                                 ; 4.969             ;
; HPS_Bridge_Mem_FSM:bridge|address[0]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.964             ;
; HPS_Bridge_Mem_FSM:bridge|address[1]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.964             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[2]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                                                 ; 4.939             ;
; HPS_Bridge_Mem_FSM:bridge|address[2]                                                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM_GOAL:onchip_sram_goal|altsyncram:the_altsyncram|altsyncram_n072:auto_generated|ram_block1a8~portb_address_reg0                                                                                                             ; 4.920             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[2]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                                                 ; 4.876             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst6|gh_register_ce:u2|Q[4]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                                                 ; 4.876             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[0]                                                                                                                                                             ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 4.865             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[0]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 4.657             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[1]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 4.591             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[2]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                                                 ; 4.536             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[5]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                                                 ; 4.359             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[0]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 4.358             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[7]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                                                 ; 4.338             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[6]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                                                 ; 4.320             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[4]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                                                 ; 4.269             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[1]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 4.260             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[3]                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                                                 ; 4.248             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[7]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                                                 ; 4.216             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[2]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                                                 ; 4.215             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[3]                                                                                                                                                                            ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                                                 ; 4.086             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Idle_H                                                                                                                                                                      ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 4.065             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[6]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[5]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[7]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[2]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[1]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[4]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[0]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[3]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                                         ; 3.299             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                 ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                              ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 3.128             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 3.063             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 3.035             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 2.605             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|rw                                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[6]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[7]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[10]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[11]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[15]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[8]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[12]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[13]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[14]                                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|byte_enable[0]                                                                                                                                                                                       ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[9]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[5]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                                                 ; 2.404             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                         ; 2.123             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                         ; 2.108             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                         ; 2.097             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[2]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 2.088             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[3]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 2.088             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[1]                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                                                 ; 2.088             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.994             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.994             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.994             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                 ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.994             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                        ; 1.983             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                        ; 1.983             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST         ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                        ; 1.983             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.890             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.875             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                     ; 1.862             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                     ; 1.862             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                     ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                     ; 1.862             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]             ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                     ; 1.862             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ; 1.813             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid          ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ; 1.802             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ; 1.799             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                        ; 1.784             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                        ; 1.778             ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0] ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ; 1.774             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                             ; 1.761             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                            ; 1.732             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "CPEN391_Project"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (171001): Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 338 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G11
    Info (11162): Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G7
    Info (11162): CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5117 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 8071 fanout uses global clock CLKCTRL_G5
    Info (11162): CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 3409 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'design_constraints/CPEN391_Soc.sdc'
Warning (332174): Ignored filter at CPEN391_Soc.sdc(14): TD_CLK27 could not be matched with a port
Warning (332049): Ignored create_clock at CPEN391_Soc.sdc(14): Argument <targets> is an empty collection
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CPEN391_Soc.sdc(56): TD_DATA* could not be matched with a port
Warning (332174): Ignored filter at CPEN391_Soc.sdc(56): tv_27m could not be matched with a clock
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(56): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(56): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(57): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(57): Argument -clock is not an object ID
Warning (332174): Ignored filter at CPEN391_Soc.sdc(58): TD_HS could not be matched with a port
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(58): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(58): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(59): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(59): Argument -clock is not an object ID
Warning (332174): Ignored filter at CPEN391_Soc.sdc(60): TD_VS could not be matched with a port
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(60): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(60): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(61): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at CPEN391_Soc.sdc(61): Argument -clock is not an object ID
Warning (332174): Ignored filter at CPEN391_Soc.sdc(93): VGA_BLANK could not be matched with a port
Warning (332049): Ignored set_output_delay at CPEN391_Soc.sdc(93): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK]
Warning (332049): Ignored set_output_delay at CPEN391_Soc.sdc(94): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK]
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54]
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to *
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61]
Warning (332060): Node: CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:path_goal_set|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Edge_Detector:goal_edge|flop:flop_1|out is being clocked by CPEN391_Computer:u0|CPEN391_Computer_HX711_SCK:path_goal_set|data_out
Warning (332060): Node: Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|fpga2hps|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|hps2fpga|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 27 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):   33.333 GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 54 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 48 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:35
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 57 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 57 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:43
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:55
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:38
Info (11888): Total time spent on timing analysis during the Fitter is 38.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[1] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[15] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[16] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[19] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[20] has a permanently enabled output enable
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/jared/Desktop/smartcart/hardware/project/quartus/CPEN391_Project.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 4257 megabytes
    Info: Processing ended: Mon Mar 29 03:09:17 2021
    Info: Elapsed time: 00:12:18
    Info: Total CPU time (on all processors): 01:23:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/jared/Desktop/smartcart/hardware/project/quartus/CPEN391_Project.fit.smsg.


