{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572864622759 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "OnBoard EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design OnBoard" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1572864622803 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572864622849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_R20 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_R20" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622927 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_R19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_R19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622927 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_U19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_U19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622927 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_Y19 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_Y19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_T18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_T18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_V19 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_V19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_Y18 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_Y18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_U18 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_U18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_R18 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_R18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_R17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_R17" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 8 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_L22 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_L22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622928 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_L21 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_L21" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_M22 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_M22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_V12 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_V12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_W12 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_W12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_U12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_U12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_U11 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_U11" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_M2 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_M2" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_M1 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_M1" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622929 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_R21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_R21" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622930 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_L2 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_L2" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622930 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_R22 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_R22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "OnBoard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/OnBoard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1Board/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1572864622930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572864622930 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572864622973 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1572864622973 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 23 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 23 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572864623061 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 04 21:50:23 2019 " "Processing ended: Mon Nov 04 21:50:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572864623061 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572864623061 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572864623061 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572864623061 ""}
