{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610969652910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610969652911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 12:34:11 2021 " "Processing started: Mon Jan 18 12:34:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610969652911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610969652911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ZXNext -c ZXNext " "Command: quartus_sta ZXNext -c ZXNext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610969652911 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610969653085 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1610969659970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969660021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969660021 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1610969662703 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610969664255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610969664255 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1610969664255 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610969664475 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 56 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 56 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 80 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 80 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -phase 180.00 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -phase 180.00 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610969664779 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969664779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1610969664780 ""}
{ "Info" "ISTA_SDC_FOUND" "ZXNext.sdc " "Reading SDC File: 'ZXNext.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610969664861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1610969664902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665094 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665094 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665094 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665094 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665094 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665095 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969665095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969665095 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969665212 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610969665212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969715200 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610969715228 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1610969715325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.286 " "Worst-case setup slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.286               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.182               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    4.182               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.099               0.000 FPGA_CLK3_50  " "    5.099               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.803               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.803               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.966               0.000 FPGA_CLK1_50  " "    5.966               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.498               0.000 FPGA_CLK2_50  " "   12.498               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.977               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.977               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.881               0.000 spi_sck  " "   15.881               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.455               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.455               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.720               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   45.720               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  117.048               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  117.048               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969727500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969727500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610969730288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610969730288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.464 " "Worst-case hold slack is -1.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464              -1.552 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.464              -1.552 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.257               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 FPGA_CLK3_50  " "    0.271               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.327               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.336               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 FPGA_CLK1_50  " "    0.362               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.372               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 FPGA_CLK2_50  " "    0.395               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 spi_sck  " "    0.439               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.452               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.454               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969730336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969730336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.224 " "Worst-case recovery slack is 3.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.224               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.224               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.595               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.595               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.798               0.000 FPGA_CLK1_50  " "   13.798               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.508               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.508               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.344               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.344               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  132.672               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  132.672               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969731232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969731232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.749 " "Worst-case removal slack is 0.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.749               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.929               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.906               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.906               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.042               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.042               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.119               0.000 FPGA_CLK1_50  " "    2.119               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.197               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.197               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969732039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.892 " "Worst-case minimum pulse width slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.931               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.931               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.600               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.600               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.265               0.000 spi_sck  " "    4.265               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.499               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.499               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 FPGA_CLK3_50  " "    8.799               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.207               0.000 FPGA_CLK1_50  " "    9.207               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.213               0.000 FPGA_CLK2_50  " "    9.213               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.422               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.422               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.441               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.441               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.298               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.298               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.357               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.357               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969732070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969732070 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 311 synchronizer chains. " "Report Metastability: Found 311 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 311 " "Number of Synchronizer Chains Found: 311" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.124 ns " "Worst Case Available Settling Time: 4.124 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969733996 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969733996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1610969734014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610969734193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610969781589 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784211 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969784212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969784212 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969784322 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610969784322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969828670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.071 " "Worst-case setup slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.071               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.579               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    4.579               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.678               0.000 FPGA_CLK3_50  " "    5.678               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.093               0.000 FPGA_CLK1_50  " "    6.093               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.488               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.488               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.368               0.000 FPGA_CLK2_50  " "   12.368               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.085               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.085               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.911               0.000 spi_sck  " "   15.911               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.258               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.258               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.229               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   46.229               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  117.651               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  117.651               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969834543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969834543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610969836846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610969836846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.312 " "Worst-case hold slack is -1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312              -1.332 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.312              -1.332 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.137               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.234               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 FPGA_CLK3_50  " "    0.258               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.322               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 FPGA_CLK1_50  " "    0.337               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.346               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 FPGA_CLK2_50  " "    0.393               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 spi_sck  " "    0.433               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.479               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.501               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969836854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969836854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.395 " "Worst-case recovery slack is 3.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.395               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.395               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.791               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.791               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.039               0.000 FPGA_CLK1_50  " "   14.039               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.849               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.849               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.977               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.977               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  133.399               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  133.399               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969837550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969837550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.647               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.826               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.927               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.988               0.000 FPGA_CLK1_50  " "    1.988               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.072               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.172               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.172               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969838242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.892 " "Worst-case minimum pulse width slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.583               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.583               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.200               0.000 spi_sck  " "    4.200               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.476               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.476               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.756               0.000 FPGA_CLK3_50  " "    8.756               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.299               0.000 FPGA_CLK1_50  " "    9.299               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.322               0.000 FPGA_CLK2_50  " "    9.322               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.399               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.399               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.422               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.422               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.286               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.286               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.314               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.314               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969838289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969838289 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 311 synchronizer chains. " "Report Metastability: Found 311 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 311 " "Number of Synchronizer Chains Found: 311" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.363 ns " "Worst Case Available Settling Time: 4.363 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969839760 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969839760 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1610969839815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610969840502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610969880916 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883259 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883259 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883259 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883259 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883259 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883260 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969883260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969883260 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969883379 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610969883379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969929723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.336 " "Worst-case setup slack is 3.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.336               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.336               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.227               0.000 FPGA_CLK3_50  " "    6.227               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.498               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.498               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.343               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.343               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.524               0.000 FPGA_CLK1_50  " "   11.524               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.348               0.000 FPGA_CLK2_50  " "   15.348               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.467               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.467               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.666               0.000 spi_sck  " "   17.666               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.735               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.735               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.217               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   56.217               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  127.695               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  127.695               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969932132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969932132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610969934649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610969934649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.805 " "Worst-case hold slack is -0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -1.041 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.805              -1.041 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.003              -0.003 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.138               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 FPGA_CLK3_50  " "    0.147               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.161               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 FPGA_CLK1_50  " "    0.178               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FPGA_CLK2_50  " "    0.181               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 spi_sck  " "    0.188               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969934657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969934657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.657 " "Worst-case recovery slack is 4.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.657               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.657               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.012               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.012               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.365               0.000 FPGA_CLK1_50  " "   16.365               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.274               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   32.274               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.084               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   65.084               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  136.562               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  136.562               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969935398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969935398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.407               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.486               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.035               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 FPGA_CLK1_50  " "    1.152               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.201               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.264               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969936231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.892 " "Worst-case minimum pulse width slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.245               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.245               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.906               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.588               0.000 spi_sck  " "    4.588               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.815               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.815               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.520               0.000 FPGA_CLK3_50  " "    8.520               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.137               0.000 FPGA_CLK1_50  " "    9.137               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.138               0.000 FPGA_CLK2_50  " "    9.138               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.734               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.734               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.747               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.747               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.603               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.603               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.594               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.594               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969936292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969936292 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 311 synchronizer chains. " "Report Metastability: Found 311 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 311 " "Number of Synchronizer Chains Found: 311" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.087 ns " "Worst Case Available Settling Time: 5.087 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969937867 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969937867 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1610969937899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sdata\[6\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939610 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939610 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|q0 is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|CLK_3M5_CONT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939610 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Latch emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939610 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigsending is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|data_send_rdy_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939610 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\|ycount\[3\] is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|clk_28_div\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939611 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Node: emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\] " "Register emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\|o_i2s_wsp is being clocked by emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_i_q\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610969939611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610969939611 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610969939728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610969939728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969984732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.762 " "Worst-case setup slack is 3.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.762               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.762               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.135               0.000 FPGA_CLK3_50  " "    7.135               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.160               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.160               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.374               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.374               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500               0.000 FPGA_CLK1_50  " "   12.500               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.842               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.842               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.183               0.000 FPGA_CLK2_50  " "   16.183               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.045               0.000 spi_sck  " "   18.045               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.779               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   44.779               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.852               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   58.852               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  130.331               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  130.331               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969987094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969987094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610969989662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610969989662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.756 " "Worst-case hold slack is -0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -1.035 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.756              -1.035 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.068              -0.068 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.091               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 FPGA_CLK3_50  " "    0.092               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.103               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.106               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.119               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 FPGA_CLK1_50  " "    0.144               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 FPGA_CLK2_50  " "    0.169               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 spi_sck  " "    0.171               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969989671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969989671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.991 " "Worst-case recovery slack is 4.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.991               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.991               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.341               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.341               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.949               0.000 FPGA_CLK1_50  " "   16.949               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.914               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   32.914               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.187               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   66.187               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  137.666               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  137.666               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969990519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969990519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.310               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.384               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.842               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.951               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 FPGA_CLK1_50  " "    0.970               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.069               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969991307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.892 " "Worst-case minimum pulse width slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.892               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.254               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.906               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.577               0.000 spi_sck  " "    4.577               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.817               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.817               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.449               0.000 FPGA_CLK3_50  " "    8.449               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.076               0.000 FPGA_CLK1_50  " "    9.076               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.078               0.000 FPGA_CLK2_50  " "    9.078               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.741               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.741               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.749               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.749               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.606               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.606               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.752               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.752               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610969991383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610969991383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 311 synchronizer chains. " "Report Metastability: Found 311 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 311 " "Number of Synchronizer Chains Found: 311" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.997" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.408 ns " "Worst Case Available Settling Time: 5.408 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610969992965 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610969992965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610969996378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610969996386 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.sta.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.sta.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1610969996761 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1610969996857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6208 " "Peak virtual memory: 6208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610969997296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 12:39:57 2021 " "Processing ended: Mon Jan 18 12:39:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610969997296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:46 " "Elapsed time: 00:05:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610969997296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:20 " "Total CPU time (on all processors): 00:07:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610969997296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610969997296 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.sta.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.sta.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1610969997438 ""}
