
---------- Begin Simulation Statistics ----------
final_tick                                 9041237500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811432                       # Number of bytes of host memory used
host_op_rate                                   100791                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   188.24                       # Real time elapsed on the host
host_tick_rate                               48029582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009041                       # Number of seconds simulated
sim_ticks                                  9041237500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12077833                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7393107                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.808248                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.808248                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    495280                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   271241                       # number of floating regfile writes
system.cpu.idleCycles                         1560056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               381119                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2560542                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.391679                       # Inst execution rate
system.cpu.iew.exec_refs                      5100921                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1859645                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1285478                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3723611                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1447                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             50304                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2160284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            28485374                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3241276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            597942                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25165000                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5466                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                423367                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 328600                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                431130                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3734                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       205790                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         175329                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27424866                       # num instructions consuming a value
system.cpu.iew.wb_count                      24812883                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644959                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17687918                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.372206                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24983013                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35385475                       # number of integer regfile reads
system.cpu.int_regfile_writes                19848131                       # number of integer regfile writes
system.cpu.ipc                               0.553022                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.553022                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            512677      1.99%      1.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19789831     76.82%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14527      0.06%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7019      0.03%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18505      0.07%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3682      0.01%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                38639      0.15%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   96      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23530      0.09%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61303      0.24%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4334      0.02%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              42      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             151      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               5      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             64      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3232459     12.55%     92.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1722275      6.69%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          131242      0.51%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         202465      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25762942                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  537915                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1045060                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       478724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             813296                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      325663                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012641                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  253803     77.93%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     77.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    846      0.26%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    263      0.08%     78.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   166      0.05%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17348      5.33%     83.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20006      6.14%     89.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24284      7.46%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8931      2.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25038013                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           67372323                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24334159                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          37187863                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   28480501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25762942                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4873                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9512260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             43416                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2879                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11331283                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16522420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.559272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.187282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9227853     55.85%     55.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1372528      8.31%     64.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1296916      7.85%     72.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1237219      7.49%     79.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1087411      6.58%     86.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              898147      5.44%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              766881      4.64%     96.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              440460      2.67%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              195005      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16522420                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.424746                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            158060                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           204139                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3723611                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2160284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11113968                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         18082476                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          133625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1041                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       419778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       840904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            147                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3719907                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2749405                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            365204                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2162890                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1544372                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             71.403169                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  200977                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          277708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53463                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           224245                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        39729                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9421432                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            321386                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15127284                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.254231                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.209975                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9554179     63.16%     63.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1633574     10.80%     73.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          842520      5.57%     79.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1167370      7.72%     87.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          506553      3.35%     90.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          250646      1.66%     92.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          179846      1.19%     93.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          146896      0.97%     94.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          845700      5.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15127284                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        845700                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4269820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4269820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4289173                       # number of overall hits
system.cpu.dcache.overall_hits::total         4289173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146625                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       147735                       # number of overall misses
system.cpu.dcache.overall_misses::total        147735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3814202496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3814202496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3814202496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3814202496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4416445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4416445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4436908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4436908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26013.316256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26013.316256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25817.866423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25817.866423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47728                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.517215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66578                       # number of writebacks
system.cpu.dcache.writebacks::total             66578                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92905                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2217261996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2217261996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2242604496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2242604496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020939                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24028.327709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24028.327709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24138.684635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24138.684635                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92195                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2883582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2883582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2849684500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2849684500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3007274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3007274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23038.551402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23038.551402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        70208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1287777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1287777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18342.311418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18342.311418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    964517996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    964517996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42058.082065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42058.082065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    929484996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    929484996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42117.223073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42117.223073                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19353                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19353                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1110                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1110                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20463                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20463                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054244                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054244                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          628                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          628                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25342500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25342500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40354.299363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40354.299363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.164914                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4382248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.269872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.164914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8966523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8966523                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8302390                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2961766                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4656684                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                272980                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 328600                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1493244                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 48054                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               31364171                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                195958                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3240981                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1860131                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20972                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2032                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8825185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       17428243                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3719907                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1798812                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7288826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  751204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         18                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 3442                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         29144                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2934183                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                188025                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           16522420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.005877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.173603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 11139517     67.42%     67.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   274167      1.66%     69.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   315888      1.91%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   347969      2.11%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   477906      2.89%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   465361      2.82%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   361940      2.19%     81.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   335356      2.03%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2804316     16.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             16522420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205719                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.963820                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2578531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2578531                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2578531                       # number of overall hits
system.cpu.icache.overall_hits::total         2578531                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       355651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         355651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       355651                       # number of overall misses
system.cpu.icache.overall_misses::total        355651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5385686992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5385686992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5385686992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5385686992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2934182                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2934182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2934182                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2934182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.121210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.121210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.121210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.121210                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15143.179668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15143.179668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15143.179668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15143.179668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               161                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.583851                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       327557                       # number of writebacks
system.cpu.icache.writebacks::total            327557                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        27404                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27404                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        27404                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27404                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       328247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       328247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       328247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       328247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4753730996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4753730996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4753730996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4753730996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.111870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111870                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.111870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111870                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14482.176520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14482.176520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14482.176520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14482.176520                       # average overall mshr miss latency
system.cpu.icache.replacements                 327557                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2578531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2578531                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       355651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        355651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5385686992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5385686992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2934182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2934182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.121210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.121210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15143.179668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15143.179668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        27404                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27404                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       328247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       328247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4753730996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4753730996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.111870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14482.176520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14482.176520                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.491283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2906777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            328246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.855483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.491283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6196610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6196610                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2939893                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         39091                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      192547                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1371042                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2283                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3734                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 751218                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6002                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   9041237500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 328600                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8515925                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1915211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4492                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4689571                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1068621                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               30375805                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13457                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 129366                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11708                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 893953                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               4                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            33553448                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    74385953                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 44416710                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    603437                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12093966                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  87                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    662011                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42622466                       # The number of ROB reads
system.cpu.rob.writes                        58191732                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               315470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                74268                       # number of demand (read+write) hits
system.l2.demand_hits::total                   389738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              315470                       # number of overall hits
system.l2.overall_hits::.cpu.data               74268                       # number of overall hits
system.l2.overall_hits::total                  389738                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18439                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31000                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12561                       # number of overall misses
system.l2.overall_misses::.cpu.data             18439                       # number of overall misses
system.l2.overall_misses::total                 31000                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    919386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1310694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2230081000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    919386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1310694500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2230081000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           328031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               420738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          328031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              420738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.198895                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.198895                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73193.734575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71082.732252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71938.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73193.734575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71082.732252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71938.096774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10002                       # number of writebacks
system.l2.writebacks::total                     10002                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31000                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    791284000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1122471250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1913755250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    791284000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1122471250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1913755250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.198895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.198895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62995.302922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60874.844080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61734.040323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62995.302922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60874.844080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61734.040323                       # average overall mshr miss latency
system.l2.replacements                          22902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66578                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       327267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           327267                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       327267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       327267                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  198                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              198                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11271                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    781453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     781453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.514752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69333.067164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69333.067164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    666236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.514752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59110.682282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59110.682282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         315470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             315470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    919386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    919386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       328031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         328031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73193.734575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73193.734575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    791284000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    791284000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62995.302922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62995.302922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    529241500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    529241500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73833.914621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73833.914621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    456234750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    456234750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63648.821150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63648.821150                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7940.737234                       # Cycle average of tags in use
system.l2.tags.total_refs                      840333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.025568                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.329587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3651.549612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4268.858035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.445746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.521101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5716                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6754014                       # Number of tag accesses
system.l2.tags.data_accesses                  6754014                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001096189500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          599                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          599                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10002                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31000                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10002                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.659432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.668271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.150392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           596     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           599                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.656093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              407     67.95%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.83%     68.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              173     28.88%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           599                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1984000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               640128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    219.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9040523500                       # Total gap between requests
system.mem_ctrls.avgGap                     220489.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       803904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1177792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       638528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 88915261.876485377550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 130268892.947453260422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 70623960.492133960128                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12561                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18439                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10002                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    376766750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    514337000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 206032248250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29994.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27893.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20599105.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       803904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1180096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1984000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       803904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       803904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       640128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       640128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31000                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     88915262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    130523725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        219438987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     88915262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     88915262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     70800927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        70800927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     70800927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     88915262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    130523725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       290239915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30964                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9977                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          747                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               310528750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154820000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          891103750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10028.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28778.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22965                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6054                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.790604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.617999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   254.216751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5305     44.51%     44.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3438     28.84%     73.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1118      9.38%     82.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          576      4.83%     87.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          359      3.01%     90.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          234      1.96%     92.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          164      1.38%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          106      0.89%     94.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          620      5.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1981696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             638528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              219.184155                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               70.623960                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42218820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22436040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114889740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24935940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 713597040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2327067180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1512199680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4757344440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   526.182886                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3907528250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    301860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4831849250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42904260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22800360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106193220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27144000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 713597040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2447107470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1411113120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4770859470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.677707                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3644279000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    301860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5095098500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10002                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12805                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11271                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84807                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84807                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84807                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2624128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2624128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2624128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31000                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31000    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31000                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23453750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38750000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            399057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       327557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        328247                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70811                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       983834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       278005                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1261839                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     41957568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10194240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52151808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23118                       # Total snoops (count)
system.tol2bus.snoopTraffic                    653952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           444054                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051741                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 442862     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1192      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             444054                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9041237500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          814587000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         492451834                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139218382                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
