<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ort1_index2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="glavna.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="glavna.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="glavna.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="glavna.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="glavna.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="glavna.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="glavna.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="glavna.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="glavna.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="glavna.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="glavna.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="glavna.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="glavna.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="glavna.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="glavna.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="glavna.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="glavna.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="glavna.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="glavna.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="glavna.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="glavna.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="glavna.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="glavna.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="glavna.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="glavna.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="glavna_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="glavna_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="glavna_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="glavna_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="glavna_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="glavna_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glavna_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glavna_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="glavna_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="glavna_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glavna_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="glavna_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="glavna_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="glavna_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glavna_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="usporavanje.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494278506" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1494278506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494278509" xil_pn:in_ck="-1350005462183920481" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5542193300082056939" xil_pn:start_ts="1494278506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="glavna.vf"/>
      <outfile xil_pn:name="usporavanje.vf"/>
    </transform>
    <transform xil_pn:end_ts="1494334807" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4786820648167245177" xil_pn:start_ts="1494334807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494278509" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1494278509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494278509" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7630836676409280855" xil_pn:start_ts="1494278509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494334807" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1494334807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494334807" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8356182274774476797" xil_pn:start_ts="1494334807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494334818" xil_pn:in_ck="-7577381066699389285" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5622600721754785435" xil_pn:start_ts="1494334807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="glavna.jhd"/>
      <outfile xil_pn:name="glavna.lso"/>
      <outfile xil_pn:name="glavna.ngc"/>
      <outfile xil_pn:name="glavna.ngr"/>
      <outfile xil_pn:name="glavna.prj"/>
      <outfile xil_pn:name="glavna.stx"/>
      <outfile xil_pn:name="glavna.syr"/>
      <outfile xil_pn:name="glavna.xst"/>
      <outfile xil_pn:name="glavna_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1494335006" xil_pn:in_ck="5582759301874743618" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361536312699" xil_pn:start_ts="1494335005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494335013" xil_pn:in_ck="-3217377595096628287" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2031890076516422844" xil_pn:start_ts="1494335006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="glavna.bld"/>
      <outfile xil_pn:name="glavna.ngd"/>
      <outfile xil_pn:name="glavna_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1494335018" xil_pn:in_ck="-1549488080143643326" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1494335013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="glavna.pcf"/>
      <outfile xil_pn:name="glavna_map.map"/>
      <outfile xil_pn:name="glavna_map.mrp"/>
      <outfile xil_pn:name="glavna_map.ncd"/>
      <outfile xil_pn:name="glavna_map.ngm"/>
      <outfile xil_pn:name="glavna_map.xrpt"/>
      <outfile xil_pn:name="glavna_summary.xml"/>
      <outfile xil_pn:name="glavna_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1494335035" xil_pn:in_ck="3865662957942426075" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1494335018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="glavna.ncd"/>
      <outfile xil_pn:name="glavna.pad"/>
      <outfile xil_pn:name="glavna.par"/>
      <outfile xil_pn:name="glavna.ptwx"/>
      <outfile xil_pn:name="glavna.unroutes"/>
      <outfile xil_pn:name="glavna.xpi"/>
      <outfile xil_pn:name="glavna_pad.csv"/>
      <outfile xil_pn:name="glavna_pad.txt"/>
      <outfile xil_pn:name="glavna_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1494335050" xil_pn:in_ck="4936565828064124" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1494335038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="glavna.bgn"/>
      <outfile xil_pn:name="glavna.bit"/>
      <outfile xil_pn:name="glavna.drc"/>
      <outfile xil_pn:name="glavna.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1494335035" xil_pn:in_ck="-349975169423038786" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1494335032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="glavna.twr"/>
      <outfile xil_pn:name="glavna.twx"/>
    </transform>
  </transforms>

</generated_project>
