

<!-- Profile Header -->
<!-- Profile Header -->
<h1 align="center">Hi there ğŸ‘‹, I'm a Frontend Hardware Engineer!</h1>
<h3 align="center">RTL Design | VLSI | Digital Systems Enthusiast</h3>
<div  align="center">
  <img src="/images/0.gif" width="275" height ="75"/>
</div>
<p align="center">
  <a href="https://www.linkedin.com/in/ayushimaurya298/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:ayushimaur8@gmail.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=flat-square&logo=gmail&logoColor=white"/></a>
  <a href="https://github.com/am-298"><img src="https://img.shields.io/badge/GitHub-100000?style=flat-square&logo=github&logoColor=white"/></a>
  <a href="https://drive.google.com/file/d/1Z-ApIjKL0rD5t1cY7bPLwdC6u-3c49p1/view?usp=drive_link"><img src="https://img.shields.io/badge/Resume-4CAF50?style=flat-square&logo=readme&logoColor=white"/></a>
</p>

---

### ğŸ‘¨â€ğŸ’» About Me

I am a **Frontend Hardware Engineer from India** with a strong interest in **RTL Design, VLSI, and Digital System Development**.  
Iâ€™m passionate about **hardware architecture, processor design**, and **technical content writing**, constantly exploring ways to bridge design and verification with efficient coding practices.  

- ğŸ¯ **Actively seeking opportunities** in RTL Design and Frontend VLSI development.  
- ğŸ§  **Love exploring** digital systems, processor architecture, and design automation.  
- âš¡ **Tech Enthusiast:** Enjoy scripting (TCL, Bash) to automate EDA flows.  
- ğŸ“ **Sharing knowledge:** Through documentation, blogs, and technical write-ups.

---

### ğŸ§© Projects & Highlights

#### ğŸ”¹ Parameterized N-bit Fixed-Priority Arbiter | *SystemVerilog*
Designed a scalable arbiter (N=4â€“32) with parameterized width using generate constructs.  
Implemented efficient priority encoding logic with O(N) delay and verified correctness via testbenches.  

#### ğŸ”¹ Custom RISC-style Processor | *Verilog*
Developed a 32-bit CPU supporting 26 basic operations with ALU, register file, and control unit.  
Integrated control hazard handling and validated design with functional testbenches.  

#### ğŸ”¹ Keurig Coffee Machine Simulator | *FPGA Project*
Implemented a Verilog-based state machine on a Basys 3 FPGA board to simulate coffee-making sequences using 7-segment displays and LEDs.  

---

### ğŸ› ï¸ Technical Skills

| Category | Tools / Languages |
|-----------|-------------------|
| **Hardware Languages** | Verilog, SystemVerilog |
| **Programming** | C++, Python |
| **Scripting** | TCL, Bash |
| **EDA Tools** | Vivado, Cadence Virtuoso, SPICE, CST, Sentaurus |
| **Protocols** | UART, SPI, I2C |
| **OS** | Linux |

---

### ğŸ“š Coursework & Certifications

- Digital VLSI â€¢ Digital Electronics â€¢ CMOS Design  
- **Certifications:**  
  - *RISC-V Processor (RV32I)* â€“ Maven Silicon  
  - *VLSI System-on-Chip Design* â€“ Maven Silicon  
  - *Learning Bash Scripting* â€“ LinkedIn Learning  

---

### ğŸŒ Featured Repositories

| Repository | Description | Language |
|-------------|--------------|-----------|
| [**Microprocessor**](https://github.com/am-298/smallMicroprocessor_1) | RTL modules with scripts & testbenches | Verilog |
| [**Communication_protocols**](https://github.com/am-298/Communication_protocols) | UART, SPI, I2C protocol implementations | Verilog |
| [**ALU_4bit**](https://github.com/am-298/ALU_4bit) | Simple 4-bit ALU implementation | Verilog |


---

### ğŸ’¬ Let's Connect

Feel free to reach out for **collaborations**, **discussions**, or **knowledge sharing** on hardware design and coding.  
ğŸ“© [LinkedIn](https://www.linkedin.com/in/ayushimaurya298/) | [Gmail](mailto:ayushimaur8@gmail.com)

---

<p align="center">âœ¨ â€œDesign is not just how it looks, but how it works.â€ âœ¨</p>


