Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 portalTop_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg has an input control pin portalTop_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg/ENARDEN (net: portalTop_lMemServer_reader_readers_0_serverProcessing_memory/WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways) which is driven by a register (memCnx_1_0_readCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/ENBWREN (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/WEBWE[0] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/WEBWE[1] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/WEBWE[2] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/WEBWE[3] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/ENBWREN (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/WEBWE[0] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/WEBWE[1] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/WEBWE[2] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/WEBWE[3] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg/ENBWREN (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg/WEBWE[0] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg/WEBWE[1] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg/WEBWE[2] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg/WEBWE[3] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/ENBWREN (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/E[0]) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/WEBWE[0] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/E[0]) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/WEBWE[1] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/E[0]) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/WEBWE[2] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/E[0]) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg has an input control pin host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/WEBWE[3] (net: host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/E[0]) which is driven by a register (memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5262.648 ; gain = 0.000 ; free physical = 111104 ; free virtual = 214122
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
WARNING: [Constraints 18-1079] Register host_pcieHostTop_ep7/portalReset/reset_meta_reg and host_pcieHostTop_ep7/portalReset/reset_hold_reg[1] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 5262.648 ; gain = 0.000 ; free physical = 111102 ; free virtual = 214120

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 636ea98c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5262.648 ; gain = 0.000 ; free physical = 111103 ; free virtual = 214120

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 636ea98c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 5262.648 ; gain = 0.000 ; free physical = 110928 ; free virtual = 213946
WARNING: [Constraints 18-1079] Register host_pcieHostTop_ep7/portalReset/reset_meta_reg and host_pcieHostTop_ep7/portalReset/reset_hold_reg[1] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 1.1.1.3 DSPChecker

Phase 1.1.1.4 ClockRegionPlacementChecker

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.6 IOLockPlacementChecker
Phase 1.1.1.3 DSPChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 636ea98c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110848 ; free virtual = 213866

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 636ea98c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 636ea98c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 636ea98c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110847 ; free virtual = 213865
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 636ea98c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110849 ; free virtual = 213867
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 636ea98c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 636ea98c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 636ea98c

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 274826cc

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 274826cc

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a148d20c

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110240 ; free virtual = 213260

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 156f83b53

Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110232 ; free virtual = 213255

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 156f83b53

Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110213 ; free virtual = 213236
Phase 1.2.1 Place Init Design | Checksum: 115c19d97

Time (s): cpu = 00:03:30 ; elapsed = 00:02:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110046 ; free virtual = 213069
Phase 1.2 Build Placer Netlist Model | Checksum: 115c19d97

Time (s): cpu = 00:03:30 ; elapsed = 00:02:22 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110039 ; free virtual = 213063

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 115c19d97

Time (s): cpu = 00:03:30 ; elapsed = 00:02:23 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110035 ; free virtual = 213058
Phase 1 Placer Initialization | Checksum: 115c19d97

Time (s): cpu = 00:03:31 ; elapsed = 00:02:23 . Memory (MB): peak = 5278.656 ; gain = 16.008 ; free physical = 110020 ; free virtual = 213043

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 135e8f1d4

Time (s): cpu = 00:12:49 ; elapsed = 00:07:37 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 110185 ; free virtual = 213277

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135e8f1d4

Time (s): cpu = 00:12:56 ; elapsed = 00:07:38 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 110101 ; free virtual = 213193

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f5af373

Time (s): cpu = 00:17:07 ; elapsed = 00:09:09 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109499 ; free virtual = 212595

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 126cc5f92

Time (s): cpu = 00:17:13 ; elapsed = 00:09:12 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109492 ; free virtual = 212589

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 126cc5f92

Time (s): cpu = 00:17:13 ; elapsed = 00:09:12 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109492 ; free virtual = 212589

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1316edb58

Time (s): cpu = 00:18:12 ; elapsed = 00:09:39 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 110718 ; free virtual = 213822

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14e998758

Time (s): cpu = 00:18:17 ; elapsed = 00:09:41 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 110713 ; free virtual = 213818

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1523ac1ee

Time (s): cpu = 00:20:16 ; elapsed = 00:11:41 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109818 ; free virtual = 212925

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18969b78f

Time (s): cpu = 00:20:26 ; elapsed = 00:11:52 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109819 ; free virtual = 212925

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18969b78f

Time (s): cpu = 00:20:28 ; elapsed = 00:11:53 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109819 ; free virtual = 212926

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 113c14197

Time (s): cpu = 00:22:11 ; elapsed = 00:12:33 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109817 ; free virtual = 212925
Phase 3 Detail Placement | Checksum: 113c14197

Time (s): cpu = 00:22:12 ; elapsed = 00:12:35 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109817 ; free virtual = 212925

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 17c4082ea

Time (s): cpu = 00:24:43 ; elapsed = 00:13:11 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109777 ; free virtual = 212885

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.081. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1d484aaff

Time (s): cpu = 00:25:03 ; elapsed = 00:13:40 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884
Phase 4.1 Post Commit Optimization | Checksum: 1d484aaff

Time (s): cpu = 00:25:05 ; elapsed = 00:13:41 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1d484aaff

Time (s): cpu = 00:25:07 ; elapsed = 00:13:43 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1d484aaff

Time (s): cpu = 00:25:08 ; elapsed = 00:13:45 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1d484aaff

Time (s): cpu = 00:25:10 ; elapsed = 00:13:46 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1d484aaff

Time (s): cpu = 00:25:12 ; elapsed = 00:13:48 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1c602f2fc

Time (s): cpu = 00:25:13 ; elapsed = 00:13:50 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c602f2fc

Time (s): cpu = 00:25:15 ; elapsed = 00:13:51 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109776 ; free virtual = 212884
Ending Placer Task | Checksum: d53583e0

Time (s): cpu = 00:25:15 ; elapsed = 00:13:51 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109781 ; free virtual = 212889
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 38 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:25:36 ; elapsed = 00:14:13 . Memory (MB): peak = 5318.676 ; gain = 56.027 ; free physical = 109781 ; free virtual = 212889
