vhdl xil_defaultlib  \
"/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl" \

nosort
