

================================================================
== Vitis HLS Report for 'spi_master'
================================================================
* Date:           Sun Feb  9 20:41:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.547 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |        ?|        ?|       129|        128|          1|   inf|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 128, depth = 129


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 1
  Pipeline-0 : II = 128, D = 129, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%received_data = alloca i32 1" [../dut.cpp:15]   --->   Operation 131 'alloca' 'received_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../dut.cpp:5]   --->   Operation 132 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [../dut.cpp:5]   --->   Operation 133 'specinterface' 'specinterface_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sclk"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sclk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cs"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mosi"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mosi, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %miso"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %miso, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.54ns)   --->   "%store_ln15 = store i32 0, i32 %received_data" [../dut.cpp:15]   --->   Operation 146 'store' 'store_ln15' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln19 = br void %while.body" [../dut.cpp:19]   --->   Operation 147 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i32P0A, i32 %data_out, i32 1" [../dut.cpp:20]   --->   Operation 148 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %tmp, void %if.else, void %for.body" [../dut.cpp:20]   --->   Operation 149 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:51]   --->   Operation 150 'nbreadreq' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp_2, void %if.end32, void %if.then23" [../dut.cpp:51]   --->   Operation 151 'br' 'br_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 152 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln19 = br void %while.body" [../dut.cpp:19]   --->   Operation 153 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%miso_read_1 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:52]   --->   Operation 154 'read' 'miso_read_1' <Predicate = (!tmp & tmp_2)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %cs, i1 0" [../dut.cpp:23]   --->   Operation 155 'write' 'write_ln23' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 156 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 157 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%miso_read = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 158 'read' 'miso_read' <Predicate = (tmp & tmp_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 159 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 160 'nbreadreq' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 161 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 162 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%miso_read_2 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 163 'read' 'miso_read_2' <Predicate = (tmp & tmp_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 164 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 165 'nbreadreq' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 166 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 167 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%miso_read_3 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 168 'read' 'miso_read_3' <Predicate = (tmp & tmp_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 169 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 170 'nbreadreq' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 171 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 172 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%miso_read_4 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 173 'read' 'miso_read_4' <Predicate = (tmp & tmp_5)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 174 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 175 'nbreadreq' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 176 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 177 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%miso_read_5 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 178 'read' 'miso_read_5' <Predicate = (tmp & tmp_6)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 179 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 180 'nbreadreq' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 181 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 182 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%miso_read_6 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 183 'read' 'miso_read_6' <Predicate = (tmp & tmp_7)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 184 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 185 'nbreadreq' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 186 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 187 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%miso_read_7 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 188 'read' 'miso_read_7' <Predicate = (tmp & tmp_8)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 189 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 190 'nbreadreq' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 191 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 192 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%miso_read_8 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 193 'read' 'miso_read_8' <Predicate = (tmp & tmp_9)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 194 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 195 'nbreadreq' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 196 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 197 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%miso_read_9 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 198 'read' 'miso_read_9' <Predicate = (tmp & tmp_s)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 199 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_10 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 200 'nbreadreq' 'tmp_10' <Predicate = (tmp)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 201 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 202 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%miso_read_10 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 203 'read' 'miso_read_10' <Predicate = (tmp & tmp_10)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 204 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_11 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 205 'nbreadreq' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 206 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 207 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%miso_read_11 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 208 'read' 'miso_read_11' <Predicate = (tmp & tmp_11)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 209 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 210 'nbreadreq' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 211 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 212 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%miso_read_12 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 213 'read' 'miso_read_12' <Predicate = (tmp & tmp_12)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 214 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 215 'nbreadreq' 'tmp_13' <Predicate = (tmp)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 216 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 217 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%miso_read_13 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 218 'read' 'miso_read_13' <Predicate = (tmp & tmp_13)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 219 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 220 'nbreadreq' 'tmp_14' <Predicate = (tmp)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 221 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 222 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%miso_read_14 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 223 'read' 'miso_read_14' <Predicate = (tmp & tmp_14)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 224 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_15 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 225 'nbreadreq' 'tmp_15' <Predicate = (tmp)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 226 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 227 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (0.00ns)   --->   "%miso_read_15 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 228 'read' 'miso_read_15' <Predicate = (tmp & tmp_15)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 229 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 230 'nbreadreq' 'tmp_16' <Predicate = (tmp)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 231 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 232 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%miso_read_16 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 233 'read' 'miso_read_16' <Predicate = (tmp & tmp_16)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 234 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_17 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 235 'nbreadreq' 'tmp_17' <Predicate = (tmp)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 236 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 237 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%miso_read_17 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 238 'read' 'miso_read_17' <Predicate = (tmp & tmp_17)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 239 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 240 'nbreadreq' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 241 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 242 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%miso_read_18 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 243 'read' 'miso_read_18' <Predicate = (tmp & tmp_18)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 244 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 245 'nbreadreq' 'tmp_19' <Predicate = (tmp)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 246 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 247 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%miso_read_19 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 248 'read' 'miso_read_19' <Predicate = (tmp & tmp_19)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 249 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_20 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 250 'nbreadreq' 'tmp_20' <Predicate = (tmp)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 251 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 252 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%miso_read_20 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 253 'read' 'miso_read_20' <Predicate = (tmp & tmp_20)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 254 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_42 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 255 'nbreadreq' 'tmp_21' <Predicate = (tmp)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 256 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 257 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%miso_read_21 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 258 'read' 'miso_read_21' <Predicate = (tmp & tmp_21)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 259 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 260 'nbreadreq' 'tmp_22' <Predicate = (tmp)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 261 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 262 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%miso_read_22 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 263 'read' 'miso_read_22' <Predicate = (tmp & tmp_22)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 264 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 265 'nbreadreq' 'tmp_23' <Predicate = (tmp)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 266 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_47 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 267 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_47 : Operation 268 [1/1] (0.00ns)   --->   "%miso_read_23 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 268 'read' 'miso_read_23' <Predicate = (tmp & tmp_23)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 269 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 270 'nbreadreq' 'tmp_24' <Predicate = (tmp)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 271 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 272 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%miso_read_24 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 273 'read' 'miso_read_24' <Predicate = (tmp & tmp_24)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 274 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_50 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_25 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 275 'nbreadreq' 'tmp_25' <Predicate = (tmp)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 276 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_51 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 277 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "%miso_read_25 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 278 'read' 'miso_read_25' <Predicate = (tmp & tmp_25)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 279 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_26 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 280 'nbreadreq' 'tmp_26' <Predicate = (tmp)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 281 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 282 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_53 : Operation 283 [1/1] (0.00ns)   --->   "%miso_read_26 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 283 'read' 'miso_read_26' <Predicate = (tmp & tmp_26)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 284 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 284 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_54 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_27 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 285 'nbreadreq' 'tmp_27' <Predicate = (tmp)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 286 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 286 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_55 : Operation 287 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 287 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "%miso_read_27 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 288 'read' 'miso_read_27' <Predicate = (tmp & tmp_27)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 289 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_56 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_28 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 290 'nbreadreq' 'tmp_28' <Predicate = (tmp)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 291 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_57 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 292 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "%miso_read_28 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 293 'read' 'miso_read_28' <Predicate = (tmp & tmp_28)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 294 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_58 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_29 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 295 'nbreadreq' 'tmp_29' <Predicate = (tmp)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 296 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 297 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 298 [1/1] (0.00ns)   --->   "%miso_read_29 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 298 'read' 'miso_read_29' <Predicate = (tmp & tmp_29)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 299 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_30 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 300 'nbreadreq' 'tmp_30' <Predicate = (tmp)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 301 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 301 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_61 : Operation 302 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 302 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_61 : Operation 303 [1/1] (0.00ns)   --->   "%miso_read_30 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 303 'read' 'miso_read_30' <Predicate = (tmp & tmp_30)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 304 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_62 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_31 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 305 'nbreadreq' 'tmp_31' <Predicate = (tmp)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 306 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_63 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 307 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_63 : Operation 308 [1/1] (0.00ns)   --->   "%miso_read_31 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 308 'read' 'miso_read_31' <Predicate = (tmp & tmp_31)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 309 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_64 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_32 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 310 'nbreadreq' 'tmp_32' <Predicate = (tmp)> <Delay = 0.00>

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 311 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_65 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 0" [../dut.cpp:34]   --->   Operation 312 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_65 : Operation 313 [1/1] (0.00ns)   --->   "%miso_read_32 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 313 'read' 'miso_read_32' <Predicate = (tmp & tmp_32)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.54>
ST_66 : Operation 314 [1/1] (0.00ns)   --->   "%received_data_4 = load i32 %received_data" [../dut.cpp:52]   --->   Operation 314 'load' 'received_data_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../dut.cpp:15]   --->   Operation 315 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../dut.cpp:19]   --->   Operation 316 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %received_data_4" [../dut.cpp:52]   --->   Operation 317 'trunc' 'trunc_ln52' <Predicate = (!tmp & tmp_2)> <Delay = 0.00>
ST_66 : Operation 318 [1/1] (0.00ns)   --->   "%received_data_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln52, i1 %miso_read_1" [../dut.cpp:52]   --->   Operation 318 'bitconcatenate' 'received_data_3' <Predicate = (!tmp & tmp_2)> <Delay = 0.00>
ST_66 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_vld.volatile.p0i32, i32 %data_in, i32 %received_data_3" [../dut.cpp:53]   --->   Operation 319 'write' 'write_ln53' <Predicate = (!tmp & tmp_2)> <Delay = 0.00>
ST_66 : Operation 320 [1/1] (0.54ns)   --->   "%store_ln15 = store i32 %received_data_3, i32 %received_data" [../dut.cpp:15]   --->   Operation 320 'store' 'store_ln15' <Predicate = (!tmp & tmp_2)> <Delay = 0.54>
ST_66 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end32" [../dut.cpp:55]   --->   Operation 321 'br' 'br_ln55' <Predicate = (!tmp & tmp_2)> <Delay = 0.00>
ST_66 : Operation 322 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_1, void %for.inc, void %if.then15" [../dut.cpp:40]   --->   Operation 322 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_66 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %received_data_4" [../dut.cpp:41]   --->   Operation 323 'trunc' 'trunc_ln41' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_66 : Operation 324 [1/1] (0.00ns)   --->   "%received_data_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41, i1 %miso_read" [../dut.cpp:41]   --->   Operation 324 'bitconcatenate' 'received_data_1' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_66 : Operation 325 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc" [../dut.cpp:43]   --->   Operation 325 'br' 'br_ln43' <Predicate = (tmp & tmp_1)> <Delay = 0.48>
ST_66 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 326 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_66 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_33 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 327 'nbreadreq' 'tmp_33' <Predicate = (tmp)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.48>
ST_67 : Operation 328 [1/1] (0.00ns)   --->   "%send_data = read i32 @_ssdm_op_Read.ap_vld.volatile.p0i32, i32 %data_out" [../dut.cpp:21]   --->   Operation 328 'read' 'send_data' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %send_data" [../dut.cpp:16]   --->   Operation 329 'trunc' 'trunc_ln16' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 330 [1/1] (0.00ns)   --->   "%received_data_2 = phi i32 %received_data_1, void %if.then15, i32 %received_data_4, void %for.body"   --->   Operation 330 'phi' 'received_data_2' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 331 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_3, void %for.inc.1, void %if.then15.1" [../dut.cpp:40]   --->   Operation 331 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_67 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i32 %received_data_2" [../dut.cpp:41]   --->   Operation 332 'trunc' 'trunc_ln41_1' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_67 : Operation 333 [1/1] (0.00ns)   --->   "%received_data_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_1, i1 %miso_read_2" [../dut.cpp:41]   --->   Operation 333 'bitconcatenate' 'received_data_5' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_67 : Operation 334 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.1" [../dut.cpp:43]   --->   Operation 334 'br' 'br_ln43' <Predicate = (tmp & tmp_3)> <Delay = 0.48>
ST_67 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 335 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 31" [../dut.cpp:34]   --->   Operation 336 'bitselect' 'tmp_65' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_65" [../dut.cpp:34]   --->   Operation 337 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_67 : Operation 338 [1/1] (0.00ns)   --->   "%miso_read_33 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 338 'read' 'miso_read_33' <Predicate = (tmp & tmp_33)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.48>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%received_data_6 = phi i32 %received_data_5, void %if.then15.1, i32 %received_data_2, void %for.inc"   --->   Operation 339 'phi' 'received_data_6' <Predicate = (tmp)> <Delay = 0.00>
ST_68 : Operation 340 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_4, void %for.inc.2, void %if.then15.2" [../dut.cpp:40]   --->   Operation 340 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_68 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i32 %received_data_6" [../dut.cpp:41]   --->   Operation 341 'trunc' 'trunc_ln41_2' <Predicate = (tmp & tmp_4)> <Delay = 0.00>
ST_68 : Operation 342 [1/1] (0.00ns)   --->   "%received_data_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_2, i1 %miso_read_3" [../dut.cpp:41]   --->   Operation 342 'bitconcatenate' 'received_data_7' <Predicate = (tmp & tmp_4)> <Delay = 0.00>
ST_68 : Operation 343 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.2" [../dut.cpp:43]   --->   Operation 343 'br' 'br_ln43' <Predicate = (tmp & tmp_4)> <Delay = 0.48>
ST_68 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 344 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_68 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 345 'nbreadreq' 'tmp_34' <Predicate = (tmp)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.48>
ST_69 : Operation 346 [1/1] (0.00ns)   --->   "%received_data_8 = phi i32 %received_data_7, void %if.then15.2, i32 %received_data_6, void %for.inc.1"   --->   Operation 346 'phi' 'received_data_8' <Predicate = (tmp)> <Delay = 0.00>
ST_69 : Operation 347 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_5, void %for.inc.3, void %if.then15.3" [../dut.cpp:40]   --->   Operation 347 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_69 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i32 %received_data_8" [../dut.cpp:41]   --->   Operation 348 'trunc' 'trunc_ln41_3' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_69 : Operation 349 [1/1] (0.00ns)   --->   "%received_data_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_3, i1 %miso_read_4" [../dut.cpp:41]   --->   Operation 349 'bitconcatenate' 'received_data_9' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_69 : Operation 350 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.3" [../dut.cpp:43]   --->   Operation 350 'br' 'br_ln43' <Predicate = (tmp & tmp_5)> <Delay = 0.48>
ST_69 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 351 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_69 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 30" [../dut.cpp:34]   --->   Operation 352 'bitselect' 'tmp_66' <Predicate = (tmp)> <Delay = 0.00>
ST_69 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_66" [../dut.cpp:34]   --->   Operation 353 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_69 : Operation 354 [1/1] (0.00ns)   --->   "%miso_read_34 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 354 'read' 'miso_read_34' <Predicate = (tmp & tmp_34)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 0.48>
ST_70 : Operation 355 [1/1] (0.00ns)   --->   "%received_data_10 = phi i32 %received_data_9, void %if.then15.3, i32 %received_data_8, void %for.inc.2"   --->   Operation 355 'phi' 'received_data_10' <Predicate = (tmp)> <Delay = 0.00>
ST_70 : Operation 356 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_6, void %for.inc.4, void %if.then15.4" [../dut.cpp:40]   --->   Operation 356 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_70 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i32 %received_data_10" [../dut.cpp:41]   --->   Operation 357 'trunc' 'trunc_ln41_4' <Predicate = (tmp & tmp_6)> <Delay = 0.00>
ST_70 : Operation 358 [1/1] (0.00ns)   --->   "%received_data_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_4, i1 %miso_read_5" [../dut.cpp:41]   --->   Operation 358 'bitconcatenate' 'received_data_11' <Predicate = (tmp & tmp_6)> <Delay = 0.00>
ST_70 : Operation 359 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.4" [../dut.cpp:43]   --->   Operation 359 'br' 'br_ln43' <Predicate = (tmp & tmp_6)> <Delay = 0.48>
ST_70 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 360 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_70 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_35 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 361 'nbreadreq' 'tmp_35' <Predicate = (tmp)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.48>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%received_data_12 = phi i32 %received_data_11, void %if.then15.4, i32 %received_data_10, void %for.inc.3"   --->   Operation 362 'phi' 'received_data_12' <Predicate = (tmp)> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_7, void %for.inc.5, void %if.then15.5" [../dut.cpp:40]   --->   Operation 363 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_71 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = trunc i32 %received_data_12" [../dut.cpp:41]   --->   Operation 364 'trunc' 'trunc_ln41_5' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_71 : Operation 365 [1/1] (0.00ns)   --->   "%received_data_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_5, i1 %miso_read_6" [../dut.cpp:41]   --->   Operation 365 'bitconcatenate' 'received_data_13' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_71 : Operation 366 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.5" [../dut.cpp:43]   --->   Operation 366 'br' 'br_ln43' <Predicate = (tmp & tmp_7)> <Delay = 0.48>
ST_71 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 367 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_71 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 29" [../dut.cpp:34]   --->   Operation 368 'bitselect' 'tmp_67' <Predicate = (tmp)> <Delay = 0.00>
ST_71 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_67" [../dut.cpp:34]   --->   Operation 369 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_71 : Operation 370 [1/1] (0.00ns)   --->   "%miso_read_35 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 370 'read' 'miso_read_35' <Predicate = (tmp & tmp_35)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 0.48>
ST_72 : Operation 371 [1/1] (0.00ns)   --->   "%received_data_14 = phi i32 %received_data_13, void %if.then15.5, i32 %received_data_12, void %for.inc.4"   --->   Operation 371 'phi' 'received_data_14' <Predicate = (tmp)> <Delay = 0.00>
ST_72 : Operation 372 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_8, void %for.inc.6, void %if.then15.6" [../dut.cpp:40]   --->   Operation 372 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_72 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i32 %received_data_14" [../dut.cpp:41]   --->   Operation 373 'trunc' 'trunc_ln41_6' <Predicate = (tmp & tmp_8)> <Delay = 0.00>
ST_72 : Operation 374 [1/1] (0.00ns)   --->   "%received_data_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_6, i1 %miso_read_7" [../dut.cpp:41]   --->   Operation 374 'bitconcatenate' 'received_data_15' <Predicate = (tmp & tmp_8)> <Delay = 0.00>
ST_72 : Operation 375 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.6" [../dut.cpp:43]   --->   Operation 375 'br' 'br_ln43' <Predicate = (tmp & tmp_8)> <Delay = 0.48>
ST_72 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 376 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_72 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_36 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 377 'nbreadreq' 'tmp_36' <Predicate = (tmp)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.48>
ST_73 : Operation 378 [1/1] (0.00ns)   --->   "%received_data_16 = phi i32 %received_data_15, void %if.then15.6, i32 %received_data_14, void %for.inc.5"   --->   Operation 378 'phi' 'received_data_16' <Predicate = (tmp)> <Delay = 0.00>
ST_73 : Operation 379 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_9, void %for.inc.7, void %if.then15.7" [../dut.cpp:40]   --->   Operation 379 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_73 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = trunc i32 %received_data_16" [../dut.cpp:41]   --->   Operation 380 'trunc' 'trunc_ln41_7' <Predicate = (tmp & tmp_9)> <Delay = 0.00>
ST_73 : Operation 381 [1/1] (0.00ns)   --->   "%received_data_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_7, i1 %miso_read_8" [../dut.cpp:41]   --->   Operation 381 'bitconcatenate' 'received_data_17' <Predicate = (tmp & tmp_9)> <Delay = 0.00>
ST_73 : Operation 382 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.7" [../dut.cpp:43]   --->   Operation 382 'br' 'br_ln43' <Predicate = (tmp & tmp_9)> <Delay = 0.48>
ST_73 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 383 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_73 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 28" [../dut.cpp:34]   --->   Operation 384 'bitselect' 'tmp_68' <Predicate = (tmp)> <Delay = 0.00>
ST_73 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_68" [../dut.cpp:34]   --->   Operation 385 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_73 : Operation 386 [1/1] (0.00ns)   --->   "%miso_read_36 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 386 'read' 'miso_read_36' <Predicate = (tmp & tmp_36)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.48>
ST_74 : Operation 387 [1/1] (0.00ns)   --->   "%received_data_18 = phi i32 %received_data_17, void %if.then15.7, i32 %received_data_16, void %for.inc.6"   --->   Operation 387 'phi' 'received_data_18' <Predicate = (tmp)> <Delay = 0.00>
ST_74 : Operation 388 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_s, void %for.inc.8, void %if.then15.8" [../dut.cpp:40]   --->   Operation 388 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_74 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = trunc i32 %received_data_18" [../dut.cpp:41]   --->   Operation 389 'trunc' 'trunc_ln41_8' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_74 : Operation 390 [1/1] (0.00ns)   --->   "%received_data_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_8, i1 %miso_read_9" [../dut.cpp:41]   --->   Operation 390 'bitconcatenate' 'received_data_19' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_74 : Operation 391 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.8" [../dut.cpp:43]   --->   Operation 391 'br' 'br_ln43' <Predicate = (tmp & tmp_s)> <Delay = 0.48>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 392 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_74 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_37 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 393 'nbreadreq' 'tmp_37' <Predicate = (tmp)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.48>
ST_75 : Operation 394 [1/1] (0.00ns)   --->   "%received_data_20 = phi i32 %received_data_19, void %if.then15.8, i32 %received_data_18, void %for.inc.7"   --->   Operation 394 'phi' 'received_data_20' <Predicate = (tmp)> <Delay = 0.00>
ST_75 : Operation 395 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_10, void %for.inc.9, void %if.then15.9" [../dut.cpp:40]   --->   Operation 395 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_75 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = trunc i32 %received_data_20" [../dut.cpp:41]   --->   Operation 396 'trunc' 'trunc_ln41_9' <Predicate = (tmp & tmp_10)> <Delay = 0.00>
ST_75 : Operation 397 [1/1] (0.00ns)   --->   "%received_data_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_9, i1 %miso_read_10" [../dut.cpp:41]   --->   Operation 397 'bitconcatenate' 'received_data_21' <Predicate = (tmp & tmp_10)> <Delay = 0.00>
ST_75 : Operation 398 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.9" [../dut.cpp:43]   --->   Operation 398 'br' 'br_ln43' <Predicate = (tmp & tmp_10)> <Delay = 0.48>
ST_75 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 399 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_75 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 27" [../dut.cpp:34]   --->   Operation 400 'bitselect' 'tmp_69' <Predicate = (tmp)> <Delay = 0.00>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_69" [../dut.cpp:34]   --->   Operation 401 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%miso_read_37 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 402 'read' 'miso_read_37' <Predicate = (tmp & tmp_37)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.48>
ST_76 : Operation 403 [1/1] (0.00ns)   --->   "%received_data_22 = phi i32 %received_data_21, void %if.then15.9, i32 %received_data_20, void %for.inc.8"   --->   Operation 403 'phi' 'received_data_22' <Predicate = (tmp)> <Delay = 0.00>
ST_76 : Operation 404 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_11, void %for.inc.10, void %if.then15.10" [../dut.cpp:40]   --->   Operation 404 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_76 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = trunc i32 %received_data_22" [../dut.cpp:41]   --->   Operation 405 'trunc' 'trunc_ln41_10' <Predicate = (tmp & tmp_11)> <Delay = 0.00>
ST_76 : Operation 406 [1/1] (0.00ns)   --->   "%received_data_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_10, i1 %miso_read_11" [../dut.cpp:41]   --->   Operation 406 'bitconcatenate' 'received_data_23' <Predicate = (tmp & tmp_11)> <Delay = 0.00>
ST_76 : Operation 407 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.10" [../dut.cpp:43]   --->   Operation 407 'br' 'br_ln43' <Predicate = (tmp & tmp_11)> <Delay = 0.48>
ST_76 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 408 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_76 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_38 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 409 'nbreadreq' 'tmp_38' <Predicate = (tmp)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 0.48>
ST_77 : Operation 410 [1/1] (0.00ns)   --->   "%received_data_24 = phi i32 %received_data_23, void %if.then15.10, i32 %received_data_22, void %for.inc.9"   --->   Operation 410 'phi' 'received_data_24' <Predicate = (tmp)> <Delay = 0.00>
ST_77 : Operation 411 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_12, void %for.inc.11, void %if.then15.11" [../dut.cpp:40]   --->   Operation 411 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_77 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = trunc i32 %received_data_24" [../dut.cpp:41]   --->   Operation 412 'trunc' 'trunc_ln41_11' <Predicate = (tmp & tmp_12)> <Delay = 0.00>
ST_77 : Operation 413 [1/1] (0.00ns)   --->   "%received_data_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_11, i1 %miso_read_12" [../dut.cpp:41]   --->   Operation 413 'bitconcatenate' 'received_data_25' <Predicate = (tmp & tmp_12)> <Delay = 0.00>
ST_77 : Operation 414 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.11" [../dut.cpp:43]   --->   Operation 414 'br' 'br_ln43' <Predicate = (tmp & tmp_12)> <Delay = 0.48>
ST_77 : Operation 415 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 415 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_77 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 26" [../dut.cpp:34]   --->   Operation 416 'bitselect' 'tmp_70' <Predicate = (tmp)> <Delay = 0.00>
ST_77 : Operation 417 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_70" [../dut.cpp:34]   --->   Operation 417 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_77 : Operation 418 [1/1] (0.00ns)   --->   "%miso_read_38 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 418 'read' 'miso_read_38' <Predicate = (tmp & tmp_38)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 0.48>
ST_78 : Operation 419 [1/1] (0.00ns)   --->   "%received_data_26 = phi i32 %received_data_25, void %if.then15.11, i32 %received_data_24, void %for.inc.10"   --->   Operation 419 'phi' 'received_data_26' <Predicate = (tmp)> <Delay = 0.00>
ST_78 : Operation 420 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_13, void %for.inc.12, void %if.then15.12" [../dut.cpp:40]   --->   Operation 420 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_78 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = trunc i32 %received_data_26" [../dut.cpp:41]   --->   Operation 421 'trunc' 'trunc_ln41_12' <Predicate = (tmp & tmp_13)> <Delay = 0.00>
ST_78 : Operation 422 [1/1] (0.00ns)   --->   "%received_data_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_12, i1 %miso_read_13" [../dut.cpp:41]   --->   Operation 422 'bitconcatenate' 'received_data_27' <Predicate = (tmp & tmp_13)> <Delay = 0.00>
ST_78 : Operation 423 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.12" [../dut.cpp:43]   --->   Operation 423 'br' 'br_ln43' <Predicate = (tmp & tmp_13)> <Delay = 0.48>
ST_78 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 424 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_78 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_39 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 425 'nbreadreq' 'tmp_39' <Predicate = (tmp)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 0.48>
ST_79 : Operation 426 [1/1] (0.00ns)   --->   "%received_data_28 = phi i32 %received_data_27, void %if.then15.12, i32 %received_data_26, void %for.inc.11"   --->   Operation 426 'phi' 'received_data_28' <Predicate = (tmp)> <Delay = 0.00>
ST_79 : Operation 427 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_14, void %for.inc.13, void %if.then15.13" [../dut.cpp:40]   --->   Operation 427 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_79 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = trunc i32 %received_data_28" [../dut.cpp:41]   --->   Operation 428 'trunc' 'trunc_ln41_13' <Predicate = (tmp & tmp_14)> <Delay = 0.00>
ST_79 : Operation 429 [1/1] (0.00ns)   --->   "%received_data_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_13, i1 %miso_read_14" [../dut.cpp:41]   --->   Operation 429 'bitconcatenate' 'received_data_29' <Predicate = (tmp & tmp_14)> <Delay = 0.00>
ST_79 : Operation 430 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.13" [../dut.cpp:43]   --->   Operation 430 'br' 'br_ln43' <Predicate = (tmp & tmp_14)> <Delay = 0.48>
ST_79 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 431 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_79 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 25" [../dut.cpp:34]   --->   Operation 432 'bitselect' 'tmp_71' <Predicate = (tmp)> <Delay = 0.00>
ST_79 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_71" [../dut.cpp:34]   --->   Operation 433 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_79 : Operation 434 [1/1] (0.00ns)   --->   "%miso_read_39 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 434 'read' 'miso_read_39' <Predicate = (tmp & tmp_39)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.48>
ST_80 : Operation 435 [1/1] (0.00ns)   --->   "%received_data_30 = phi i32 %received_data_29, void %if.then15.13, i32 %received_data_28, void %for.inc.12"   --->   Operation 435 'phi' 'received_data_30' <Predicate = (tmp)> <Delay = 0.00>
ST_80 : Operation 436 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_15, void %for.inc.14, void %if.then15.14" [../dut.cpp:40]   --->   Operation 436 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_80 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln41_14 = trunc i32 %received_data_30" [../dut.cpp:41]   --->   Operation 437 'trunc' 'trunc_ln41_14' <Predicate = (tmp & tmp_15)> <Delay = 0.00>
ST_80 : Operation 438 [1/1] (0.00ns)   --->   "%received_data_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_14, i1 %miso_read_15" [../dut.cpp:41]   --->   Operation 438 'bitconcatenate' 'received_data_31' <Predicate = (tmp & tmp_15)> <Delay = 0.00>
ST_80 : Operation 439 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.14" [../dut.cpp:43]   --->   Operation 439 'br' 'br_ln43' <Predicate = (tmp & tmp_15)> <Delay = 0.48>
ST_80 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 440 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_80 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_40 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 441 'nbreadreq' 'tmp_40' <Predicate = (tmp)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 0.48>
ST_81 : Operation 442 [1/1] (0.00ns)   --->   "%received_data_32 = phi i32 %received_data_31, void %if.then15.14, i32 %received_data_30, void %for.inc.13"   --->   Operation 442 'phi' 'received_data_32' <Predicate = (tmp)> <Delay = 0.00>
ST_81 : Operation 443 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_16, void %for.inc.15, void %if.then15.15" [../dut.cpp:40]   --->   Operation 443 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_81 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln41_15 = trunc i32 %received_data_32" [../dut.cpp:41]   --->   Operation 444 'trunc' 'trunc_ln41_15' <Predicate = (tmp & tmp_16)> <Delay = 0.00>
ST_81 : Operation 445 [1/1] (0.00ns)   --->   "%received_data_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_15, i1 %miso_read_16" [../dut.cpp:41]   --->   Operation 445 'bitconcatenate' 'received_data_33' <Predicate = (tmp & tmp_16)> <Delay = 0.00>
ST_81 : Operation 446 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.15" [../dut.cpp:43]   --->   Operation 446 'br' 'br_ln43' <Predicate = (tmp & tmp_16)> <Delay = 0.48>
ST_81 : Operation 447 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 447 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_81 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 24" [../dut.cpp:34]   --->   Operation 448 'bitselect' 'tmp_72' <Predicate = (tmp)> <Delay = 0.00>
ST_81 : Operation 449 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_72" [../dut.cpp:34]   --->   Operation 449 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_81 : Operation 450 [1/1] (0.00ns)   --->   "%miso_read_40 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 450 'read' 'miso_read_40' <Predicate = (tmp & tmp_40)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 0.48>
ST_82 : Operation 451 [1/1] (0.00ns)   --->   "%received_data_34 = phi i32 %received_data_33, void %if.then15.15, i32 %received_data_32, void %for.inc.14"   --->   Operation 451 'phi' 'received_data_34' <Predicate = (tmp)> <Delay = 0.00>
ST_82 : Operation 452 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_17, void %for.inc.16, void %if.then15.16" [../dut.cpp:40]   --->   Operation 452 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_82 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln41_16 = trunc i32 %received_data_34" [../dut.cpp:41]   --->   Operation 453 'trunc' 'trunc_ln41_16' <Predicate = (tmp & tmp_17)> <Delay = 0.00>
ST_82 : Operation 454 [1/1] (0.00ns)   --->   "%received_data_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_16, i1 %miso_read_17" [../dut.cpp:41]   --->   Operation 454 'bitconcatenate' 'received_data_35' <Predicate = (tmp & tmp_17)> <Delay = 0.00>
ST_82 : Operation 455 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.16" [../dut.cpp:43]   --->   Operation 455 'br' 'br_ln43' <Predicate = (tmp & tmp_17)> <Delay = 0.48>
ST_82 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 456 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_82 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_41 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 457 'nbreadreq' 'tmp_41' <Predicate = (tmp)> <Delay = 0.00>

State 83 <SV = 82> <Delay = 0.48>
ST_83 : Operation 458 [1/1] (0.00ns)   --->   "%received_data_36 = phi i32 %received_data_35, void %if.then15.16, i32 %received_data_34, void %for.inc.15"   --->   Operation 458 'phi' 'received_data_36' <Predicate = (tmp)> <Delay = 0.00>
ST_83 : Operation 459 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_18, void %for.inc.17, void %if.then15.17" [../dut.cpp:40]   --->   Operation 459 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_83 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln41_17 = trunc i32 %received_data_36" [../dut.cpp:41]   --->   Operation 460 'trunc' 'trunc_ln41_17' <Predicate = (tmp & tmp_18)> <Delay = 0.00>
ST_83 : Operation 461 [1/1] (0.00ns)   --->   "%received_data_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_17, i1 %miso_read_18" [../dut.cpp:41]   --->   Operation 461 'bitconcatenate' 'received_data_37' <Predicate = (tmp & tmp_18)> <Delay = 0.00>
ST_83 : Operation 462 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.17" [../dut.cpp:43]   --->   Operation 462 'br' 'br_ln43' <Predicate = (tmp & tmp_18)> <Delay = 0.48>
ST_83 : Operation 463 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 463 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_83 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 23" [../dut.cpp:34]   --->   Operation 464 'bitselect' 'tmp_73' <Predicate = (tmp)> <Delay = 0.00>
ST_83 : Operation 465 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_73" [../dut.cpp:34]   --->   Operation 465 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_83 : Operation 466 [1/1] (0.00ns)   --->   "%miso_read_41 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 466 'read' 'miso_read_41' <Predicate = (tmp & tmp_41)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.48>
ST_84 : Operation 467 [1/1] (0.00ns)   --->   "%received_data_38 = phi i32 %received_data_37, void %if.then15.17, i32 %received_data_36, void %for.inc.16"   --->   Operation 467 'phi' 'received_data_38' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 468 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_19, void %for.inc.18, void %if.then15.18" [../dut.cpp:40]   --->   Operation 468 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_84 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln41_18 = trunc i32 %received_data_38" [../dut.cpp:41]   --->   Operation 469 'trunc' 'trunc_ln41_18' <Predicate = (tmp & tmp_19)> <Delay = 0.00>
ST_84 : Operation 470 [1/1] (0.00ns)   --->   "%received_data_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_18, i1 %miso_read_19" [../dut.cpp:41]   --->   Operation 470 'bitconcatenate' 'received_data_39' <Predicate = (tmp & tmp_19)> <Delay = 0.00>
ST_84 : Operation 471 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.18" [../dut.cpp:43]   --->   Operation 471 'br' 'br_ln43' <Predicate = (tmp & tmp_19)> <Delay = 0.48>
ST_84 : Operation 472 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 472 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_42 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 473 'nbreadreq' 'tmp_42' <Predicate = (tmp)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.48>
ST_85 : Operation 474 [1/1] (0.00ns)   --->   "%received_data_40 = phi i32 %received_data_39, void %if.then15.18, i32 %received_data_38, void %for.inc.17"   --->   Operation 474 'phi' 'received_data_40' <Predicate = (tmp)> <Delay = 0.00>
ST_85 : Operation 475 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_20, void %for.inc.19, void %if.then15.19" [../dut.cpp:40]   --->   Operation 475 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_85 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln41_19 = trunc i32 %received_data_40" [../dut.cpp:41]   --->   Operation 476 'trunc' 'trunc_ln41_19' <Predicate = (tmp & tmp_20)> <Delay = 0.00>
ST_85 : Operation 477 [1/1] (0.00ns)   --->   "%received_data_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_19, i1 %miso_read_20" [../dut.cpp:41]   --->   Operation 477 'bitconcatenate' 'received_data_41' <Predicate = (tmp & tmp_20)> <Delay = 0.00>
ST_85 : Operation 478 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.19" [../dut.cpp:43]   --->   Operation 478 'br' 'br_ln43' <Predicate = (tmp & tmp_20)> <Delay = 0.48>
ST_85 : Operation 479 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 479 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_85 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 22" [../dut.cpp:34]   --->   Operation 480 'bitselect' 'tmp_74' <Predicate = (tmp)> <Delay = 0.00>
ST_85 : Operation 481 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_74" [../dut.cpp:34]   --->   Operation 481 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_85 : Operation 482 [1/1] (0.00ns)   --->   "%miso_read_42 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 482 'read' 'miso_read_42' <Predicate = (tmp & tmp_42)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.48>
ST_86 : Operation 483 [1/1] (0.00ns)   --->   "%received_data_42 = phi i32 %received_data_41, void %if.then15.19, i32 %received_data_40, void %for.inc.18"   --->   Operation 483 'phi' 'received_data_42' <Predicate = (tmp)> <Delay = 0.00>
ST_86 : Operation 484 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_21, void %for.inc.20, void %if.then15.20" [../dut.cpp:40]   --->   Operation 484 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_86 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln41_20 = trunc i32 %received_data_42" [../dut.cpp:41]   --->   Operation 485 'trunc' 'trunc_ln41_20' <Predicate = (tmp & tmp_21)> <Delay = 0.00>
ST_86 : Operation 486 [1/1] (0.00ns)   --->   "%received_data_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_20, i1 %miso_read_21" [../dut.cpp:41]   --->   Operation 486 'bitconcatenate' 'received_data_43' <Predicate = (tmp & tmp_21)> <Delay = 0.00>
ST_86 : Operation 487 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.20" [../dut.cpp:43]   --->   Operation 487 'br' 'br_ln43' <Predicate = (tmp & tmp_21)> <Delay = 0.48>
ST_86 : Operation 488 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 488 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_86 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_43 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 489 'nbreadreq' 'tmp_43' <Predicate = (tmp)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.48>
ST_87 : Operation 490 [1/1] (0.00ns)   --->   "%received_data_44 = phi i32 %received_data_43, void %if.then15.20, i32 %received_data_42, void %for.inc.19"   --->   Operation 490 'phi' 'received_data_44' <Predicate = (tmp)> <Delay = 0.00>
ST_87 : Operation 491 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_22, void %for.inc.21, void %if.then15.21" [../dut.cpp:40]   --->   Operation 491 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_87 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln41_21 = trunc i32 %received_data_44" [../dut.cpp:41]   --->   Operation 492 'trunc' 'trunc_ln41_21' <Predicate = (tmp & tmp_22)> <Delay = 0.00>
ST_87 : Operation 493 [1/1] (0.00ns)   --->   "%received_data_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_21, i1 %miso_read_22" [../dut.cpp:41]   --->   Operation 493 'bitconcatenate' 'received_data_45' <Predicate = (tmp & tmp_22)> <Delay = 0.00>
ST_87 : Operation 494 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.21" [../dut.cpp:43]   --->   Operation 494 'br' 'br_ln43' <Predicate = (tmp & tmp_22)> <Delay = 0.48>
ST_87 : Operation 495 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 495 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_87 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 21" [../dut.cpp:34]   --->   Operation 496 'bitselect' 'tmp_75' <Predicate = (tmp)> <Delay = 0.00>
ST_87 : Operation 497 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_75" [../dut.cpp:34]   --->   Operation 497 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_87 : Operation 498 [1/1] (0.00ns)   --->   "%miso_read_43 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 498 'read' 'miso_read_43' <Predicate = (tmp & tmp_43)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 0.48>
ST_88 : Operation 499 [1/1] (0.00ns)   --->   "%received_data_46 = phi i32 %received_data_45, void %if.then15.21, i32 %received_data_44, void %for.inc.20"   --->   Operation 499 'phi' 'received_data_46' <Predicate = (tmp)> <Delay = 0.00>
ST_88 : Operation 500 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_23, void %for.inc.22, void %if.then15.22" [../dut.cpp:40]   --->   Operation 500 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_88 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln41_22 = trunc i32 %received_data_46" [../dut.cpp:41]   --->   Operation 501 'trunc' 'trunc_ln41_22' <Predicate = (tmp & tmp_23)> <Delay = 0.00>
ST_88 : Operation 502 [1/1] (0.00ns)   --->   "%received_data_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_22, i1 %miso_read_23" [../dut.cpp:41]   --->   Operation 502 'bitconcatenate' 'received_data_47' <Predicate = (tmp & tmp_23)> <Delay = 0.00>
ST_88 : Operation 503 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.22" [../dut.cpp:43]   --->   Operation 503 'br' 'br_ln43' <Predicate = (tmp & tmp_23)> <Delay = 0.48>
ST_88 : Operation 504 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 504 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_88 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_44 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 505 'nbreadreq' 'tmp_44' <Predicate = (tmp)> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.48>
ST_89 : Operation 506 [1/1] (0.00ns)   --->   "%received_data_48 = phi i32 %received_data_47, void %if.then15.22, i32 %received_data_46, void %for.inc.21"   --->   Operation 506 'phi' 'received_data_48' <Predicate = (tmp)> <Delay = 0.00>
ST_89 : Operation 507 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_24, void %for.inc.23, void %if.then15.23" [../dut.cpp:40]   --->   Operation 507 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_89 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln41_23 = trunc i32 %received_data_48" [../dut.cpp:41]   --->   Operation 508 'trunc' 'trunc_ln41_23' <Predicate = (tmp & tmp_24)> <Delay = 0.00>
ST_89 : Operation 509 [1/1] (0.00ns)   --->   "%received_data_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_23, i1 %miso_read_24" [../dut.cpp:41]   --->   Operation 509 'bitconcatenate' 'received_data_49' <Predicate = (tmp & tmp_24)> <Delay = 0.00>
ST_89 : Operation 510 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.23" [../dut.cpp:43]   --->   Operation 510 'br' 'br_ln43' <Predicate = (tmp & tmp_24)> <Delay = 0.48>
ST_89 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 511 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_89 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 20" [../dut.cpp:34]   --->   Operation 512 'bitselect' 'tmp_76' <Predicate = (tmp)> <Delay = 0.00>
ST_89 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_76" [../dut.cpp:34]   --->   Operation 513 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_89 : Operation 514 [1/1] (0.00ns)   --->   "%miso_read_44 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 514 'read' 'miso_read_44' <Predicate = (tmp & tmp_44)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.48>
ST_90 : Operation 515 [1/1] (0.00ns)   --->   "%received_data_50 = phi i32 %received_data_49, void %if.then15.23, i32 %received_data_48, void %for.inc.22"   --->   Operation 515 'phi' 'received_data_50' <Predicate = (tmp)> <Delay = 0.00>
ST_90 : Operation 516 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_25, void %for.inc.24, void %if.then15.24" [../dut.cpp:40]   --->   Operation 516 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_90 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln41_24 = trunc i32 %received_data_50" [../dut.cpp:41]   --->   Operation 517 'trunc' 'trunc_ln41_24' <Predicate = (tmp & tmp_25)> <Delay = 0.00>
ST_90 : Operation 518 [1/1] (0.00ns)   --->   "%received_data_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_24, i1 %miso_read_25" [../dut.cpp:41]   --->   Operation 518 'bitconcatenate' 'received_data_51' <Predicate = (tmp & tmp_25)> <Delay = 0.00>
ST_90 : Operation 519 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.24" [../dut.cpp:43]   --->   Operation 519 'br' 'br_ln43' <Predicate = (tmp & tmp_25)> <Delay = 0.48>
ST_90 : Operation 520 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 520 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_90 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_45 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 521 'nbreadreq' 'tmp_45' <Predicate = (tmp)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.48>
ST_91 : Operation 522 [1/1] (0.00ns)   --->   "%received_data_52 = phi i32 %received_data_51, void %if.then15.24, i32 %received_data_50, void %for.inc.23"   --->   Operation 522 'phi' 'received_data_52' <Predicate = (tmp)> <Delay = 0.00>
ST_91 : Operation 523 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_26, void %for.inc.25, void %if.then15.25" [../dut.cpp:40]   --->   Operation 523 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_91 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln41_25 = trunc i32 %received_data_52" [../dut.cpp:41]   --->   Operation 524 'trunc' 'trunc_ln41_25' <Predicate = (tmp & tmp_26)> <Delay = 0.00>
ST_91 : Operation 525 [1/1] (0.00ns)   --->   "%received_data_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_25, i1 %miso_read_26" [../dut.cpp:41]   --->   Operation 525 'bitconcatenate' 'received_data_53' <Predicate = (tmp & tmp_26)> <Delay = 0.00>
ST_91 : Operation 526 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.25" [../dut.cpp:43]   --->   Operation 526 'br' 'br_ln43' <Predicate = (tmp & tmp_26)> <Delay = 0.48>
ST_91 : Operation 527 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 527 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_91 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 19" [../dut.cpp:34]   --->   Operation 528 'bitselect' 'tmp_77' <Predicate = (tmp)> <Delay = 0.00>
ST_91 : Operation 529 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_77" [../dut.cpp:34]   --->   Operation 529 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_91 : Operation 530 [1/1] (0.00ns)   --->   "%miso_read_45 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 530 'read' 'miso_read_45' <Predicate = (tmp & tmp_45)> <Delay = 0.00>

State 92 <SV = 91> <Delay = 0.48>
ST_92 : Operation 531 [1/1] (0.00ns)   --->   "%received_data_54 = phi i32 %received_data_53, void %if.then15.25, i32 %received_data_52, void %for.inc.24"   --->   Operation 531 'phi' 'received_data_54' <Predicate = (tmp)> <Delay = 0.00>
ST_92 : Operation 532 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_27, void %for.inc.26, void %if.then15.26" [../dut.cpp:40]   --->   Operation 532 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_92 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln41_26 = trunc i32 %received_data_54" [../dut.cpp:41]   --->   Operation 533 'trunc' 'trunc_ln41_26' <Predicate = (tmp & tmp_27)> <Delay = 0.00>
ST_92 : Operation 534 [1/1] (0.00ns)   --->   "%received_data_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_26, i1 %miso_read_27" [../dut.cpp:41]   --->   Operation 534 'bitconcatenate' 'received_data_55' <Predicate = (tmp & tmp_27)> <Delay = 0.00>
ST_92 : Operation 535 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.26" [../dut.cpp:43]   --->   Operation 535 'br' 'br_ln43' <Predicate = (tmp & tmp_27)> <Delay = 0.48>
ST_92 : Operation 536 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 536 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_92 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_46 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 537 'nbreadreq' 'tmp_46' <Predicate = (tmp)> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.48>
ST_93 : Operation 538 [1/1] (0.00ns)   --->   "%received_data_56 = phi i32 %received_data_55, void %if.then15.26, i32 %received_data_54, void %for.inc.25"   --->   Operation 538 'phi' 'received_data_56' <Predicate = (tmp)> <Delay = 0.00>
ST_93 : Operation 539 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_28, void %for.inc.27, void %if.then15.27" [../dut.cpp:40]   --->   Operation 539 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_93 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln41_27 = trunc i32 %received_data_56" [../dut.cpp:41]   --->   Operation 540 'trunc' 'trunc_ln41_27' <Predicate = (tmp & tmp_28)> <Delay = 0.00>
ST_93 : Operation 541 [1/1] (0.00ns)   --->   "%received_data_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_27, i1 %miso_read_28" [../dut.cpp:41]   --->   Operation 541 'bitconcatenate' 'received_data_57' <Predicate = (tmp & tmp_28)> <Delay = 0.00>
ST_93 : Operation 542 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.27" [../dut.cpp:43]   --->   Operation 542 'br' 'br_ln43' <Predicate = (tmp & tmp_28)> <Delay = 0.48>
ST_93 : Operation 543 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 543 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_93 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 18" [../dut.cpp:34]   --->   Operation 544 'bitselect' 'tmp_78' <Predicate = (tmp)> <Delay = 0.00>
ST_93 : Operation 545 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_78" [../dut.cpp:34]   --->   Operation 545 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_93 : Operation 546 [1/1] (0.00ns)   --->   "%miso_read_46 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 546 'read' 'miso_read_46' <Predicate = (tmp & tmp_46)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.48>
ST_94 : Operation 547 [1/1] (0.00ns)   --->   "%received_data_58 = phi i32 %received_data_57, void %if.then15.27, i32 %received_data_56, void %for.inc.26"   --->   Operation 547 'phi' 'received_data_58' <Predicate = (tmp)> <Delay = 0.00>
ST_94 : Operation 548 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_29, void %for.inc.28, void %if.then15.28" [../dut.cpp:40]   --->   Operation 548 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_94 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln41_28 = trunc i32 %received_data_58" [../dut.cpp:41]   --->   Operation 549 'trunc' 'trunc_ln41_28' <Predicate = (tmp & tmp_29)> <Delay = 0.00>
ST_94 : Operation 550 [1/1] (0.00ns)   --->   "%received_data_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_28, i1 %miso_read_29" [../dut.cpp:41]   --->   Operation 550 'bitconcatenate' 'received_data_59' <Predicate = (tmp & tmp_29)> <Delay = 0.00>
ST_94 : Operation 551 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.28" [../dut.cpp:43]   --->   Operation 551 'br' 'br_ln43' <Predicate = (tmp & tmp_29)> <Delay = 0.48>
ST_94 : Operation 552 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 552 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_94 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_47 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 553 'nbreadreq' 'tmp_47' <Predicate = (tmp)> <Delay = 0.00>

State 95 <SV = 94> <Delay = 0.48>
ST_95 : Operation 554 [1/1] (0.00ns)   --->   "%received_data_60 = phi i32 %received_data_59, void %if.then15.28, i32 %received_data_58, void %for.inc.27"   --->   Operation 554 'phi' 'received_data_60' <Predicate = (tmp)> <Delay = 0.00>
ST_95 : Operation 555 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_30, void %for.inc.29, void %if.then15.29" [../dut.cpp:40]   --->   Operation 555 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_95 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln41_29 = trunc i32 %received_data_60" [../dut.cpp:41]   --->   Operation 556 'trunc' 'trunc_ln41_29' <Predicate = (tmp & tmp_30)> <Delay = 0.00>
ST_95 : Operation 557 [1/1] (0.00ns)   --->   "%received_data_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_29, i1 %miso_read_30" [../dut.cpp:41]   --->   Operation 557 'bitconcatenate' 'received_data_61' <Predicate = (tmp & tmp_30)> <Delay = 0.00>
ST_95 : Operation 558 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.29" [../dut.cpp:43]   --->   Operation 558 'br' 'br_ln43' <Predicate = (tmp & tmp_30)> <Delay = 0.48>
ST_95 : Operation 559 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 559 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_95 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 17" [../dut.cpp:34]   --->   Operation 560 'bitselect' 'tmp_79' <Predicate = (tmp)> <Delay = 0.00>
ST_95 : Operation 561 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_79" [../dut.cpp:34]   --->   Operation 561 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_95 : Operation 562 [1/1] (0.00ns)   --->   "%miso_read_47 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 562 'read' 'miso_read_47' <Predicate = (tmp & tmp_47)> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.48>
ST_96 : Operation 563 [1/1] (0.00ns)   --->   "%received_data_62 = phi i32 %received_data_61, void %if.then15.29, i32 %received_data_60, void %for.inc.28"   --->   Operation 563 'phi' 'received_data_62' <Predicate = (tmp)> <Delay = 0.00>
ST_96 : Operation 564 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_31, void %for.inc.30, void %if.then15.30" [../dut.cpp:40]   --->   Operation 564 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_96 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln41_30 = trunc i32 %received_data_62" [../dut.cpp:41]   --->   Operation 565 'trunc' 'trunc_ln41_30' <Predicate = (tmp & tmp_31)> <Delay = 0.00>
ST_96 : Operation 566 [1/1] (0.00ns)   --->   "%received_data_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_30, i1 %miso_read_31" [../dut.cpp:41]   --->   Operation 566 'bitconcatenate' 'received_data_63' <Predicate = (tmp & tmp_31)> <Delay = 0.00>
ST_96 : Operation 567 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.30" [../dut.cpp:43]   --->   Operation 567 'br' 'br_ln43' <Predicate = (tmp & tmp_31)> <Delay = 0.48>
ST_96 : Operation 568 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 568 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_96 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_48 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 569 'nbreadreq' 'tmp_48' <Predicate = (tmp)> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.48>
ST_97 : Operation 570 [1/1] (0.00ns)   --->   "%received_data_64 = phi i32 %received_data_63, void %if.then15.30, i32 %received_data_62, void %for.inc.29"   --->   Operation 570 'phi' 'received_data_64' <Predicate = (tmp)> <Delay = 0.00>
ST_97 : Operation 571 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_32, void %for.inc.31, void %if.then15.31" [../dut.cpp:40]   --->   Operation 571 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_97 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln41_31 = trunc i32 %received_data_64" [../dut.cpp:41]   --->   Operation 572 'trunc' 'trunc_ln41_31' <Predicate = (tmp & tmp_32)> <Delay = 0.00>
ST_97 : Operation 573 [1/1] (0.00ns)   --->   "%received_data_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_31, i1 %miso_read_32" [../dut.cpp:41]   --->   Operation 573 'bitconcatenate' 'received_data_65' <Predicate = (tmp & tmp_32)> <Delay = 0.00>
ST_97 : Operation 574 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.31" [../dut.cpp:43]   --->   Operation 574 'br' 'br_ln43' <Predicate = (tmp & tmp_32)> <Delay = 0.48>
ST_97 : Operation 575 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 575 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_97 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 16" [../dut.cpp:34]   --->   Operation 576 'bitselect' 'tmp_80' <Predicate = (tmp)> <Delay = 0.00>
ST_97 : Operation 577 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_80" [../dut.cpp:34]   --->   Operation 577 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_97 : Operation 578 [1/1] (0.00ns)   --->   "%miso_read_48 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 578 'read' 'miso_read_48' <Predicate = (tmp & tmp_48)> <Delay = 0.00>

State 98 <SV = 97> <Delay = 0.48>
ST_98 : Operation 579 [1/1] (0.00ns)   --->   "%received_data_66 = phi i32 %received_data_65, void %if.then15.31, i32 %received_data_64, void %for.inc.30"   --->   Operation 579 'phi' 'received_data_66' <Predicate = (tmp)> <Delay = 0.00>
ST_98 : Operation 580 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_33, void %for.inc.32, void %if.then15.32" [../dut.cpp:40]   --->   Operation 580 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_98 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln41_32 = trunc i32 %received_data_66" [../dut.cpp:41]   --->   Operation 581 'trunc' 'trunc_ln41_32' <Predicate = (tmp & tmp_33)> <Delay = 0.00>
ST_98 : Operation 582 [1/1] (0.00ns)   --->   "%received_data_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_32, i1 %miso_read_33" [../dut.cpp:41]   --->   Operation 582 'bitconcatenate' 'received_data_67' <Predicate = (tmp & tmp_33)> <Delay = 0.00>
ST_98 : Operation 583 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.32" [../dut.cpp:43]   --->   Operation 583 'br' 'br_ln43' <Predicate = (tmp & tmp_33)> <Delay = 0.48>
ST_98 : Operation 584 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 584 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_98 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_49 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 585 'nbreadreq' 'tmp_49' <Predicate = (tmp)> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.48>
ST_99 : Operation 586 [1/1] (0.00ns)   --->   "%received_data_68 = phi i32 %received_data_67, void %if.then15.32, i32 %received_data_66, void %for.inc.31"   --->   Operation 586 'phi' 'received_data_68' <Predicate = (tmp)> <Delay = 0.00>
ST_99 : Operation 587 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_34, void %for.inc.33, void %if.then15.33" [../dut.cpp:40]   --->   Operation 587 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_99 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln41_33 = trunc i32 %received_data_68" [../dut.cpp:41]   --->   Operation 588 'trunc' 'trunc_ln41_33' <Predicate = (tmp & tmp_34)> <Delay = 0.00>
ST_99 : Operation 589 [1/1] (0.00ns)   --->   "%received_data_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_33, i1 %miso_read_34" [../dut.cpp:41]   --->   Operation 589 'bitconcatenate' 'received_data_69' <Predicate = (tmp & tmp_34)> <Delay = 0.00>
ST_99 : Operation 590 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.33" [../dut.cpp:43]   --->   Operation 590 'br' 'br_ln43' <Predicate = (tmp & tmp_34)> <Delay = 0.48>
ST_99 : Operation 591 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 591 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_99 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 15" [../dut.cpp:34]   --->   Operation 592 'bitselect' 'tmp_81' <Predicate = (tmp)> <Delay = 0.00>
ST_99 : Operation 593 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_81" [../dut.cpp:34]   --->   Operation 593 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_99 : Operation 594 [1/1] (0.00ns)   --->   "%miso_read_49 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 594 'read' 'miso_read_49' <Predicate = (tmp & tmp_49)> <Delay = 0.00>

State 100 <SV = 99> <Delay = 0.48>
ST_100 : Operation 595 [1/1] (0.00ns)   --->   "%received_data_70 = phi i32 %received_data_69, void %if.then15.33, i32 %received_data_68, void %for.inc.32"   --->   Operation 595 'phi' 'received_data_70' <Predicate = (tmp)> <Delay = 0.00>
ST_100 : Operation 596 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_35, void %for.inc.34, void %if.then15.34" [../dut.cpp:40]   --->   Operation 596 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_100 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln41_34 = trunc i32 %received_data_70" [../dut.cpp:41]   --->   Operation 597 'trunc' 'trunc_ln41_34' <Predicate = (tmp & tmp_35)> <Delay = 0.00>
ST_100 : Operation 598 [1/1] (0.00ns)   --->   "%received_data_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_34, i1 %miso_read_35" [../dut.cpp:41]   --->   Operation 598 'bitconcatenate' 'received_data_71' <Predicate = (tmp & tmp_35)> <Delay = 0.00>
ST_100 : Operation 599 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.34" [../dut.cpp:43]   --->   Operation 599 'br' 'br_ln43' <Predicate = (tmp & tmp_35)> <Delay = 0.48>
ST_100 : Operation 600 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 600 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_100 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_50 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 601 'nbreadreq' 'tmp_50' <Predicate = (tmp)> <Delay = 0.00>

State 101 <SV = 100> <Delay = 0.48>
ST_101 : Operation 602 [1/1] (0.00ns)   --->   "%received_data_72 = phi i32 %received_data_71, void %if.then15.34, i32 %received_data_70, void %for.inc.33"   --->   Operation 602 'phi' 'received_data_72' <Predicate = (tmp)> <Delay = 0.00>
ST_101 : Operation 603 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_36, void %for.inc.35, void %if.then15.35" [../dut.cpp:40]   --->   Operation 603 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_101 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln41_35 = trunc i32 %received_data_72" [../dut.cpp:41]   --->   Operation 604 'trunc' 'trunc_ln41_35' <Predicate = (tmp & tmp_36)> <Delay = 0.00>
ST_101 : Operation 605 [1/1] (0.00ns)   --->   "%received_data_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_35, i1 %miso_read_36" [../dut.cpp:41]   --->   Operation 605 'bitconcatenate' 'received_data_73' <Predicate = (tmp & tmp_36)> <Delay = 0.00>
ST_101 : Operation 606 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.35" [../dut.cpp:43]   --->   Operation 606 'br' 'br_ln43' <Predicate = (tmp & tmp_36)> <Delay = 0.48>
ST_101 : Operation 607 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 607 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_101 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 14" [../dut.cpp:34]   --->   Operation 608 'bitselect' 'tmp_82' <Predicate = (tmp)> <Delay = 0.00>
ST_101 : Operation 609 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_82" [../dut.cpp:34]   --->   Operation 609 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_101 : Operation 610 [1/1] (0.00ns)   --->   "%miso_read_50 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 610 'read' 'miso_read_50' <Predicate = (tmp & tmp_50)> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.48>
ST_102 : Operation 611 [1/1] (0.00ns)   --->   "%received_data_74 = phi i32 %received_data_73, void %if.then15.35, i32 %received_data_72, void %for.inc.34"   --->   Operation 611 'phi' 'received_data_74' <Predicate = (tmp)> <Delay = 0.00>
ST_102 : Operation 612 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_37, void %for.inc.36, void %if.then15.36" [../dut.cpp:40]   --->   Operation 612 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_102 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln41_36 = trunc i32 %received_data_74" [../dut.cpp:41]   --->   Operation 613 'trunc' 'trunc_ln41_36' <Predicate = (tmp & tmp_37)> <Delay = 0.00>
ST_102 : Operation 614 [1/1] (0.00ns)   --->   "%received_data_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_36, i1 %miso_read_37" [../dut.cpp:41]   --->   Operation 614 'bitconcatenate' 'received_data_75' <Predicate = (tmp & tmp_37)> <Delay = 0.00>
ST_102 : Operation 615 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.36" [../dut.cpp:43]   --->   Operation 615 'br' 'br_ln43' <Predicate = (tmp & tmp_37)> <Delay = 0.48>
ST_102 : Operation 616 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 616 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_102 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_51 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 617 'nbreadreq' 'tmp_51' <Predicate = (tmp)> <Delay = 0.00>

State 103 <SV = 102> <Delay = 0.48>
ST_103 : Operation 618 [1/1] (0.00ns)   --->   "%received_data_76 = phi i32 %received_data_75, void %if.then15.36, i32 %received_data_74, void %for.inc.35"   --->   Operation 618 'phi' 'received_data_76' <Predicate = (tmp)> <Delay = 0.00>
ST_103 : Operation 619 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_38, void %for.inc.37, void %if.then15.37" [../dut.cpp:40]   --->   Operation 619 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_103 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln41_37 = trunc i32 %received_data_76" [../dut.cpp:41]   --->   Operation 620 'trunc' 'trunc_ln41_37' <Predicate = (tmp & tmp_38)> <Delay = 0.00>
ST_103 : Operation 621 [1/1] (0.00ns)   --->   "%received_data_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_37, i1 %miso_read_38" [../dut.cpp:41]   --->   Operation 621 'bitconcatenate' 'received_data_77' <Predicate = (tmp & tmp_38)> <Delay = 0.00>
ST_103 : Operation 622 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.37" [../dut.cpp:43]   --->   Operation 622 'br' 'br_ln43' <Predicate = (tmp & tmp_38)> <Delay = 0.48>
ST_103 : Operation 623 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 623 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_103 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 13" [../dut.cpp:34]   --->   Operation 624 'bitselect' 'tmp_83' <Predicate = (tmp)> <Delay = 0.00>
ST_103 : Operation 625 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_83" [../dut.cpp:34]   --->   Operation 625 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_103 : Operation 626 [1/1] (0.00ns)   --->   "%miso_read_51 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 626 'read' 'miso_read_51' <Predicate = (tmp & tmp_51)> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.48>
ST_104 : Operation 627 [1/1] (0.00ns)   --->   "%received_data_78 = phi i32 %received_data_77, void %if.then15.37, i32 %received_data_76, void %for.inc.36"   --->   Operation 627 'phi' 'received_data_78' <Predicate = (tmp)> <Delay = 0.00>
ST_104 : Operation 628 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_39, void %for.inc.38, void %if.then15.38" [../dut.cpp:40]   --->   Operation 628 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_104 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln41_38 = trunc i32 %received_data_78" [../dut.cpp:41]   --->   Operation 629 'trunc' 'trunc_ln41_38' <Predicate = (tmp & tmp_39)> <Delay = 0.00>
ST_104 : Operation 630 [1/1] (0.00ns)   --->   "%received_data_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_38, i1 %miso_read_39" [../dut.cpp:41]   --->   Operation 630 'bitconcatenate' 'received_data_79' <Predicate = (tmp & tmp_39)> <Delay = 0.00>
ST_104 : Operation 631 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.38" [../dut.cpp:43]   --->   Operation 631 'br' 'br_ln43' <Predicate = (tmp & tmp_39)> <Delay = 0.48>
ST_104 : Operation 632 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 632 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_104 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_52 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 633 'nbreadreq' 'tmp_52' <Predicate = (tmp)> <Delay = 0.00>

State 105 <SV = 104> <Delay = 0.48>
ST_105 : Operation 634 [1/1] (0.00ns)   --->   "%received_data_80 = phi i32 %received_data_79, void %if.then15.38, i32 %received_data_78, void %for.inc.37"   --->   Operation 634 'phi' 'received_data_80' <Predicate = (tmp)> <Delay = 0.00>
ST_105 : Operation 635 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_40, void %for.inc.39, void %if.then15.39" [../dut.cpp:40]   --->   Operation 635 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_105 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln41_39 = trunc i32 %received_data_80" [../dut.cpp:41]   --->   Operation 636 'trunc' 'trunc_ln41_39' <Predicate = (tmp & tmp_40)> <Delay = 0.00>
ST_105 : Operation 637 [1/1] (0.00ns)   --->   "%received_data_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_39, i1 %miso_read_40" [../dut.cpp:41]   --->   Operation 637 'bitconcatenate' 'received_data_81' <Predicate = (tmp & tmp_40)> <Delay = 0.00>
ST_105 : Operation 638 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.39" [../dut.cpp:43]   --->   Operation 638 'br' 'br_ln43' <Predicate = (tmp & tmp_40)> <Delay = 0.48>
ST_105 : Operation 639 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 639 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_105 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 12" [../dut.cpp:34]   --->   Operation 640 'bitselect' 'tmp_84' <Predicate = (tmp)> <Delay = 0.00>
ST_105 : Operation 641 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_84" [../dut.cpp:34]   --->   Operation 641 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_105 : Operation 642 [1/1] (0.00ns)   --->   "%miso_read_52 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 642 'read' 'miso_read_52' <Predicate = (tmp & tmp_52)> <Delay = 0.00>

State 106 <SV = 105> <Delay = 0.48>
ST_106 : Operation 643 [1/1] (0.00ns)   --->   "%received_data_82 = phi i32 %received_data_81, void %if.then15.39, i32 %received_data_80, void %for.inc.38"   --->   Operation 643 'phi' 'received_data_82' <Predicate = (tmp)> <Delay = 0.00>
ST_106 : Operation 644 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_41, void %for.inc.40, void %if.then15.40" [../dut.cpp:40]   --->   Operation 644 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_106 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln41_40 = trunc i32 %received_data_82" [../dut.cpp:41]   --->   Operation 645 'trunc' 'trunc_ln41_40' <Predicate = (tmp & tmp_41)> <Delay = 0.00>
ST_106 : Operation 646 [1/1] (0.00ns)   --->   "%received_data_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_40, i1 %miso_read_41" [../dut.cpp:41]   --->   Operation 646 'bitconcatenate' 'received_data_83' <Predicate = (tmp & tmp_41)> <Delay = 0.00>
ST_106 : Operation 647 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.40" [../dut.cpp:43]   --->   Operation 647 'br' 'br_ln43' <Predicate = (tmp & tmp_41)> <Delay = 0.48>
ST_106 : Operation 648 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 648 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_106 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_53 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 649 'nbreadreq' 'tmp_53' <Predicate = (tmp)> <Delay = 0.00>

State 107 <SV = 106> <Delay = 0.48>
ST_107 : Operation 650 [1/1] (0.00ns)   --->   "%received_data_84 = phi i32 %received_data_83, void %if.then15.40, i32 %received_data_82, void %for.inc.39"   --->   Operation 650 'phi' 'received_data_84' <Predicate = (tmp)> <Delay = 0.00>
ST_107 : Operation 651 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_42, void %for.inc.41, void %if.then15.41" [../dut.cpp:40]   --->   Operation 651 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_107 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln41_41 = trunc i32 %received_data_84" [../dut.cpp:41]   --->   Operation 652 'trunc' 'trunc_ln41_41' <Predicate = (tmp & tmp_42)> <Delay = 0.00>
ST_107 : Operation 653 [1/1] (0.00ns)   --->   "%received_data_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_41, i1 %miso_read_42" [../dut.cpp:41]   --->   Operation 653 'bitconcatenate' 'received_data_85' <Predicate = (tmp & tmp_42)> <Delay = 0.00>
ST_107 : Operation 654 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.41" [../dut.cpp:43]   --->   Operation 654 'br' 'br_ln43' <Predicate = (tmp & tmp_42)> <Delay = 0.48>
ST_107 : Operation 655 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 655 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_107 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 11" [../dut.cpp:34]   --->   Operation 656 'bitselect' 'tmp_85' <Predicate = (tmp)> <Delay = 0.00>
ST_107 : Operation 657 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_85" [../dut.cpp:34]   --->   Operation 657 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_107 : Operation 658 [1/1] (0.00ns)   --->   "%miso_read_53 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 658 'read' 'miso_read_53' <Predicate = (tmp & tmp_53)> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.48>
ST_108 : Operation 659 [1/1] (0.00ns)   --->   "%received_data_86 = phi i32 %received_data_85, void %if.then15.41, i32 %received_data_84, void %for.inc.40"   --->   Operation 659 'phi' 'received_data_86' <Predicate = (tmp)> <Delay = 0.00>
ST_108 : Operation 660 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_43, void %for.inc.42, void %if.then15.42" [../dut.cpp:40]   --->   Operation 660 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_108 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln41_42 = trunc i32 %received_data_86" [../dut.cpp:41]   --->   Operation 661 'trunc' 'trunc_ln41_42' <Predicate = (tmp & tmp_43)> <Delay = 0.00>
ST_108 : Operation 662 [1/1] (0.00ns)   --->   "%received_data_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_42, i1 %miso_read_43" [../dut.cpp:41]   --->   Operation 662 'bitconcatenate' 'received_data_87' <Predicate = (tmp & tmp_43)> <Delay = 0.00>
ST_108 : Operation 663 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.42" [../dut.cpp:43]   --->   Operation 663 'br' 'br_ln43' <Predicate = (tmp & tmp_43)> <Delay = 0.48>
ST_108 : Operation 664 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 664 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_108 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_54 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 665 'nbreadreq' 'tmp_54' <Predicate = (tmp)> <Delay = 0.00>

State 109 <SV = 108> <Delay = 0.48>
ST_109 : Operation 666 [1/1] (0.00ns)   --->   "%received_data_88 = phi i32 %received_data_87, void %if.then15.42, i32 %received_data_86, void %for.inc.41"   --->   Operation 666 'phi' 'received_data_88' <Predicate = (tmp)> <Delay = 0.00>
ST_109 : Operation 667 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_44, void %for.inc.43, void %if.then15.43" [../dut.cpp:40]   --->   Operation 667 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_109 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln41_43 = trunc i32 %received_data_88" [../dut.cpp:41]   --->   Operation 668 'trunc' 'trunc_ln41_43' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_109 : Operation 669 [1/1] (0.00ns)   --->   "%received_data_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_43, i1 %miso_read_44" [../dut.cpp:41]   --->   Operation 669 'bitconcatenate' 'received_data_89' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_109 : Operation 670 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.43" [../dut.cpp:43]   --->   Operation 670 'br' 'br_ln43' <Predicate = (tmp & tmp_44)> <Delay = 0.48>
ST_109 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 671 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_109 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 10" [../dut.cpp:34]   --->   Operation 672 'bitselect' 'tmp_86' <Predicate = (tmp)> <Delay = 0.00>
ST_109 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_86" [../dut.cpp:34]   --->   Operation 673 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_109 : Operation 674 [1/1] (0.00ns)   --->   "%miso_read_54 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 674 'read' 'miso_read_54' <Predicate = (tmp & tmp_54)> <Delay = 0.00>

State 110 <SV = 109> <Delay = 0.48>
ST_110 : Operation 675 [1/1] (0.00ns)   --->   "%received_data_90 = phi i32 %received_data_89, void %if.then15.43, i32 %received_data_88, void %for.inc.42"   --->   Operation 675 'phi' 'received_data_90' <Predicate = (tmp)> <Delay = 0.00>
ST_110 : Operation 676 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_45, void %for.inc.44, void %if.then15.44" [../dut.cpp:40]   --->   Operation 676 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_110 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln41_44 = trunc i32 %received_data_90" [../dut.cpp:41]   --->   Operation 677 'trunc' 'trunc_ln41_44' <Predicate = (tmp & tmp_45)> <Delay = 0.00>
ST_110 : Operation 678 [1/1] (0.00ns)   --->   "%received_data_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_44, i1 %miso_read_45" [../dut.cpp:41]   --->   Operation 678 'bitconcatenate' 'received_data_91' <Predicate = (tmp & tmp_45)> <Delay = 0.00>
ST_110 : Operation 679 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.44" [../dut.cpp:43]   --->   Operation 679 'br' 'br_ln43' <Predicate = (tmp & tmp_45)> <Delay = 0.48>
ST_110 : Operation 680 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 680 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_110 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_55 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 681 'nbreadreq' 'tmp_55' <Predicate = (tmp)> <Delay = 0.00>

State 111 <SV = 110> <Delay = 0.48>
ST_111 : Operation 682 [1/1] (0.00ns)   --->   "%received_data_92 = phi i32 %received_data_91, void %if.then15.44, i32 %received_data_90, void %for.inc.43"   --->   Operation 682 'phi' 'received_data_92' <Predicate = (tmp)> <Delay = 0.00>
ST_111 : Operation 683 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_46, void %for.inc.45, void %if.then15.45" [../dut.cpp:40]   --->   Operation 683 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_111 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln41_45 = trunc i32 %received_data_92" [../dut.cpp:41]   --->   Operation 684 'trunc' 'trunc_ln41_45' <Predicate = (tmp & tmp_46)> <Delay = 0.00>
ST_111 : Operation 685 [1/1] (0.00ns)   --->   "%received_data_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_45, i1 %miso_read_46" [../dut.cpp:41]   --->   Operation 685 'bitconcatenate' 'received_data_93' <Predicate = (tmp & tmp_46)> <Delay = 0.00>
ST_111 : Operation 686 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.45" [../dut.cpp:43]   --->   Operation 686 'br' 'br_ln43' <Predicate = (tmp & tmp_46)> <Delay = 0.48>
ST_111 : Operation 687 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 687 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_111 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 9" [../dut.cpp:34]   --->   Operation 688 'bitselect' 'tmp_87' <Predicate = (tmp)> <Delay = 0.00>
ST_111 : Operation 689 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_87" [../dut.cpp:34]   --->   Operation 689 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_111 : Operation 690 [1/1] (0.00ns)   --->   "%miso_read_55 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 690 'read' 'miso_read_55' <Predicate = (tmp & tmp_55)> <Delay = 0.00>

State 112 <SV = 111> <Delay = 0.48>
ST_112 : Operation 691 [1/1] (0.00ns)   --->   "%received_data_94 = phi i32 %received_data_93, void %if.then15.45, i32 %received_data_92, void %for.inc.44"   --->   Operation 691 'phi' 'received_data_94' <Predicate = (tmp)> <Delay = 0.00>
ST_112 : Operation 692 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_47, void %for.inc.46, void %if.then15.46" [../dut.cpp:40]   --->   Operation 692 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_112 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln41_46 = trunc i32 %received_data_94" [../dut.cpp:41]   --->   Operation 693 'trunc' 'trunc_ln41_46' <Predicate = (tmp & tmp_47)> <Delay = 0.00>
ST_112 : Operation 694 [1/1] (0.00ns)   --->   "%received_data_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_46, i1 %miso_read_47" [../dut.cpp:41]   --->   Operation 694 'bitconcatenate' 'received_data_95' <Predicate = (tmp & tmp_47)> <Delay = 0.00>
ST_112 : Operation 695 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.46" [../dut.cpp:43]   --->   Operation 695 'br' 'br_ln43' <Predicate = (tmp & tmp_47)> <Delay = 0.48>
ST_112 : Operation 696 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 696 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_112 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_56 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 697 'nbreadreq' 'tmp_56' <Predicate = (tmp)> <Delay = 0.00>

State 113 <SV = 112> <Delay = 0.48>
ST_113 : Operation 698 [1/1] (0.00ns)   --->   "%received_data_96 = phi i32 %received_data_95, void %if.then15.46, i32 %received_data_94, void %for.inc.45"   --->   Operation 698 'phi' 'received_data_96' <Predicate = (tmp)> <Delay = 0.00>
ST_113 : Operation 699 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_48, void %for.inc.47, void %if.then15.47" [../dut.cpp:40]   --->   Operation 699 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_113 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln41_47 = trunc i32 %received_data_96" [../dut.cpp:41]   --->   Operation 700 'trunc' 'trunc_ln41_47' <Predicate = (tmp & tmp_48)> <Delay = 0.00>
ST_113 : Operation 701 [1/1] (0.00ns)   --->   "%received_data_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_47, i1 %miso_read_48" [../dut.cpp:41]   --->   Operation 701 'bitconcatenate' 'received_data_97' <Predicate = (tmp & tmp_48)> <Delay = 0.00>
ST_113 : Operation 702 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.47" [../dut.cpp:43]   --->   Operation 702 'br' 'br_ln43' <Predicate = (tmp & tmp_48)> <Delay = 0.48>
ST_113 : Operation 703 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 703 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_113 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 8" [../dut.cpp:34]   --->   Operation 704 'bitselect' 'tmp_88' <Predicate = (tmp)> <Delay = 0.00>
ST_113 : Operation 705 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_88" [../dut.cpp:34]   --->   Operation 705 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_113 : Operation 706 [1/1] (0.00ns)   --->   "%miso_read_56 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 706 'read' 'miso_read_56' <Predicate = (tmp & tmp_56)> <Delay = 0.00>

State 114 <SV = 113> <Delay = 0.48>
ST_114 : Operation 707 [1/1] (0.00ns)   --->   "%received_data_98 = phi i32 %received_data_97, void %if.then15.47, i32 %received_data_96, void %for.inc.46"   --->   Operation 707 'phi' 'received_data_98' <Predicate = (tmp)> <Delay = 0.00>
ST_114 : Operation 708 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_49, void %for.inc.48, void %if.then15.48" [../dut.cpp:40]   --->   Operation 708 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_114 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln41_48 = trunc i32 %received_data_98" [../dut.cpp:41]   --->   Operation 709 'trunc' 'trunc_ln41_48' <Predicate = (tmp & tmp_49)> <Delay = 0.00>
ST_114 : Operation 710 [1/1] (0.00ns)   --->   "%received_data_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_48, i1 %miso_read_49" [../dut.cpp:41]   --->   Operation 710 'bitconcatenate' 'received_data_99' <Predicate = (tmp & tmp_49)> <Delay = 0.00>
ST_114 : Operation 711 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.48" [../dut.cpp:43]   --->   Operation 711 'br' 'br_ln43' <Predicate = (tmp & tmp_49)> <Delay = 0.48>
ST_114 : Operation 712 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 712 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_114 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_57 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 713 'nbreadreq' 'tmp_57' <Predicate = (tmp)> <Delay = 0.00>

State 115 <SV = 114> <Delay = 0.48>
ST_115 : Operation 714 [1/1] (0.00ns)   --->   "%received_data_100 = phi i32 %received_data_99, void %if.then15.48, i32 %received_data_98, void %for.inc.47"   --->   Operation 714 'phi' 'received_data_100' <Predicate = (tmp)> <Delay = 0.00>
ST_115 : Operation 715 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_50, void %for.inc.49, void %if.then15.49" [../dut.cpp:40]   --->   Operation 715 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_115 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln41_49 = trunc i32 %received_data_100" [../dut.cpp:41]   --->   Operation 716 'trunc' 'trunc_ln41_49' <Predicate = (tmp & tmp_50)> <Delay = 0.00>
ST_115 : Operation 717 [1/1] (0.00ns)   --->   "%received_data_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_49, i1 %miso_read_50" [../dut.cpp:41]   --->   Operation 717 'bitconcatenate' 'received_data_101' <Predicate = (tmp & tmp_50)> <Delay = 0.00>
ST_115 : Operation 718 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.49" [../dut.cpp:43]   --->   Operation 718 'br' 'br_ln43' <Predicate = (tmp & tmp_50)> <Delay = 0.48>
ST_115 : Operation 719 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 719 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_115 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 7" [../dut.cpp:34]   --->   Operation 720 'bitselect' 'tmp_89' <Predicate = (tmp)> <Delay = 0.00>
ST_115 : Operation 721 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_89" [../dut.cpp:34]   --->   Operation 721 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_115 : Operation 722 [1/1] (0.00ns)   --->   "%miso_read_57 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 722 'read' 'miso_read_57' <Predicate = (tmp & tmp_57)> <Delay = 0.00>

State 116 <SV = 115> <Delay = 0.48>
ST_116 : Operation 723 [1/1] (0.00ns)   --->   "%received_data_102 = phi i32 %received_data_101, void %if.then15.49, i32 %received_data_100, void %for.inc.48"   --->   Operation 723 'phi' 'received_data_102' <Predicate = (tmp)> <Delay = 0.00>
ST_116 : Operation 724 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_51, void %for.inc.50, void %if.then15.50" [../dut.cpp:40]   --->   Operation 724 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_116 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln41_50 = trunc i32 %received_data_102" [../dut.cpp:41]   --->   Operation 725 'trunc' 'trunc_ln41_50' <Predicate = (tmp & tmp_51)> <Delay = 0.00>
ST_116 : Operation 726 [1/1] (0.00ns)   --->   "%received_data_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_50, i1 %miso_read_51" [../dut.cpp:41]   --->   Operation 726 'bitconcatenate' 'received_data_103' <Predicate = (tmp & tmp_51)> <Delay = 0.00>
ST_116 : Operation 727 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.50" [../dut.cpp:43]   --->   Operation 727 'br' 'br_ln43' <Predicate = (tmp & tmp_51)> <Delay = 0.48>
ST_116 : Operation 728 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 728 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_116 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_58 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 729 'nbreadreq' 'tmp_58' <Predicate = (tmp)> <Delay = 0.00>

State 117 <SV = 116> <Delay = 0.48>
ST_117 : Operation 730 [1/1] (0.00ns)   --->   "%received_data_104 = phi i32 %received_data_103, void %if.then15.50, i32 %received_data_102, void %for.inc.49"   --->   Operation 730 'phi' 'received_data_104' <Predicate = (tmp)> <Delay = 0.00>
ST_117 : Operation 731 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_52, void %for.inc.51, void %if.then15.51" [../dut.cpp:40]   --->   Operation 731 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_117 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln41_51 = trunc i32 %received_data_104" [../dut.cpp:41]   --->   Operation 732 'trunc' 'trunc_ln41_51' <Predicate = (tmp & tmp_52)> <Delay = 0.00>
ST_117 : Operation 733 [1/1] (0.00ns)   --->   "%received_data_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_51, i1 %miso_read_52" [../dut.cpp:41]   --->   Operation 733 'bitconcatenate' 'received_data_105' <Predicate = (tmp & tmp_52)> <Delay = 0.00>
ST_117 : Operation 734 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.51" [../dut.cpp:43]   --->   Operation 734 'br' 'br_ln43' <Predicate = (tmp & tmp_52)> <Delay = 0.48>
ST_117 : Operation 735 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 735 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_117 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 6" [../dut.cpp:34]   --->   Operation 736 'bitselect' 'tmp_90' <Predicate = (tmp)> <Delay = 0.00>
ST_117 : Operation 737 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_90" [../dut.cpp:34]   --->   Operation 737 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_117 : Operation 738 [1/1] (0.00ns)   --->   "%miso_read_58 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 738 'read' 'miso_read_58' <Predicate = (tmp & tmp_58)> <Delay = 0.00>

State 118 <SV = 117> <Delay = 0.48>
ST_118 : Operation 739 [1/1] (0.00ns)   --->   "%received_data_106 = phi i32 %received_data_105, void %if.then15.51, i32 %received_data_104, void %for.inc.50"   --->   Operation 739 'phi' 'received_data_106' <Predicate = (tmp)> <Delay = 0.00>
ST_118 : Operation 740 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_53, void %for.inc.52, void %if.then15.52" [../dut.cpp:40]   --->   Operation 740 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_118 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln41_52 = trunc i32 %received_data_106" [../dut.cpp:41]   --->   Operation 741 'trunc' 'trunc_ln41_52' <Predicate = (tmp & tmp_53)> <Delay = 0.00>
ST_118 : Operation 742 [1/1] (0.00ns)   --->   "%received_data_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_52, i1 %miso_read_53" [../dut.cpp:41]   --->   Operation 742 'bitconcatenate' 'received_data_107' <Predicate = (tmp & tmp_53)> <Delay = 0.00>
ST_118 : Operation 743 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.52" [../dut.cpp:43]   --->   Operation 743 'br' 'br_ln43' <Predicate = (tmp & tmp_53)> <Delay = 0.48>
ST_118 : Operation 744 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 744 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_118 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_59 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 745 'nbreadreq' 'tmp_59' <Predicate = (tmp)> <Delay = 0.00>

State 119 <SV = 118> <Delay = 0.48>
ST_119 : Operation 746 [1/1] (0.00ns)   --->   "%received_data_108 = phi i32 %received_data_107, void %if.then15.52, i32 %received_data_106, void %for.inc.51"   --->   Operation 746 'phi' 'received_data_108' <Predicate = (tmp)> <Delay = 0.00>
ST_119 : Operation 747 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_54, void %for.inc.53, void %if.then15.53" [../dut.cpp:40]   --->   Operation 747 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_119 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln41_53 = trunc i32 %received_data_108" [../dut.cpp:41]   --->   Operation 748 'trunc' 'trunc_ln41_53' <Predicate = (tmp & tmp_54)> <Delay = 0.00>
ST_119 : Operation 749 [1/1] (0.00ns)   --->   "%received_data_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_53, i1 %miso_read_54" [../dut.cpp:41]   --->   Operation 749 'bitconcatenate' 'received_data_109' <Predicate = (tmp & tmp_54)> <Delay = 0.00>
ST_119 : Operation 750 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.53" [../dut.cpp:43]   --->   Operation 750 'br' 'br_ln43' <Predicate = (tmp & tmp_54)> <Delay = 0.48>
ST_119 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 751 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_119 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 5" [../dut.cpp:34]   --->   Operation 752 'bitselect' 'tmp_91' <Predicate = (tmp)> <Delay = 0.00>
ST_119 : Operation 753 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_91" [../dut.cpp:34]   --->   Operation 753 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_119 : Operation 754 [1/1] (0.00ns)   --->   "%miso_read_59 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 754 'read' 'miso_read_59' <Predicate = (tmp & tmp_59)> <Delay = 0.00>

State 120 <SV = 119> <Delay = 0.48>
ST_120 : Operation 755 [1/1] (0.00ns)   --->   "%received_data_110 = phi i32 %received_data_109, void %if.then15.53, i32 %received_data_108, void %for.inc.52"   --->   Operation 755 'phi' 'received_data_110' <Predicate = (tmp)> <Delay = 0.00>
ST_120 : Operation 756 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_55, void %for.inc.54, void %if.then15.54" [../dut.cpp:40]   --->   Operation 756 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_120 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln41_54 = trunc i32 %received_data_110" [../dut.cpp:41]   --->   Operation 757 'trunc' 'trunc_ln41_54' <Predicate = (tmp & tmp_55)> <Delay = 0.00>
ST_120 : Operation 758 [1/1] (0.00ns)   --->   "%received_data_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_54, i1 %miso_read_55" [../dut.cpp:41]   --->   Operation 758 'bitconcatenate' 'received_data_111' <Predicate = (tmp & tmp_55)> <Delay = 0.00>
ST_120 : Operation 759 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.54" [../dut.cpp:43]   --->   Operation 759 'br' 'br_ln43' <Predicate = (tmp & tmp_55)> <Delay = 0.48>
ST_120 : Operation 760 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 760 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_120 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_60 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 761 'nbreadreq' 'tmp_60' <Predicate = (tmp)> <Delay = 0.00>

State 121 <SV = 120> <Delay = 0.48>
ST_121 : Operation 762 [1/1] (0.00ns)   --->   "%received_data_112 = phi i32 %received_data_111, void %if.then15.54, i32 %received_data_110, void %for.inc.53"   --->   Operation 762 'phi' 'received_data_112' <Predicate = (tmp)> <Delay = 0.00>
ST_121 : Operation 763 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_56, void %for.inc.55, void %if.then15.55" [../dut.cpp:40]   --->   Operation 763 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_121 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln41_55 = trunc i32 %received_data_112" [../dut.cpp:41]   --->   Operation 764 'trunc' 'trunc_ln41_55' <Predicate = (tmp & tmp_56)> <Delay = 0.00>
ST_121 : Operation 765 [1/1] (0.00ns)   --->   "%received_data_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_55, i1 %miso_read_56" [../dut.cpp:41]   --->   Operation 765 'bitconcatenate' 'received_data_113' <Predicate = (tmp & tmp_56)> <Delay = 0.00>
ST_121 : Operation 766 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.55" [../dut.cpp:43]   --->   Operation 766 'br' 'br_ln43' <Predicate = (tmp & tmp_56)> <Delay = 0.48>
ST_121 : Operation 767 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 767 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_121 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 4" [../dut.cpp:34]   --->   Operation 768 'bitselect' 'tmp_92' <Predicate = (tmp)> <Delay = 0.00>
ST_121 : Operation 769 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_92" [../dut.cpp:34]   --->   Operation 769 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_121 : Operation 770 [1/1] (0.00ns)   --->   "%miso_read_60 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 770 'read' 'miso_read_60' <Predicate = (tmp & tmp_60)> <Delay = 0.00>

State 122 <SV = 121> <Delay = 0.48>
ST_122 : Operation 771 [1/1] (0.00ns)   --->   "%received_data_114 = phi i32 %received_data_113, void %if.then15.55, i32 %received_data_112, void %for.inc.54"   --->   Operation 771 'phi' 'received_data_114' <Predicate = (tmp)> <Delay = 0.00>
ST_122 : Operation 772 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_57, void %for.inc.56, void %if.then15.56" [../dut.cpp:40]   --->   Operation 772 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_122 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln41_56 = trunc i32 %received_data_114" [../dut.cpp:41]   --->   Operation 773 'trunc' 'trunc_ln41_56' <Predicate = (tmp & tmp_57)> <Delay = 0.00>
ST_122 : Operation 774 [1/1] (0.00ns)   --->   "%received_data_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_56, i1 %miso_read_57" [../dut.cpp:41]   --->   Operation 774 'bitconcatenate' 'received_data_115' <Predicate = (tmp & tmp_57)> <Delay = 0.00>
ST_122 : Operation 775 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.56" [../dut.cpp:43]   --->   Operation 775 'br' 'br_ln43' <Predicate = (tmp & tmp_57)> <Delay = 0.48>
ST_122 : Operation 776 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 776 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_122 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_61 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 777 'nbreadreq' 'tmp_61' <Predicate = (tmp)> <Delay = 0.00>

State 123 <SV = 122> <Delay = 0.48>
ST_123 : Operation 778 [1/1] (0.00ns)   --->   "%received_data_116 = phi i32 %received_data_115, void %if.then15.56, i32 %received_data_114, void %for.inc.55"   --->   Operation 778 'phi' 'received_data_116' <Predicate = (tmp)> <Delay = 0.00>
ST_123 : Operation 779 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_58, void %for.inc.57, void %if.then15.57" [../dut.cpp:40]   --->   Operation 779 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_123 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln41_57 = trunc i32 %received_data_116" [../dut.cpp:41]   --->   Operation 780 'trunc' 'trunc_ln41_57' <Predicate = (tmp & tmp_58)> <Delay = 0.00>
ST_123 : Operation 781 [1/1] (0.00ns)   --->   "%received_data_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_57, i1 %miso_read_58" [../dut.cpp:41]   --->   Operation 781 'bitconcatenate' 'received_data_117' <Predicate = (tmp & tmp_58)> <Delay = 0.00>
ST_123 : Operation 782 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.57" [../dut.cpp:43]   --->   Operation 782 'br' 'br_ln43' <Predicate = (tmp & tmp_58)> <Delay = 0.48>
ST_123 : Operation 783 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 783 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_123 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 3" [../dut.cpp:34]   --->   Operation 784 'bitselect' 'tmp_93' <Predicate = (tmp)> <Delay = 0.00>
ST_123 : Operation 785 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_93" [../dut.cpp:34]   --->   Operation 785 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_123 : Operation 786 [1/1] (0.00ns)   --->   "%miso_read_61 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 786 'read' 'miso_read_61' <Predicate = (tmp & tmp_61)> <Delay = 0.00>

State 124 <SV = 123> <Delay = 0.48>
ST_124 : Operation 787 [1/1] (0.00ns)   --->   "%received_data_118 = phi i32 %received_data_117, void %if.then15.57, i32 %received_data_116, void %for.inc.56"   --->   Operation 787 'phi' 'received_data_118' <Predicate = (tmp)> <Delay = 0.00>
ST_124 : Operation 788 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_59, void %for.inc.58, void %if.then15.58" [../dut.cpp:40]   --->   Operation 788 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_124 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln41_58 = trunc i32 %received_data_118" [../dut.cpp:41]   --->   Operation 789 'trunc' 'trunc_ln41_58' <Predicate = (tmp & tmp_59)> <Delay = 0.00>
ST_124 : Operation 790 [1/1] (0.00ns)   --->   "%received_data_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_58, i1 %miso_read_59" [../dut.cpp:41]   --->   Operation 790 'bitconcatenate' 'received_data_119' <Predicate = (tmp & tmp_59)> <Delay = 0.00>
ST_124 : Operation 791 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.58" [../dut.cpp:43]   --->   Operation 791 'br' 'br_ln43' <Predicate = (tmp & tmp_59)> <Delay = 0.48>
ST_124 : Operation 792 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 792 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_124 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_62 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 793 'nbreadreq' 'tmp_62' <Predicate = (tmp)> <Delay = 0.00>

State 125 <SV = 124> <Delay = 0.48>
ST_125 : Operation 794 [1/1] (0.00ns)   --->   "%received_data_120 = phi i32 %received_data_119, void %if.then15.58, i32 %received_data_118, void %for.inc.57"   --->   Operation 794 'phi' 'received_data_120' <Predicate = (tmp)> <Delay = 0.00>
ST_125 : Operation 795 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_60, void %for.inc.59, void %if.then15.59" [../dut.cpp:40]   --->   Operation 795 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_125 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln41_59 = trunc i32 %received_data_120" [../dut.cpp:41]   --->   Operation 796 'trunc' 'trunc_ln41_59' <Predicate = (tmp & tmp_60)> <Delay = 0.00>
ST_125 : Operation 797 [1/1] (0.00ns)   --->   "%received_data_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_59, i1 %miso_read_60" [../dut.cpp:41]   --->   Operation 797 'bitconcatenate' 'received_data_121' <Predicate = (tmp & tmp_60)> <Delay = 0.00>
ST_125 : Operation 798 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.59" [../dut.cpp:43]   --->   Operation 798 'br' 'br_ln43' <Predicate = (tmp & tmp_60)> <Delay = 0.48>
ST_125 : Operation 799 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 799 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_125 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 2" [../dut.cpp:34]   --->   Operation 800 'bitselect' 'tmp_94' <Predicate = (tmp)> <Delay = 0.00>
ST_125 : Operation 801 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_94" [../dut.cpp:34]   --->   Operation 801 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_125 : Operation 802 [1/1] (0.00ns)   --->   "%miso_read_62 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 802 'read' 'miso_read_62' <Predicate = (tmp & tmp_62)> <Delay = 0.00>

State 126 <SV = 125> <Delay = 0.48>
ST_126 : Operation 803 [1/1] (0.00ns)   --->   "%received_data_122 = phi i32 %received_data_121, void %if.then15.59, i32 %received_data_120, void %for.inc.58"   --->   Operation 803 'phi' 'received_data_122' <Predicate = (tmp)> <Delay = 0.00>
ST_126 : Operation 804 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_61, void %for.inc.60, void %if.then15.60" [../dut.cpp:40]   --->   Operation 804 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_126 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln41_60 = trunc i32 %received_data_122" [../dut.cpp:41]   --->   Operation 805 'trunc' 'trunc_ln41_60' <Predicate = (tmp & tmp_61)> <Delay = 0.00>
ST_126 : Operation 806 [1/1] (0.00ns)   --->   "%received_data_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_60, i1 %miso_read_61" [../dut.cpp:41]   --->   Operation 806 'bitconcatenate' 'received_data_123' <Predicate = (tmp & tmp_61)> <Delay = 0.00>
ST_126 : Operation 807 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.60" [../dut.cpp:43]   --->   Operation 807 'br' 'br_ln43' <Predicate = (tmp & tmp_61)> <Delay = 0.48>
ST_126 : Operation 808 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 808 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_126 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_63 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 809 'nbreadreq' 'tmp_63' <Predicate = (tmp)> <Delay = 0.00>

State 127 <SV = 126> <Delay = 0.48>
ST_127 : Operation 810 [1/1] (0.00ns)   --->   "%received_data_124 = phi i32 %received_data_123, void %if.then15.60, i32 %received_data_122, void %for.inc.59"   --->   Operation 810 'phi' 'received_data_124' <Predicate = (tmp)> <Delay = 0.00>
ST_127 : Operation 811 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_62, void %for.inc.61, void %if.then15.61" [../dut.cpp:40]   --->   Operation 811 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_127 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln41_61 = trunc i32 %received_data_124" [../dut.cpp:41]   --->   Operation 812 'trunc' 'trunc_ln41_61' <Predicate = (tmp & tmp_62)> <Delay = 0.00>
ST_127 : Operation 813 [1/1] (0.00ns)   --->   "%received_data_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_61, i1 %miso_read_62" [../dut.cpp:41]   --->   Operation 813 'bitconcatenate' 'received_data_125' <Predicate = (tmp & tmp_62)> <Delay = 0.00>
ST_127 : Operation 814 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.61" [../dut.cpp:43]   --->   Operation 814 'br' 'br_ln43' <Predicate = (tmp & tmp_62)> <Delay = 0.48>
ST_127 : Operation 815 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 815 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_127 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data, i32 1" [../dut.cpp:34]   --->   Operation 816 'bitselect' 'tmp_95' <Predicate = (tmp)> <Delay = 0.00>
ST_127 : Operation 817 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tmp_95" [../dut.cpp:34]   --->   Operation 817 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_127 : Operation 818 [1/1] (0.00ns)   --->   "%miso_read_63 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 818 'read' 'miso_read_63' <Predicate = (tmp & tmp_63)> <Delay = 0.00>

State 128 <SV = 127> <Delay = 0.48>
ST_128 : Operation 819 [1/1] (0.00ns)   --->   "%received_data_126 = phi i32 %received_data_125, void %if.then15.61, i32 %received_data_124, void %for.inc.60"   --->   Operation 819 'phi' 'received_data_126' <Predicate = (tmp)> <Delay = 0.00>
ST_128 : Operation 820 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 820 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_128 : Operation 821 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_63, void %for.inc.62, void %if.then15.62" [../dut.cpp:40]   --->   Operation 821 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_128 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln41_62 = trunc i32 %received_data_126" [../dut.cpp:41]   --->   Operation 822 'trunc' 'trunc_ln41_62' <Predicate = (tmp & tmp_63)> <Delay = 0.00>
ST_128 : Operation 823 [1/1] (0.00ns)   --->   "%received_data_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_62, i1 %miso_read_63" [../dut.cpp:41]   --->   Operation 823 'bitconcatenate' 'received_data_127' <Predicate = (tmp & tmp_63)> <Delay = 0.00>
ST_128 : Operation 824 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.62" [../dut.cpp:43]   --->   Operation 824 'br' 'br_ln43' <Predicate = (tmp & tmp_63)> <Delay = 0.48>
ST_128 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_64 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../dut.cpp:40]   --->   Operation 825 'nbreadreq' 'tmp_64' <Predicate = (tmp)> <Delay = 0.00>

State 129 <SV = 128> <Delay = 0.48>
ST_129 : Operation 826 [1/1] (0.00ns)   --->   "%received_data_128 = phi i32 %received_data_127, void %if.then15.62, i32 %received_data_126, void %for.inc.61"   --->   Operation 826 'phi' 'received_data_128' <Predicate = (tmp)> <Delay = 0.00>
ST_129 : Operation 827 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../dut.cpp:32]   --->   Operation 827 'write' 'write_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_129 : Operation 828 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %trunc_ln16" [../dut.cpp:34]   --->   Operation 828 'write' 'write_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_129 : Operation 829 [1/1] (0.48ns)   --->   "%br_ln40 = br i1 %tmp_64, void %for.inc.63, void %if.then15.63" [../dut.cpp:40]   --->   Operation 829 'br' 'br_ln40' <Predicate = (tmp)> <Delay = 0.48>
ST_129 : Operation 830 [1/1] (0.00ns)   --->   "%miso_read_64 = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../dut.cpp:41]   --->   Operation 830 'read' 'miso_read_64' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_129 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln41_63 = trunc i32 %received_data_128" [../dut.cpp:41]   --->   Operation 831 'trunc' 'trunc_ln41_63' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_129 : Operation 832 [1/1] (0.00ns)   --->   "%received_data_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln41_63, i1 %miso_read_64" [../dut.cpp:41]   --->   Operation 832 'bitconcatenate' 'received_data_129' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_129 : Operation 833 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.inc.63" [../dut.cpp:43]   --->   Operation 833 'br' 'br_ln43' <Predicate = (tmp & tmp_64)> <Delay = 0.48>

State 130 <SV = 129> <Delay = 0.54>
ST_130 : Operation 834 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../dut.cpp:38]   --->   Operation 834 'write' 'write_ln38' <Predicate = (tmp)> <Delay = 0.00>
ST_130 : Operation 835 [1/1] (0.00ns)   --->   "%received_data_130 = phi i32 %received_data_129, void %if.then15.63, i32 %received_data_128, void %for.inc.62"   --->   Operation 835 'phi' 'received_data_130' <Predicate = (tmp)> <Delay = 0.00>
ST_130 : Operation 836 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %cs, i1 1" [../dut.cpp:46]   --->   Operation 836 'write' 'write_ln46' <Predicate = (tmp)> <Delay = 0.00>
ST_130 : Operation 837 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_vld.volatile.p0i32, i32 %data_in, i32 %received_data_130" [../dut.cpp:47]   --->   Operation 837 'write' 'write_ln47' <Predicate = (tmp)> <Delay = 0.00>
ST_130 : Operation 838 [1/1] (0.54ns)   --->   "%store_ln15 = store i32 %received_data_130, i32 %received_data" [../dut.cpp:15]   --->   Operation 838 'store' 'store_ln15' <Predicate = (tmp)> <Delay = 0.54>
ST_130 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln49 = br void %if.end32" [../dut.cpp:49]   --->   Operation 839 'br' 'br_ln49' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.547ns
The critical path consists of the following:
	'alloca' operation 32 bit ('received_data', ../dut.cpp:15) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', ../dut.cpp:15) of constant 0 on local variable 'received_data', ../dut.cpp:15 [22]  (0.547 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.547ns
The critical path consists of the following:
	'load' operation 32 bit ('received_data', ../dut.cpp:52) on local variable 'received_data', ../dut.cpp:15 [25]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', ../dut.cpp:15) of variable 'received_data', ../dut.cpp:52 on local variable 'received_data', ../dut.cpp:15 [38]  (0.547 ns)

 <State 67>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [67]  (0.489 ns)

 <State 68>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [79]  (0.489 ns)

 <State 69>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [91]  (0.489 ns)

 <State 70>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [103]  (0.489 ns)

 <State 71>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [115]  (0.489 ns)

 <State 72>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [127]  (0.489 ns)

 <State 73>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [139]  (0.489 ns)

 <State 74>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [151]  (0.489 ns)

 <State 75>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [163]  (0.489 ns)

 <State 76>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [175]  (0.489 ns)

 <State 77>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [187]  (0.489 ns)

 <State 78>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [199]  (0.489 ns)

 <State 79>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [211]  (0.489 ns)

 <State 80>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [223]  (0.489 ns)

 <State 81>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [235]  (0.489 ns)

 <State 82>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [247]  (0.489 ns)

 <State 83>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [259]  (0.489 ns)

 <State 84>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [271]  (0.489 ns)

 <State 85>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [283]  (0.489 ns)

 <State 86>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [295]  (0.489 ns)

 <State 87>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [307]  (0.489 ns)

 <State 88>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [319]  (0.489 ns)

 <State 89>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [331]  (0.489 ns)

 <State 90>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [343]  (0.489 ns)

 <State 91>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [355]  (0.489 ns)

 <State 92>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [367]  (0.489 ns)

 <State 93>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [379]  (0.489 ns)

 <State 94>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [391]  (0.489 ns)

 <State 95>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [403]  (0.489 ns)

 <State 96>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [415]  (0.489 ns)

 <State 97>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [427]  (0.489 ns)

 <State 98>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [440]  (0.489 ns)

 <State 99>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [453]  (0.489 ns)

 <State 100>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [466]  (0.489 ns)

 <State 101>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [479]  (0.489 ns)

 <State 102>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [492]  (0.489 ns)

 <State 103>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [505]  (0.489 ns)

 <State 104>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [518]  (0.489 ns)

 <State 105>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [531]  (0.489 ns)

 <State 106>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [544]  (0.489 ns)

 <State 107>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [557]  (0.489 ns)

 <State 108>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [570]  (0.489 ns)

 <State 109>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [583]  (0.489 ns)

 <State 110>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [596]  (0.489 ns)

 <State 111>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [609]  (0.489 ns)

 <State 112>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [622]  (0.489 ns)

 <State 113>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [635]  (0.489 ns)

 <State 114>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [648]  (0.489 ns)

 <State 115>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [661]  (0.489 ns)

 <State 116>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [674]  (0.489 ns)

 <State 117>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [687]  (0.489 ns)

 <State 118>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [700]  (0.489 ns)

 <State 119>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [713]  (0.489 ns)

 <State 120>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [726]  (0.489 ns)

 <State 121>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [739]  (0.489 ns)

 <State 122>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [752]  (0.489 ns)

 <State 123>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [765]  (0.489 ns)

 <State 124>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [778]  (0.489 ns)

 <State 125>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [791]  (0.489 ns)

 <State 126>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [804]  (0.489 ns)

 <State 127>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [817]  (0.489 ns)

 <State 128>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [830]  (0.489 ns)

 <State 129>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [842]  (0.489 ns)

 <State 130>: 0.547ns
The critical path consists of the following:
	'phi' operation 32 bit ('received_data') with incoming values : ('received_data', ../dut.cpp:52) ('received_data', ../dut.cpp:41) [842]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', ../dut.cpp:15) of variable 'received_data' on local variable 'received_data', ../dut.cpp:15 [845]  (0.547 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
