{"sha": "5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWNiNWEyM2ZlMjEzMzc2NWViYzFiMzFjZWI4NGM4NWJmYTA3NmM2MQ==", "commit": {"author": {"name": "Maciej W. Rozycki", "email": "macro@codesourcery.com", "date": "2012-07-18T18:13:09Z"}, "committer": {"name": "Catherine Moore", "email": "clm@gcc.gnu.org", "date": "2012-07-18T18:13:09Z"}, "message": "mips.opt (mmcu): New option.\n\n2012-07-18  Maciej W. Rozycki  <macro@codesourcery.com>\n\t    Chao-ying Fu  <fu@mips.com>\n\n\t* config/mips/mips.opt (mmcu): New option.\n\t* config/mips/mips.h (TARGET_CPU_CPP_BUILTINS): Define \n\t_mips_mcu when TARGET_MCU.\n\t(ASM_SPEC): Pass mcu options to the assembler.\n\t* doc/invoke.texi (MIPS Options): Document -mmcu and -mno-mcu.\n\n\nCo-Authored-By: Chao-ying Fu <fu@mips.com>\n\nFrom-SVN: r189624", "tree": {"sha": "42e6bc3e3e49ff41143e588767c81298dd363ef7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/42e6bc3e3e49ff41143e588767c81298dd363ef7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/comments", "author": null, "committer": null, "parents": [{"sha": "16926032665d72b6cbf1a96fdb3fab83932bee97", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/16926032665d72b6cbf1a96fdb3fab83932bee97", "html_url": "https://github.com/Rust-GCC/gccrs/commit/16926032665d72b6cbf1a96fdb3fab83932bee97"}], "stats": {"total": 24, "additions": 24, "deletions": 0}, "files": [{"sha": "d4bd1843ffe44d07e6d0424da06dc71f0d5fe105", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "patch": "@@ -1,3 +1,12 @@\n+2012-07-18  Maciej W. Rozycki  <macro@codesourcery.com>\n+\t    Chao-ying Fu  <fu@mips.com>\n+\n+\t* config/mips/mips.opt (mmcu): New option.\n+\t* config/mips/mips.h (TARGET_CPU_CPP_BUILTINS): Define \n+\t_mips_mcu when TARGET_MCU.\n+\t(ASM_SPEC): Pass mcu options to the assembler.\n+\t* doc/invoke.texi (MIPS Options): Document -mmcu and -mno-mcu.\n+\n 2012-07-18  Ralf Cors\u00e9pius  <ralf.corsepius@rtems.org>\n \n        * config.gcc (v850-*-rtems*): New target."}, {"sha": "c227e82b4a73c72714e84539be322c8240dab380", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "patch": "@@ -386,6 +386,9 @@ struct mips_cpu_info {\n       if (TARGET_SMARTMIPS)\t\t\t\t\t\t\\\n \tbuiltin_define (\"__mips_smartmips\");\t\t\t\t\\\n \t\t\t\t\t\t\t\t\t\\\n+      if (TARGET_MCU)\t\t\t\t\t\t\t\\\n+\tbuiltin_define (\"__mips_mcu\");\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n       if (TARGET_DSP)\t\t\t\t\t\t\t\\\n \t{\t\t\t\t\t\t\t\t\\\n \t  builtin_define (\"__mips_dsp\");\t\t\t\t\\\n@@ -1120,6 +1123,7 @@ struct mips_cpu_info {\n %{mdmx} %{mno-mdmx:-no-mdmx} \\\n %{mdsp} %{mno-dsp} \\\n %{mdspr2} %{mno-dspr2} \\\n+%{mmcu} %{mno-mcu} \\\n %{msmartmips} %{mno-smartmips} \\\n %{mmt} %{mno-mt} \\\n %{mfix-vr4120} %{mfix-vr4130} \\"}, {"sha": "2e91970d1c70ee5baa2d91f294ea860a867c2ff5", "filename": "gcc/config/mips/mips.opt", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fconfig%2Fmips%2Fmips.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fconfig%2Fmips%2Fmips.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.opt?ref=5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "patch": "@@ -269,6 +269,10 @@ mno-float\n Target Report RejectNegative Var(TARGET_NO_FLOAT) Condition(TARGET_SUPPORTS_NO_FLOAT)\n Prevent the use of all floating-point operations\n \n+mmcu\n+Target Report Var(TARGET_MCU)\n+Use MCU instructions\n+\n mno-flush-func\n Target RejectNegative\n Do not use a cache-flushing function before calling stack trampolines"}, {"sha": "cba685dcfc1d6aa2dacba6a0dcbced13d9b6a737", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5cb5a23fe2133765ebc1b31ceb84c85bfa076c61/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=5cb5a23fe2133765ebc1b31ceb84c85bfa076c61", "patch": "@@ -734,6 +734,7 @@ Objective-C and Objective-C++ Dialects}.\n -mshared  -mno-shared  -mplt  -mno-plt  -mxgot  -mno-xgot @gol\n -mgp32  -mgp64  -mfp32  -mfp64  -mhard-float  -msoft-float @gol\n -msingle-float  -mdouble-float  -mdsp  -mno-dsp  -mdspr2  -mno-dspr2 @gol\n+-mmcu -mmno-mcu @gol\n -mfpu=@var{fpu-type} @gol\n -msmartmips  -mno-smartmips @gol\n -mpaired-single  -mno-paired-single  -mdmx  -mno-mdmx @gol\n@@ -15723,6 +15724,12 @@ The option @option{-mips3d} implies @option{-mpaired-single}.\n @opindex mno-mt\n Use (do not use) MT Multithreading instructions.\n \n+@item -mmcu\n+@itemx -mno-mcu\n+@opindex mmcu\n+@opindex mno-mcu\n+Use (do not use) the MIPS MCU ASE instructions.\n+\n @item -mlong64\n @opindex mlong64\n Force @code{long} types to be 64 bits wide.  See @option{-mlong32} for"}]}