// Seed: 853795412
module module_0 #(
    parameter id_3 = 32'd73,
    parameter id_5 = 32'd62
);
  assign id_1 = 1 == id_1;
  logic _id_3, id_4, _id_5;
  logic id_6 = id_1 ? id_3 : 1 ? id_5 : id_2;
  logic id_7 (
      id_5,
      id_5,
      1
  );
  type_16(
      id_6[id_3], -id_2, 1
  );
  logic id_8, id_9, id_10;
  initial begin
    id_1 <= 1'b0;
    id_6 = 1;
  end
  logic id_11 (
      id_1,
      1 + 1'b0,
      1
  );
  assign id_7 = 1'b0;
  assign id_2 = id_4;
  logic id_12;
  initial begin
    id_7 <= |id_2[id_5 : 1==1];
    #1;
    id_4 = id_4;
  end
endmodule
`default_nettype id_1
module module_1 (
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    output id_8,
    output id_9,
    output id_10,
    input id_11,
    input id_12,
    output id_13
);
  logic
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45 = id_3[1];
  assign id_34 = 1;
endmodule
