// SPDX-FileCopyrightText: Copyright (c) 2025 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
// SPDX-License-Identifier: Apache-2.0
//
// HAND-WRITTEN (NOT warpgemm-generated). Safe to edit.
//
// Blackwell (sm_100) forward mask-GEMM tile: a DEEP, CROSS-OFFSET-PERSISTENT
// cp.async pipeline.
//
// Motivation (measured on B200, see experiments notes):
//   The incumbent forward tile `MaskGemm_forward_64x128x32_3s` runs its
//   multi-stage pipeline INSIDE the per-kernel-offset `while` loop:
//
//       while (offset_word) {           // ~6 active offsets per output tile
//           _update_A_indices(...);
//           for (s = 0; s < NumStages-1; ++s) { load stage s; fence; }  // PROLOG
//           cp_async_wait<NumStages-2>(); __syncthreads();
//           for (ktile = NumStages-1; ktile < num_k_tiles; ++ktile) { ... }
//           cp_async_wait<0>(); __syncthreads();                        // DRAIN
//       }
//
//   so at C=256 (num_k_tiles = 8) with ~6 active offsets the kernel pays
//   6 full pipeline fills and 6 full drains per output tile, and only
//   6 of 8 k-tiles per offset ever run in steady state. Worse, the
//   submanifold identity offset — 1.000 pairs/voxel vs 0.192-0.294 for
//   every other offset, i.e. 13.8% of ALL pairs — is handled by a
//   completely unpipelined shortcut that issues `cp_async_wait<0>` and
//   `__syncthreads()` on EVERY k-tile.
//
// What this tile changes:
//   1. The (offset, k_tile) product is flattened into ONE monotone
//      iteration space, so the pipeline fills once and drains once per
//      output tile regardless of how many kernel offsets are active.
//   2. The identity offset is just another element of that iteration
//      space — it rides the same pipeline (its A load stays the cheap
//      contiguous `_load_A_identity`).
//   3. `NumStages` is a template parameter. 64x128x32 fp16 costs 12 KiB
//      of smem per stage; B200's opt-in budget is 232,448 B, so 8 stages
//      (98 KiB) fit where the incumbent used 3 (36 KiB). Depth is the
//      direct control on exposed gather latency, and the gather itself
//      (`cp.async.ca.shared.global.L2::128B`, 16 B/thread) was measured
//      at 12.5-16.3 TB/s standalone vs 1.09 TB/s inside the kernel.
//
// Synchronization discipline: UNCHANGED from the incumbent's steady state
//   — exactly one `cp_async_wait<NumStages-2>()` + `__syncthreads()` per
//   pipeline iteration, one epoch per iteration. This deliberately does
//   NOT merge barrier epochs across the offset boundary, which is the
//   hazard that forced commit 7249675 to delete the previous cross-offset
//   pipeline ("the load of the opposite stage and the MMA of the current
//   stage live in the same barrier epoch"). Here the offset boundary is
//   invisible to the pipeline: iteration i always consumes stage
//   `read` and writes stage `write`, with a full barrier between, whether
//   or not i and i-1 belong to the same kernel offset.
//
// Only the WRITE cursor is offset-aware (it owns `a_state`); the read
// cursor never needs the offset, because every offset accumulates into
// the same output tile.

#pragma once

#include <cuda_bf16.h>
#include <cuda_fp16.h>

#include <cassert>

// clang-format off
#include "cute/tensor.hpp"
#include "cute/algorithm/copy.hpp"
#include "cute/arch/copy_sm80.hpp"
#include "cute/atom/copy_atom.hpp"
#include "cute/atom/mma_atom.hpp"
// clang-format on
#include "cute_gemm_config.h"
#include "mma_macros.h"

namespace warpconvnet {
namespace cute_gemm {

#ifndef WARPGEMM_MW_ASSERT_ENTRY
#if !defined(NDEBUG)
#define WARPGEMM_MW_ASSERT_ENTRY(K_runtime_)                                         \
  do {                                                                               \
    if (threadIdx.x == 0 && blockIdx.x == 0 && blockIdx.y == 0 && blockIdx.z == 0) { \
      assert((K_runtime_) <= int(MaskWords) * 32 &&                                  \
             "K exceeds MaskWords*32 - kernel will silently skip offsets");          \
    }                                                                                \
  } while (0)
#else
#define WARPGEMM_MW_ASSERT_ENTRY(K_runtime_) ((void)0)
#endif
#endif  // WARPGEMM_MW_ASSERT_ENTRY

// MinBlocks_ is forwarded to __launch_bounds__(threads, MinBlocks) in
// mask_gemm_kernels_common.h. It is a REGISTER cap, not a smem cap (the
// compiler cannot see the dynamic smem size), which is exactly the knob the
// iteration-1 measurement said matters: on B200 the achieved blocks/SM ran
// 3 (tile 1000) > 2 (1001/1002/1003) > 1 (1005) and the kernel time was
// monotone in it, while pipeline depth beyond 4 stages was neutral.
template <class TileConfig,
          typename ElementOutput_ = float,
          int MaskWords_ = 1,
          int NumStages_ = 6,
          int MinBlocks_ = 1>
struct MaskGemm_forward_sm100_deep_pipe {
  static constexpr int MaskWords = MaskWords_;
  using TileShape = typename TileConfig::TileShape;
  using TiledMma = typename TileConfig::TiledMma;
  using ElementInput = typename TileConfig::ElementInput;
  using ElementOutput = ElementOutput_;
  using SmemLayoutAtomA = typename TileConfig::SmemLayoutAtomA;
  using SmemLayoutAtomB = typename TileConfig::SmemLayoutAtomB;
  using SmemCopyAtomA = typename TileConfig::SmemCopyAtomA;
  using SmemCopyAtomB = typename TileConfig::SmemCopyAtomB;

  static constexpr int MaxThreadsPerBlock = cute::size(TiledMma{});
  static constexpr int tM = cute::size<0>(TileShape{});
  static constexpr int tN = cute::size<1>(TileShape{});
  static constexpr int tK = cute::size<2>(TileShape{});
  static constexpr int MinBlocksPerMultiprocessor = MinBlocks_;
  static constexpr int NumStages = NumStages_;
  static_assert(NumStages >= 3, "deep-pipe tile needs at least 3 stages");
  static constexpr int NumWarps = MaxThreadsPerBlock / 32;
  static constexpr int kVec = 16 / sizeof(ElementInput);
  static constexpr int kMmaK = cute::size<2>(typename TiledMma::AtomShape_MNK{});
  static constexpr int K_BLOCK_MAX_STATIC = tK / kMmaK;
  static constexpr bool UseSmemEpilogue = true;
  static constexpr bool UseScalarEpilogue = false;

  using SmemLayoutA = decltype(cute::tile_to_shape(
      SmemLayoutAtomA{},
      cute::make_shape(cute::Int<tM>{}, cute::Int<tK>{}, cute::Int<NumStages>{})));
  using SmemLayoutB = decltype(cute::tile_to_shape(
      SmemLayoutAtomB{},
      cute::make_shape(cute::Int<tN>{}, cute::Int<tK>{}, cute::Int<NumStages>{})));

  static constexpr int CopyBNThreads = tN / kVec;
  static constexpr int CopyBKThreads = MaxThreadsPerBlock / CopyBNThreads;
  using GmemTiledCopyB = decltype(cute::make_tiled_copy(
      cute::Copy_Atom<cute::SM80_CP_ASYNC_CACHEALWAYS<cute::uint128_t>, ElementInput>{},
      cute::Layout<cute::Shape<cute::Int<CopyBNThreads>, cute::Int<CopyBKThreads>>,
                   cute::Stride<cute::_1, cute::Int<CopyBNThreads>>>{},
      cute::Layout<cute::Shape<cute::Int<kVec>, cute::_1>>{}));

  struct SharedStorage {
    cute::array_aligned<ElementInput, cute::cosize_v<SmemLayoutA>> smem_a;
    cute::array_aligned<ElementInput, cute::cosize_v<SmemLayoutB>> smem_b;
    uint32_t warp_masks[NumWarps * MaskWords];
    int real_rows[tM];
    uint32_t row_masks[tM * MaskWords];
  };

  static constexpr size_t EpilogueSmemSize = UseSmemEpilogue ? tM * (tN + 8) * 2 : 0;
  static constexpr size_t SharedStorageSize = sizeof(SharedStorage) > EpilogueSmemSize
                                                  ? sizeof(SharedStorage)
                                                  : EpilogueSmemSize;

  __device__ void operator()(const ElementInput *ptr_A_base,
                             const ElementInput *ptr_B_base,
                             ElementOutput *ptr_D_base,
                             const int *pair_table,
                             const uint32_t *pair_mask,
                             const int *mask_argsort,
                             int N_in,
                             int N_out,
                             int C_in,
                             int C_out,
                             int K,
                             float alpha,
                             int stride_A,
                             int stride_D,
                             int identity_offset,
                             char *smem_buf) const {
    using namespace cute;
    WARPGEMM_MW_ASSERT_ENTRY(K);

    int group_id = int(blockIdx.z);
    const ElementInput *ptr_A = ptr_A_base + group_id * C_in;
    const ElementInput *ptr_B = ptr_B_base + group_id * C_in * C_out;
    ElementOutput *ptr_D = ptr_D_base + group_id * C_out;
    int stride_B_K = int(gridDim.z) * C_in * C_out;

    int grid_n = (C_out + tN - 1) / tN;
    int m_tile = int(blockIdx.x) / grid_n;
    int n_tile = int(blockIdx.x) % grid_n;
    int m_start = m_tile * tM;
    int n_start = n_tile * tN;

    SharedStorage &storage = *reinterpret_cast<SharedStorage *>(smem_buf);

    // ---- Mask union + per-row bookkeeping (identical to tile 3) ----
    uint32_t active_offsets_arr[MaskWords];
    if (K == 1) {
      for (int _w = 0; _w < MaskWords; ++_w) active_offsets_arr[_w] = 0;
      active_offsets_arr[0] = 1;
      CUTLASS_PRAGMA_UNROLL
      for (int m_local = threadIdx.x; m_local < tM; m_local += MaxThreadsPerBlock) {
        int sorted_row = m_start + m_local;
        if (sorted_row < N_out) {
          int rr = __ldg(&mask_argsort[sorted_row]);
          storage.real_rows[m_local] = rr;
          storage.row_masks[m_local * MaskWords] = 1;
          for (int _w = 1; _w < MaskWords; ++_w) storage.row_masks[m_local * MaskWords + _w] = 0;
        } else {
          storage.real_rows[m_local] = -1;
          for (int _w = 0; _w < MaskWords; ++_w) storage.row_masks[m_local * MaskWords + _w] = 0;
        }
      }
      __syncthreads();
    } else {
      int warp_id = threadIdx.x / 32;
      int lane_id = threadIdx.x % 32;
      uint32_t my_mask[MaskWords];
      for (int _w = 0; _w < MaskWords; ++_w) my_mask[_w] = 0;
      CUTLASS_PRAGMA_UNROLL
      for (int m_local = threadIdx.x; m_local < tM; m_local += MaxThreadsPerBlock) {
        int sorted_row = m_start + m_local;
        if (sorted_row < N_out) {
          int rr = __ldg(&mask_argsort[sorted_row]);
          storage.real_rows[m_local] = rr;
          for (int _w = 0; _w < MaskWords; ++_w) {
            uint32_t rm = __ldg(&pair_mask[rr * MaskWords + _w]);
            storage.row_masks[m_local * MaskWords + _w] = rm;
            my_mask[_w] |= rm;
          }
        } else {
          storage.real_rows[m_local] = -1;
          for (int _w = 0; _w < MaskWords; ++_w) storage.row_masks[m_local * MaskWords + _w] = 0;
        }
      }
      for (int _w = 0; _w < MaskWords; ++_w) {
        CUTLASS_PRAGMA_UNROLL
        for (int s = 16; s >= 1; s >>= 1) {
          my_mask[_w] |= __shfl_xor_sync(0xffffffff, my_mask[_w], s);
        }
        if (lane_id == 0) storage.warp_masks[warp_id * MaskWords + _w] = my_mask[_w];
      }
      __syncthreads();
      for (int _w = 0; _w < MaskWords; ++_w) {
        active_offsets_arr[_w] = 0;
        CUTLASS_PRAGMA_UNROLL
        for (int _w2 = 0; _w2 < NumWarps; ++_w2)
          active_offsets_arr[_w] |= storage.warp_masks[_w2 * MaskWords + _w];
      }
    }

    // ---- MMA setup ----
    Tensor sA = make_tensor(make_smem_ptr(storage.smem_a.data()), SmemLayoutA{});
    Tensor sB = make_tensor(make_smem_ptr(storage.smem_b.data()), SmemLayoutB{});
    TiledMma tiled_mma;
    auto thr_mma = tiled_mma.get_thread_slice(threadIdx.x);
    Tensor accum = partition_fragment_C(tiled_mma, make_shape(Int<tM>{}, Int<tN>{}));
    clear(accum);

    Tensor tCrA_0 = thr_mma.partition_fragment_A(sA(_, _, 0));
    Tensor tCrA_1 = thr_mma.partition_fragment_A(sA(_, _, 0));
    Tensor tCrB_0 = thr_mma.partition_fragment_B(sB(_, _, 0));
    Tensor tCrB_1 = thr_mma.partition_fragment_B(sB(_, _, 0));

    auto smem_tiled_copy_A = make_tiled_copy_A(SmemCopyAtomA{}, tiled_mma);
    auto smem_thr_copy_A = smem_tiled_copy_A.get_slice(threadIdx.x);
    Tensor tCsA = smem_thr_copy_A.partition_S(sA);
    Tensor tCrA_copy_0 = smem_thr_copy_A.retile_D(tCrA_0);
    Tensor tCrA_copy_1 = smem_thr_copy_A.retile_D(tCrA_1);

    auto smem_tiled_copy_B = make_tiled_copy_B(SmemCopyAtomB{}, tiled_mma);
    auto smem_thr_copy_B = smem_tiled_copy_B.get_slice(threadIdx.x);
    Tensor tCsB = smem_thr_copy_B.partition_S(sB);
    Tensor tCrB_copy_0 = smem_thr_copy_B.retile_D(tCrB_0);
    Tensor tCrB_copy_1 = smem_thr_copy_B.retile_D(tCrB_1);

    auto K_BLOCK_MAX = size<2>(tCrA_0);
    GmemTiledCopyB gmem_tiled_copy_B;
    auto gmem_thr_copy_B = gmem_tiled_copy_B.get_slice(threadIdx.x);
    bool n_full_tile = (n_start + tN <= C_out);

    AIteratorState a_state;

    int num_k_tiles = (C_in + tK - 1) / tK;

    // ---- Flattened (offset, k_tile) iteration space ----
    int num_active = 0;
    CUTLASS_PRAGMA_UNROLL
    for (int _w = 0; _w < MaskWords; ++_w) num_active += __popc(active_offsets_arr[_w]);
    int total_iters = num_active * num_k_tiles;
    if (total_iters == 0) {
      // Nothing to accumulate — still must write the (zero) tile so the
      // caller's output buffer is defined, matching tile 3's behaviour
      // (its accum is cleared and the epilogue always runs).
      __syncthreads();
      if constexpr (UseScalarEpilogue) {
        _epilogue_scalar(
            accum, ptr_D, mask_argsort, m_start, n_start, N_out, C_out, alpha, tiled_mma, stride_D);
      } else {
        _epilogue_direct(accum,
                         ptr_D,
                         mask_argsort,
                         m_start,
                         n_start,
                         N_out,
                         C_out,
                         alpha,
                         tiled_mma,
                         smem_buf,
                         stride_D);
      }
      return;
    }

    // WRITE cursor: walks the active-offset bitmask, then the k-tiles of
    // that offset. Only the writer is offset-aware; `a_state` belongs to
    // it and is refreshed exactly once per offset (same __ldg volume as
    // tile 3 — the flattening does not add pair_table traffic).
    int w_mw = 0;
    uint32_t w_word = active_offsets_arr[0];
    int w_k = -1;
    int w_kt = num_k_tiles;  // force an offset fetch on the first call

    auto next_write = [&](int &k_out, int &kt_out) {
      if (w_kt >= num_k_tiles) {
        CUTLASS_PRAGMA_NO_UNROLL
        while (w_word == 0 && w_mw + 1 < MaskWords) {
          ++w_mw;
          w_word = active_offsets_arr[w_mw];
        }
        int bit = __ffs(w_word) - 1;
        w_word &= w_word - 1;
        w_k = w_mw * 32 + bit;
        w_kt = 0;
        if (!(identity_offset >= 0 && w_k == identity_offset)) {
          _update_A_indices(a_state,
                            pair_table,
                            storage.real_rows,
                            storage.row_masks,
                            N_in,
                            N_out,
                            C_in,
                            w_k,
                            K,
                            stride_A);
        }
      }
      k_out = w_k;
      kt_out = w_kt;
      ++w_kt;
    };

    int prolog = (total_iters < NumStages - 1) ? total_iters : (NumStages - 1);

    // ---- PROLOG: filled ONCE per output tile (tile 3 refills per offset) ----
    CUTLASS_PRAGMA_UNROLL
    for (int s = 0; s < NumStages - 1; ++s) {
      if (s < prolog) {
        int wk, wkt;
        next_write(wk, wkt);
        int k_start_w = wkt * tK;
        const ElementInput *ptr_Bw = ptr_B + wk * stride_B_K;
        if (identity_offset >= 0 && wk == identity_offset) {
          _load_A_identity(
              ptr_A, storage.real_rows, sA(_, _, s), k_start_w, N_in, C_in, stride_A);
        } else {
          _load_A_with_offsets(ptr_A, a_state, sA(_, _, s), k_start_w, C_in, stride_A);
        }
        _load_B_tile(
            ptr_Bw, sB(_, _, s), gmem_thr_copy_B, n_start, k_start_w, C_out, C_in, n_full_tile);
      }
      cute::cp_async_fence();
    }
    cute::cp_async_wait<NumStages - 2>();
    __syncthreads();

    int smem_pipe_read = 0;
    int smem_pipe_write = NumStages - 1;

    // ---- STEADY STATE: one epoch per iteration, offset boundary invisible ----
    CUTLASS_PRAGMA_NO_UNROLL
    for (int it = prolog; it < total_iters; ++it) {
      int wk, wkt;
      next_write(wk, wkt);
      int k_start_w = wkt * tK;
      const ElementInput *ptr_Bw = ptr_B + wk * stride_B_K;
      bool w_iden = (identity_offset >= 0) && (wk == identity_offset);

      copy(smem_tiled_copy_A, tCsA(_, _, 0, smem_pipe_read), tCrA_copy_0(_, _, 0));
      copy(smem_tiled_copy_B, tCsB(_, _, 0, smem_pipe_read), tCrB_copy_0(_, _, 0));
      _Pragma("unroll") for (int kb = 0; kb < K_BLOCK_MAX; ++kb) {
        if (kb + 1 < K_BLOCK_MAX) {
          int nkb = kb + 1;
          if (kb % 2 == 0) {
            copy(smem_tiled_copy_A, tCsA(_, _, nkb, smem_pipe_read), tCrA_copy_1(_, _, nkb));
            copy(smem_tiled_copy_B, tCsB(_, _, nkb, smem_pipe_read), tCrB_copy_1(_, _, nkb));
          } else {
            copy(smem_tiled_copy_A, tCsA(_, _, nkb, smem_pipe_read), tCrA_copy_0(_, _, nkb));
            copy(smem_tiled_copy_B, tCsB(_, _, nkb, smem_pipe_read), tCrB_copy_0(_, _, nkb));
          }
        }
        // Issue the loads for iteration `it` into the free stage, interleaved
        // with this iteration's MMAs (identical schedule to tile 3, except
        // that the identity offset now takes the SAME pipelined path).
        switch (kb) {
          case 0:
            _load_B_tile(ptr_Bw,
                         sB(_, _, smem_pipe_write),
                         gmem_thr_copy_B,
                         n_start,
                         k_start_w,
                         C_out,
                         C_in,
                         n_full_tile);
            if (w_iden) {
              _load_A_identity(ptr_A,
                               storage.real_rows,
                               sA(_, _, smem_pipe_write),
                               k_start_w,
                               N_in,
                               C_in,
                               stride_A);
            } else {
              _load_A_kblock<decltype(sA(_, _, 0)), 0>(
                  ptr_A, a_state, sA(_, _, smem_pipe_write), k_start_w, C_in, stride_A);
            }
            break;
          case 1:
            if (K_BLOCK_MAX_STATIC > 1 && !w_iden)
              _load_A_kblock<decltype(sA(_, _, 0)), 1>(
                  ptr_A, a_state, sA(_, _, smem_pipe_write), k_start_w, C_in, stride_A);
            break;
          case 2:
            if (K_BLOCK_MAX_STATIC > 2 && !w_iden)
              _load_A_kblock<decltype(sA(_, _, 0)), 2>(
                  ptr_A, a_state, sA(_, _, smem_pipe_write), k_start_w, C_in, stride_A);
            break;
          case 3:
            if (K_BLOCK_MAX_STATIC > 3 && !w_iden)
              _load_A_kblock<decltype(sA(_, _, 0)), 3>(
                  ptr_A, a_state, sA(_, _, smem_pipe_write), k_start_w, C_in, stride_A);
            break;
        }
        if (kb % 2 == 0)
          cute::gemm(tiled_mma, tCrA_0(_, _, kb), tCrB_0(_, _, kb), accum);
        else
          cute::gemm(tiled_mma, tCrA_1(_, _, kb), tCrB_1(_, _, kb), accum);
        if (kb == K_BLOCK_MAX - 1) {
          cute::cp_async_fence();
        }
      }
      cute::cp_async_wait<NumStages - 2>();
      __syncthreads();
      smem_pipe_write = smem_pipe_read;
      ++smem_pipe_read;
      if (smem_pipe_read >= NumStages) smem_pipe_read = 0;
    }

    // ---- DRAIN: once per output tile (tile 3 drains once per offset) ----
    cute::cp_async_wait<0>();
    __syncthreads();

    CUTLASS_PRAGMA_UNROLL
    for (int ep = 0; ep < NumStages - 1; ++ep) {
      if (ep < prolog) {
        MMA_DOUBLE_BUFFERED(smem_pipe_read)
        ++smem_pipe_read;
        if (smem_pipe_read >= NumStages) smem_pipe_read = 0;
      }
    }
    __syncthreads();

    // ---- Epilogue ----
    if constexpr (UseScalarEpilogue) {
      _epilogue_scalar(
          accum, ptr_D, mask_argsort, m_start, n_start, N_out, C_out, alpha, tiled_mma, stride_D);
    } else {
      _epilogue_direct(accum,
                       ptr_D,
                       mask_argsort,
                       m_start,
                       n_start,
                       N_out,
                       C_out,
                       alpha,
                       tiled_mma,
                       smem_buf,
                       stride_D);
    }
  }

private:
#include "warpgemm_fwd_helpers_iter.cuh"
};

}  // namespace cute_gemm
}  // namespace warpconvnet
