{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541663513947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541663513948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 15:51:53 2018 " "Processing started: Thu Nov 08 15:51:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541663513948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541663513948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541663513948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541663515339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_cpha0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_cpha0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_cpha0 " "Found entity 1: spi_slave_cpha0" {  } { { "spi_slave_cpha0.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_slave_cpha0.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_lpc8_polling.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_lpc8_polling.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_lpc8_polling " "Found entity 1: i2c_slave_lpc8_polling" {  } { { "i2c_slave_lpc8_polling.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/i2c_slave_lpc8_polling.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op_lpc8_polling.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op_lpc8_polling.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op_lpc8_polling " "Found entity 1: i2c_slave_op_lpc8_polling" {  } { { "i2c_slave_op_lpc8_polling.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/i2c_slave_op_lpc8_polling.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1541663515606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663515607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663515607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_tx_start top.v(204) " "Verilog HDL Implicit Net warning at top.v(204): created implicit net for \"led_tx_start\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541663515607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_tx_start top.v(204) " "Verilog HDL Implicit Net warning at top.v(204): created implicit net for \"button_tx_start\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541663515607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541663515695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(115) " "Verilog HDL or VHDL warning at top.v(115): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541663515719 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(254) " "Verilog HDL Case Statement information at top.v(254): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 254 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1541663515720 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(301) " "Verilog HDL assignment warning at top.v(301): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515720 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_tx_start 0 top.v(204) " "Net \"led_tx_start\" at top.v(204) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 204 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1541663515720 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "button_tx_start 0 top.v(204) " "Net \"button_tx_start\" at top.v(204) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 204 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1541663515720 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_instance " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_instance\"" {  } { { "top.v" "spi_ctrl_instance" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance " "Elaborating entity \"spi_master\" for hierarchy \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\"" {  } { { "spi_ctrl.v" "spi_master_instance" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_ctrl.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515736 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541663515737 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_lpc8_polling i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance " "Elaborating entity \"i2c_slave_lpc8_polling\" for hierarchy \"i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\"" {  } { { "top.v" "i2c_slave_lpc8_polling_instance" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op_lpc8_polling i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst " "Elaborating entity \"i2c_slave_op_lpc8_polling\" for hierarchy \"i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst\"" {  } { { "i2c_slave_lpc8_polling.v" "i2c_slave_op_lpc8_polling_inst" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/i2c_slave_lpc8_polling.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_cpha0 spi_slave_cpha0:spi_slave_cpha0_instance " "Elaborating entity \"spi_slave_cpha0\" for hierarchy \"spi_slave_cpha0:spi_slave_cpha0_instance\"" {  } { { "top.v" "spi_slave_cpha0_instance" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541663515762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_received spi_slave_cpha0.v(25) " "Verilog HDL or VHDL warning at spi_slave_cpha0.v(25): object \"byte_received\" assigned a value but never read" {  } { { "spi_slave_cpha0.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_slave_cpha0.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541663515764 "|top|spi_slave_cpha0:spi_slave_cpha0_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_fallingedge spi_slave_cpha0.v(30) " "Verilog HDL or VHDL warning at spi_slave_cpha0.v(30): object \"sck_fallingedge\" assigned a value but never read" {  } { { "spi_slave_cpha0.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_slave_cpha0.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541663515764 "|top|spi_slave_cpha0:spi_slave_cpha0_instance"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[16\] " "Bidir \"BusB\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[61\] " "Bidir \"BusC\[61\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[75\] " "Bidir \"BusD\[75\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[91\] " "Bidir \"BusE\[91\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[6\] " "Bidir \"BusA\[6\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[7\] " "Bidir \"BusA\[7\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[58\] " "Bidir \"BusC\[58\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[59\] " "Bidir \"BusC\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[60\] " "Bidir \"BusC\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[84\] " "Bidir \"BusE\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[86\] " "Bidir \"BusE\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[88\] " "Bidir \"BusE\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[89\] " "Bidir \"BusE\[89\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[90\] " "Bidir \"BusE\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[92\] " "Bidir \"BusE\[92\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[93\] " "Bidir \"BusE\[93\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[94\] " "Bidir \"BusE\[94\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[95\] " "Bidir \"BusE\[95\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[96\] " "Bidir \"BusE\[96\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[97\] " "Bidir \"BusE\[97\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusE\[99\] " "Bidir \"BusE\[99\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541663516398 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1541663516398 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_mosi_cpha0 spi_slave_cpha0:spi_slave_cpha0_instance\|mosir\[0\] " "Converted the fan-out from the tri-state buffer \"ss_mosi_cpha0\" to the node \"spi_slave_cpha0:spi_slave_cpha0_instance\|mosir\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1541663516404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|sda_in i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst\|sda_regi " "Converted the fan-out from the tri-state buffer \"i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|sda_in\" to the node \"i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst\|sda_regi\" into an OR gate" {  } { { "i2c_slave_lpc8_polling.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/i2c_slave_lpc8_polling.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1541663516404 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1541663516404 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv_polling i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst\|scl_regi " "Converted the fan-out from the tri-state buffer \"scl_slv_polling\" to the node \"i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance\|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst\|scl_regi\" into an OR gate" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.v" 95 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1541663516410 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1541663516410 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_ctrl.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_ctrl.v" 9 -1 0 } } { "spi_master.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_master.v" 51 -1 0 } } { "spi_master.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_master.v" 49 -1 0 } } { "spi_master.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/spi_master.v" 254 -1 0 } } { "uart_rx.v" "" { Text "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541663516755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541663517061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541663517083 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541663517083 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1541663517083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "543 " "Implemented 543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541663517083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541663517083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.map.smsg " "Generated suppressed messages file C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc812_def_1/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541663517211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541663517257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 15:51:57 2018 " "Processing ended: Thu Nov 08 15:51:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541663517257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541663517257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541663517257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541663517257 ""}
