<stg><name>softmax_latency<ap_fixed,ap_fixed,softmax_config13></name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  %data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  %data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:2  %data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:3  %data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_0_V_read_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:7  %zext_ln251 = zext i10 %y_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251

]]></Node>
<StgValue><ssdm name="exp_table1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:9  %exp_res_0_V = load i17* %exp_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_1_V_read_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:12  %zext_ln251_1 = zext i10 %y_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_1

]]></Node>
<StgValue><ssdm name="exp_table1_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:14  %exp_res_1_V = load i17* %exp_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_2_V_read_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:17  %zext_ln251_2 = zext i10 %y_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_2

]]></Node>
<StgValue><ssdm name="exp_table1_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:19  %exp_res_2_V = load i17* %exp_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_3_V_read_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:22  %zext_ln251_3 = zext i10 %y_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_3

]]></Node>
<StgValue><ssdm name="exp_table1_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:24  %exp_res_3_V = load i17* %exp_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %y_V_4 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_4_V_read_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:9  %exp_res_0_V = load i17* %exp_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:14  %exp_res_1_V = load i17* %exp_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:19  %exp_res_2_V = load i17* %exp_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:24  %exp_res_3_V = load i17* %exp_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:10  %p_Val2_s = zext i17 %exp_res_0_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:15  %p_Val2_2 = zext i17 %exp_res_1_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:20  %p_Val2_4 = zext i17 %exp_res_2_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:25  %p_Val2_5 = zext i17 %exp_res_3_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:27  %zext_ln251_4 = zext i10 %y_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_4

]]></Node>
<StgValue><ssdm name="exp_table1_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:29  %exp_res_4_V = load i17* %exp_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:31  %p_Val2_3 = add i18 %p_Val2_2, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_3, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader:33  %p_Val2_7 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:34  %p_Val2_6 = add i18 %p_Val2_5, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader:36  %p_Val2_8 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:29  %exp_res_4_V = load i17* %exp_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:37  %lhs_V = sext i18 %p_Val2_7 to i19

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:38  %rhs_V = sext i18 %p_Val2_8 to i19

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader:39  %ret_V = add nsw i19 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:41  %p_Val2_10 = add i18 %p_Val2_8, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:42  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:43  %xor_ln786 = xor i1 %p_Result_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:44  %underflow = and i1 %p_Result_15, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:45  %xor_ln340 = xor i1 %p_Result_15, %p_Result_16

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:46  %xor_ln340_1 = xor i1 %p_Result_15, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:47  %or_ln340 = or i1 %p_Result_16, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader:48  %select_ln340 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader:49  %select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader:50  %p_Val2_11 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:30  %zext_ln203_4 = zext i17 %exp_res_4_V to i18

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:51  %lhs_V_1 = sext i18 %p_Val2_11 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:52  %rhs_V_1 = zext i17 %exp_res_4_V to i19

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader:53  %ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:54  %p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:55  %p_Val2_14 = add i18 %p_Val2_11, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:56  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:57  %xor_ln786_1 = xor i1 %p_Result_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:58  %underflow_1 = and i1 %p_Result_17, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:59  %xor_ln340_2 = xor i1 %p_Result_17, %p_Result_18

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:60  %xor_ln340_3 = xor i1 %p_Result_17, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:61  %or_ln340_1 = or i1 %p_Result_18, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_14, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:63  %select_ln340_3 = select i1 %xor_ln340_2, i10 511, i10 %tmp

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:64  %select_ln388_1 = select i1 %underflow_1, i10 -512, i10 %tmp

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:65  %y_V_5 = select i1 %or_ln340_1, i10 %select_ln340_3, i10 %select_ln388_1

]]></Node>
<StgValue><ssdm name="y_V_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:66  %zext_ln259 = zext i10 %y_V_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:67  %invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="invert_table2_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:68  %inv_exp_sum_V = load i18* %invert_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:68  %inv_exp_sum_V = load i18* %invert_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:69  %sext_ln1116 = sext i18 %inv_exp_sum_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:70  %zext_ln1118 = zext i17 %exp_res_0_V to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:71  %mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:73  %zext_ln1118_1 = zext i17 %exp_res_1_V to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:74  %mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:76  %zext_ln1118_2 = zext i17 %exp_res_2_V to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:77  %mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:79  %zext_ln1118_3 = zext i17 %exp_res_3_V to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:80  %mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:82  %zext_ln1118_4 = zext i17 %exp_res_4_V to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:83  %mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:71  %mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:74  %mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:77  %mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:80  %mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:83  %mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:71  %mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:74  %mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:77  %mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:80  %mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:83  %mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln224"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:72  %res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:75  %res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:78  %res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:81  %res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:85  %mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:86  %mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:87  %mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:88  %mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:89  %mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="80">
<![CDATA[
arrayctor.loop1.preheader:90  ret { i16, i16, i16, i16, i16 } %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln264"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
