dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
mem_inst.v,verilog,xil_defaultlib,../../../../my_lab5.srcs/sources_1/ip/mem_inst/sim/mem_inst.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
