============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Feb 15 2026  10:01:25 pm
  Module:                 top_addersubtractor
  Library domain:         slow
    Domain index:         0
    Technology libraries: sg13g2_stdcell_slow_1p08V_125C $Revision: 0.1.3 $
                          sg13g2_io_slow_1p08V_3p0V_125C $Revision: 0.0.1 $
                          physical_cells 
  Library domain:         fast
    Domain index:         1
    Technology libraries: sg13g2_stdcell_fast_1p32V_m40C $Revision: 0.1.3 $
                          sg13g2_io_fast_1p32V_3p6V_m40C $Revision: 0.0.1 $
                          physical_cells 
  Library domain:         typ
    Domain index:         2
    Technology libraries: sg13g2_stdcell_typ_1p20V_25C $Revision: 0.1.3 $
                          sg13g2_io_typ_1p2V_3p3V_25C $Revision: 0.0.1 $
                          physical_cells 
  Operating conditions:   sg13g2_stdcell_slow_1p08V_125C 
  Operating conditions:   sg13g2_stdcell_fast_1p32V_m40C 
  Operating conditions:   sg13g2_stdcell_typ_1p20V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                Pin                              Type            Fanout Load Slew Delay Arrival   
                                                (Domain)                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clk)                               launch                                              0 R 
core_logic
  AddSubR_reg/CLK                                                               0    +0       0 R 
  AddSubR_reg/Q                           sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R 
  g206/A                                                                             +0     316   
  g206/X                                  sg13g2_buf_1(slow)          8 44.7  293  +327     643 R 
  g179__7410/B                                                                       +0     643   
  g179__7410/X                            sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R 
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                   +0     928   
    addinc_add_12_31_g1108__6417/Y        sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F 
    addinc_add_12_31_g1071__7482/A1                                                  +0    1055   
    addinc_add_12_31_g1071__7482/Y        sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R 
    addinc_add_12_31_g1069__1881/A1                                                  +0    1283   
    addinc_add_12_31_g1069__1881/Y        sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F 
    addinc_add_12_31_g1067__7098/A2                                                  +0    1495   
    addinc_add_12_31_g1067__7098/Y        sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R 
    addinc_add_12_31_g1065__5122/A1                                                  +0    1741   
    addinc_add_12_31_g1065__5122/Y        sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F 
    addinc_add_12_31_g1063__2802/A2                                                  +0    1954   
    addinc_add_12_31_g1063__2802/Y        sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R 
    addinc_add_12_31_g1061__3680/A1                                                  +0    2200   
    addinc_add_12_31_g1061__3680/Y        sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F 
    addinc_add_12_31_g1059__5526/A2                                                  +0    2412   
    addinc_add_12_31_g1059__5526/Y        sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R 
    addinc_add_12_31_g1058__8428/B_N                                                 +0    2651   
    addinc_add_12_31_g1058__8428/Y        sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R 
    addinc_add_12_31_g1055__5107/B1                                                  +0    2905   
    addinc_add_12_31_g1055__5107/Y        sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F 
    addinc_add_12_31_g1052__6417/A2                                                  +0    3097   
    addinc_add_12_31_g1052__6417/Y        sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R 
    addinc_add_12_31_g1050__1666/A1                                                  +0    3350   
    addinc_add_12_31_g1050__1666/Y        sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F 
    addinc_add_12_31_g1048__2883/A2                                                  +0    3564   
    addinc_add_12_31_g1048__2883/Y        sg13g2_o21ai_1(slow)        2 10.4  220  +246    3810 R 
    addinc_add_12_31_g1046__9315/A1                                                  +0    3810   
    addinc_add_12_31_g1046__9315/Y        sg13g2_a21oi_1(slow)        2 10.6  159  +213    4022 F 
    addinc_add_12_31_g1044__4733/A2                                                  +0    4022   
    addinc_add_12_31_g1044__4733/Y        sg13g2_o21ai_1(slow)        2 10.2  217  +244    4266 R 
    addinc_add_12_31_g1042__5115/A1                                                  +0    4266   
    addinc_add_12_31_g1042__5115/X        sg13g2_a21o_1(slow)         1  4.3   56  +230    4496 R 
  nbit_adder/carryout 
  g104__2398/B                                                                       +0    4496   
  g104__2398/X                            sg13g2_and4_1(slow)         1  3.2   64  +234    4730 R 
  Overflow_reg/D                     <<<  sg13g2_dfrbpq_1(slow)                      +0    4730   
  Overflow_reg/CLK                        setup                                 0  +213    4944 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                               capture                                         10000 R 
                                          uncertainty                              -300    9700 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4756ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Overflow_reg/D

