design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/twos_complement,twos_complement,RUN_2025.04.26_20.39.24,flow completed,0h0m41s0ms,0h0m28s0ms,86411.36620546521,0.0019094710249999997,17282.273241093044,-1,26.5,491.76,17,0,0,0,0,0,0,0,0,0,0,0,359,173,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,80672.0,0.0,6.71,7.88,1.05,0.0,0.0,10,24,2,16,0,0,0,15,0,0,1,2,4,6,1,0,8,7,4,60,12,0,24,33,129,750.7199999999998,3.5e-06,6.35e-06,1.47e-07,4.23e-06,8.07e-06,2.01e-10,4.69e-06,9.52e-06,2.65e-10,1.0499999999999998,10.0,100.0,10.0,1.0,20,6.795,6.895,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
