/*
 * arch/arm/boot/dts/tegra124-android-p1889-vm-hdmiprimary.dts
 *
 * Copyright (c) 2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

 /dts-v1/;

/ {
	/* smmu and ivc drivers are called very early in the kernel init
	 * call sequence (core_initcall). smmu driver as such is a consumer
	 * of ivc and depends on it.
	 * Keeping the ivc node at the very top in the device tree ensures
	 * that probe for ivc is called before the smmu driver probe.
	 * Without this virtualized smmu driver probe will fail.
	 */
	tegra_hv: hyp {
		compatible = "nvidia,tegra-hv";
		status = "okay";
	};
};

#include "tegra124-p1889.dtsi"

/ {
	model = "NVIDIA Tegra124 p1889";
	/* revision 1 is for hdmi primary */
	compatible = "nvidia,p1889,1", "nvidia,tegra124";
	nvidia,dtsfilename = __FILE__;

	tegra_hv_wdt {
		compatible = "nvidia,tegra-hv-wdt";
		status = "okay";
		ivc = <&tegra_hv 9>;
	};

	iommu {
		compatible = "nvidia,tegra124-smmu-hv";
		#asids = <120>;
		ivc_queue = <&tegra_hv 8>;
		mempool_id = <&tegra_hv 0>;
		domains = <
			&ppcs_as TEGRA_SWGROUP_CELLS(PPCS)
			&ppcs_as TEGRA_SWGROUP_CELLS(PPCS1)
			&ppcs_as TEGRA_SWGROUP_CELLS(PPCS2)
			&gpu_as TEGRA_SWGROUP_CELLS(GPUB)
			&dc_as TEGRA_SWGROUP_CELLS2(DC, DC12)
			&dc_as TEGRA_SWGROUP_CELLS(DCB)
			&common_as TEGRA_SWGROUP_CELLS(AFI)
			&common_as TEGRA_SWGROUP_CELLS(SDMMC1A)
			&common_as TEGRA_SWGROUP_CELLS(SDMMC2A)
			&common_as TEGRA_SWGROUP_CELLS(SDMMC3A)
			&common_as TEGRA_SWGROUP_CELLS(SDMMC4A)
			&host1x_as TEGRA_SWGROUP_CELLS9(EPP, HC, HDA, VI, ISP, ISP2B, VIC, MSENC, TSEC)
			&nvavp_as TEGRA_SWGROUP_CELLS3(AVPC, A9AVP, VDE)
			&common_as 0xFFFFFFFF 0xFFFFFFFF>;

		address-space-prop {
			gpu_as: gpu {
				iova-start = <0x0 0x80100000>;
				iova-size = <0x0 0x7BEFFFFF>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <0>;
			};

			host1x_as: host1x {
				iova-start = <0x0 0x80000000>;
				iova-size = <0x0 0x77EFFFFF>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <0>;
			};

			nvavp_as: nvavp {
				iova-start = <0x0 0x80000000>;
				iova-size = <0x0 0x67FFFFFF>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <0>;
			};
		};
	};

	chosen {
		nvidia,tegra_dvfs_cpu_enable = <0>;
		nvidia,tegra_dvfs_gpu_enable = <0>;
	};

	soctherm@0x700E2000 {
		status = "disabled";
	};

	i2c@7000c000 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
	};

	i2c@7000c400 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
	};

	i2c@7000c500 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
	};

	i2c@7000c700 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
	};

	i2c@7000d000 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
		status = "okay";

		max16989@3a {
			status = "disabled";
		};

		max16989@38 {
			status = "disabled";
		};
	};

	i2c@7000d100 {
		compatible = "nvidia,tegra124-i2c-hv";
		ivc_queue = <&tegra_hv 11>;
	};

	dfll@70110000 {
		status = "disabled";
	};

	gpio: gpio@6000d000 {
		gpio_default: default {
		gpio-output-high = <TEGRA_GPIO(R, 0)
				TEGRA_GPIO(R, 2)>;
		};
	};

	host1x {
		virtual-dev = <1>;

		iommus = <&smmu TEGRA_SWGROUP_EPP>,
			<&smmu TEGRA_SWGROUP_HC>,
			<&smmu TEGRA_SWGROUP_HDA>;

		ivc-queue0 = <&tegra_hv 3>;
		ivc-queue1 = <&tegra_hv 4>;
		ivc-queue2 = <&tegra_hv 5>;

		vic {
			compatible = "nvidia,tegra124-vhost-vic";
		};

		vi {
			compatible = "nvidia,tegra124-vhost-vi";
		};

		isp@54600000 {
			compatible = "nvidia,tegra124-vhost-isp";
		};

		isp@54680000 {
			compatible = "nvidia,tegra124-vhost-isp";
		};

		msenc {
			compatible = "nvidia,tegra124-vhost-msenc";
		};

		nvavp {
			status = "disabled";
		};

		tsec {
			status = "disabled";
		};

		sor {
			panel-a-edp-1080p-14-0 {
				status = "disabled";
			};
		};

		dpaux {
			status = "disabled";
		};

		/* tegradc.0 */
		dc@54200000 {
			nvidia,dc-flags = <0>;
			nvidia,emc-clk-rate = <300000000>;
			nvidia,cmu-enable = <0>;
		};

		/* tegradc.1 */
		dc@54240000 {
			status = "disabled";
		};
	};

	gk20a {
		status = "disabled";
	};

	gk20a-vgpu {
		compatible = "nvidia,tegra124-gk20a-vgpu";
		nvidia,host1x = <&host1x>;
		reg = <0x0 0x58000000 0x0 0x01000000>;
		iommus = <&smmu TEGRA_SWGROUP_GPU &smmu TEGRA_SWGROUP_GPUB>;

		ivc-queue3 = <&tegra_hv 6>;
		ivc-queue4 = <&tegra_hv 7>;
	};

	avp-virt {
		status = "okay";
		compatible = "nvidia,tegra124-avp-virt";
		iommus = <&smmu TEGRA_SWGROUP_AVPC>,
			 <&smmu TEGRA_SWGROUP_A9AVP>,
			 <&smmu TEGRA_SWGROUP_VDE>;
		ivc_queue = <&tegra_hv 21>;
	};

	tegra_carveouts {
		compatible = "nvidia,carveouts";
		iommus = <&smmu TEGRA_SWGROUP_HC>;
		status = "okay";
	};
};
