## HW
riscv-processor - use IF,ID,EX,MEM,WB for the 5 stage riscv pipeline names
dmem
imem
fifo,lintc,axim,axis (move from mthesis)
spi?
fpu,mmu
UVM Testbench
regbank
accelerator, interface to linux

## SW
compiler - compile only the defined cmds by riscvp
accelerator device driver
buildroot custom image
qemu simulation

