{"Source Block": ["oh/src/common/hdl/oh_fifo_cdc.v@31:45@HdlStmProcess", "   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;        //wait_out should stall access_in signal\n\n   //Holds access high while waiting\n   always @ (posedge clk_out or negedge nreset)\n     if(!nreset)\n       access_out <= 1'b0;   \n     else if(~wait_in)\n       access_out <= rd_en;\n\n   //Read response fifo (from master)\n   oh_fifo_async  #(.TARGET(TARGET),\n\t\t    .DW(DW),\n\t\t    .DEPTH(DEPTH))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[36, "   always @ (posedge clk_out or negedge nreset)\n"], [37, "     if(!nreset)\n"], [38, "       access_out <= 1'b0;   \n"], [39, "     else if(~wait_in)\n"], [40, "       access_out <= rd_en;\n"]], "Add": [[40, "   wire \t   io_nreset;\n"]]}}