
*** Running vivado
    with args -log chemin_donnees.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chemin_donnees.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source chemin_donnees.tcl -notrace
Command: synth_design -top chemin_donnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.699 ; free physical = 52385 ; free virtual = 66313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chemin_donnees' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:41]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/ALU.vhd:36' bound to instance 'my_alu' of component 'ALU' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-3491] module 'banc_registres' declared at '/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/banc_registres.vhd:36' bound to instance 'my_banc_registres' of component 'banc_registres' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:172]
INFO: [Synth 8-638] synthesizing module 'banc_registres' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/banc_registres.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'banc_registres' (2#1) [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/banc_registres.vhd:48]
INFO: [Synth 8-3491] module 'mem_donnees' declared at '/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_donnees.vhd:34' bound to instance 'my_mem_donnees' of component 'mem_donnees' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:183]
INFO: [Synth 8-638] synthesizing module 'mem_donnees' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_donnees.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mem_donnees' (3#1) [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_donnees.vhd:43]
INFO: [Synth 8-3491] module 'mem_instructions' declared at '/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_instructions.vhd:34' bound to instance 'my_mem_instructions' of component 'mem_instructions' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mem_instructions' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_instructions.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mem_instructions' (4#1) [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/mem_instructions.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a4_out_reg' and it is trimmed from '8' to '4' bits. [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'chemin_donnees' (5#1) [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.898 ; gain = 142.324 ; free physical = 52377 ; free virtual = 66306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.898 ; gain = 142.324 ; free physical = 52389 ; free virtual = 66318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.898 ; gain = 142.324 ; free physical = 52389 ; free virtual = 66318
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/constrs_1/new/chemin_donnees.xdc]
Finished Parsing XDC File [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/constrs_1/new/chemin_donnees.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1672.273 ; gain = 0.000 ; free physical = 52269 ; free virtual = 66198
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52356 ; free virtual = 66286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52356 ; free virtual = 66286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52356 ; free virtual = 66286
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "registers_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_donnees_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'c1_in_reg' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:203]
WARNING: [Synth 8-327] inferring latch for variable 'a1_in_reg' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:201]
WARNING: [Synth 8-327] inferring latch for variable 'op1_in_reg' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:200]
WARNING: [Synth 8-327] inferring latch for variable 'b1_in_reg' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:202]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Ctrl_reg' [/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.srcs/sources_1/new/chemin_donnees.vhd:165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52336 ; free virtual = 66266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 286   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 272   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chemin_donnees 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module banc_registres 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module mem_donnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module mem_instructions 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'my_mem_instructions/sortie_reg[17]' (FD) to 'my_mem_instructions/sortie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[15] )
INFO: [Synth 8-3886] merging instance 'my_mem_instructions/sortie_reg[8]' (FD) to 'my_mem_instructions/sortie_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[10] )
INFO: [Synth 8-3886] merging instance 'my_mem_instructions/sortie_reg[11]' (FD) to 'my_mem_instructions/sortie_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_instructions/sortie_reg[5] )
INFO: [Synth 8-3886] merging instance 'a1_in_reg[1]' (LD) to 'c1_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[2]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[3]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[4]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[5]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[6]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_in_reg[7]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[6]' (LD) to 'b1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[7]' (LD) to 'b1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[0]' (LD) to 'b1_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[1]' (LD) to 'b1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[2]' (LD) to 'b1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[3]' (LD) to 'op1_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[4]' (LD) to 'b1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_in_reg[5]' (LD) to 'op1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'op1_in_reg[6]' (LD) to 'op1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'op1_in_reg[5]' (LD) to 'op1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'op1_in_reg[4]' (LD) to 'op1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'op1_in_reg[3]' (LD) to 'op1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'op1_in_reg[7]' (LD) to 'c1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[6]' (LD) to 'c1_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[7]' (LD) to 'c1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[1]' (LD) to 'c1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[2]' (LD) to 'c1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[3]' (LD) to 'c1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1_in_reg[4]' (LD) to 'c1_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[1]' (FDR) to 'c1_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[2]' (FDR) to 'a1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[4]' (FDR) to 'a1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[5]' (FDR) to 'a1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[6]' (FDR) to 'a1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[7]' (FDR) to 'a1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[3]' (FDR) to 'a1_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[4]' (FDR) to 'a1_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[5]' (FDR) to 'a1_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[6]' (FDR) to 'a1_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'a1_out_reg[7]' (FDR) to 'c1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[6]' (FDR) to 'c1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[5]' (FDR) to 'c1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[4]' (FDR) to 'c1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[3]' (FDR) to 'c1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[1]' (FDR) to 'c1_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'c1_out_reg[2]' (FDR) to 'b1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[3]' (FDR) to 'b1_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[0]' (FDR) to 'op1_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[1]' (FDR) to 'b1_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[2]' (FDR) to 'b1_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'b1_out_reg[7]' (FDR) to 'op1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op1_out_reg[6]' (FDR) to 'op1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op1_out_reg[7]' (FDR) to 'op1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op1_out_reg[5]' (FDR) to 'op1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op1_out_reg[4]' (FDR) to 'op1_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[2]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[3]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[4]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[5]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[6]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'a2_out_reg[7]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'op2_out_reg[6]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'op2_out_reg[5]' (FD) to 'op2_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'op2_out_reg[4]' (FD) to 'op2_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'op2_out_reg[3]' (FD) to 'op2_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[2]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[3]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[4]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[5]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[6]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'a3_out_reg[7]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op3_out_reg[7]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op3_out_reg[6]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op3_out_reg[4]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'op3_out_reg[5]' (FD) to 'op3_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_in_reg[5] )
INFO: [Synth 8-3886] merging instance 'a4_out_reg[3]' (FD) to 'op4_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'a4_out_reg[2]' (FD) to 'op4_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'op4_out_reg[6]' (FD) to 'op4_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'op4_out_reg[4]' (FD) to 'op4_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'op4_out_reg[3]' (FD) to 'op4_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'op4_out_reg[5]' (FD) to 'op4_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\op2_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\op3_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\op4_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[0][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[1][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[2][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[3][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[4][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[5][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[6][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[7][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[8][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[9][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[10][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[11][0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[12][7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[12][6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[12][5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (my_mem_donnees/memoire_donnees_reg[12][4]) is unused and will be removed from module chemin_donnees.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52297 ; free virtual = 66232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52173 ; free virtual = 66108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52161 ; free virtual = 66096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52161 ; free virtual = 66096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    33|
|5     |LUT3   |     5|
|6     |LUT4   |    14|
|7     |LUT5   |    24|
|8     |LUT6   |    32|
|9     |FDRE   |    81|
|10    |LD     |     8|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   220|
|2     |  my_alu              |ALU              |    77|
|3     |  my_banc_registres   |banc_registres   |    35|
|4     |  my_mem_instructions |mem_instructions |    10|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52181 ; free virtual = 66116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1672.273 ; gain = 142.324 ; free physical = 52242 ; free virtual = 66177
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.273 ; gain = 500.699 ; free physical = 52257 ; free virtual = 66192
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1672.273 ; gain = 512.453 ; free physical = 52241 ; free virtual = 66176
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/cdespaux/Bureau/ProjetSysInfo/Projet/Microprocesseur/Microprocesseur.runs/synth_1/chemin_donnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chemin_donnees_utilization_synth.rpt -pb chemin_donnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1696.285 ; gain = 0.000 ; free physical = 52235 ; free virtual = 66170
INFO: [Common 17-206] Exiting Vivado at Wed May 31 14:59:11 2023...
