Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Mar 27 21:06:27 2025
| Host         : ece48 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.404        0.000                      0                  159        0.179        0.000                      0                  159        3.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.404        0.000                      0                  159        0.179        0.000                      0                  159        3.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y19         FDRE                                         r  u1/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568    12.960    u1/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  u1/counter_reg[20]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    13.185    u1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y19         FDRE                                         r  u1/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568    12.960    u1/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  u1/counter_reg[21]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    13.185    u1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.569    12.961    u1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[16]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    13.186    u1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.569    12.961    u1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[17]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    13.186    u1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.569    12.961    u1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[18]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    13.186    u1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.457%)  route 2.474ns (73.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.564     8.781    u1/sel
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.569    12.961    u1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/counter_reg[19]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    13.186    u1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.890ns (26.448%)  route 2.475ns (73.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.565     8.782    u1/sel
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.571    12.963    u1/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[12]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    13.188    u1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.890ns (26.448%)  route 2.475ns (73.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.565     8.782    u1/sel
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.571    12.963    u1/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[13]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    13.188    u1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.890ns (26.448%)  route 2.475ns (73.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.565     8.782    u1/sel
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.571    12.963    u1/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[14]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    13.188    u1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.890ns (26.448%)  route 2.475ns (73.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.749     5.417    u1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 f  u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.792    u1/counter_reg[10]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  u1/counter[0]_i_6/O
                         net (fo=2, routed)           0.415     7.332    u1/counter[0]_i_6_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.456 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.093    u1/counter[0]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  u1/counter[0]_i_2/O
                         net (fo=22, routed)          0.565     8.782    u1/sel
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.571    12.963    u1/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  u1/counter_reg[15]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    13.188    u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  4.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u3/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.244%)  route 0.128ns (40.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.497    u3/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  u3/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u3/en_reg/Q
                         net (fo=13, routed)          0.128     1.766    u4/ensignal
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  u4/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    u4/state[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  u4/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.011    u4/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  u4/state_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     1.632    u4/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.495    u4/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  u4/i_reg[0]/Q
                         net (fo=6, routed)           0.142     1.801    u4/i_reg_n_0_[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  u4/char[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u4/char[3]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  u4/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     2.010    u4/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  u4/char_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.121     1.631    u4/char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.917%)  route 0.165ns (47.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.498    u2/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u2/counter_reg[20]/Q
                         net (fo=3, routed)           0.165     1.804    u2/counter_reg[20]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  u2/dbnc_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    u2/dbnc_i_1__0_n_0
    SLICE_X39Y18         FDRE                                         r  u2/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.011    u2/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  u2/dbnc_reg/C
                         clock pessimism             -0.480     1.531    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.091     1.622    u2/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u4/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.342%)  route 0.162ns (43.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.494    u4/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  u4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.658 f  u4/i_reg[1]/Q
                         net (fo=10, routed)          0.162     1.820    u4/i_reg_n_0_[1]
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.865 r  u4/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u4/i[0]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  u4/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.009    u4/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u4/i_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.120     1.629    u4/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.498    u1/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  u1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  u1/counter_reg[20]/Q
                         net (fo=3, routed)           0.135     1.797    u1/counter_reg[20]
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  u1/dbnc_i_1/O
                         net (fo=1, routed)           0.000     1.842    u1/dbnc_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  u1/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     2.013    u1/clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  u1/dbnc_reg/C
                         clock pessimism             -0.500     1.513    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.091     1.604    u1/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u3/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.498    u3/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  u3/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  u3/counter_reg[4]/Q
                         net (fo=4, routed)           0.104     1.729    u3/counter_reg[4]
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.099     1.828 r  u3/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u3/plusOp[5]
    SLICE_X36Y17         FDRE                                         r  u3/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.012    u3/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  u3/counter_reg[5]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.092     1.590    u3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u5/t_x/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.497    u5/t_x/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  u5/t_x/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  u5/t_x/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.114     1.739    u5/t_x/state__0[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.099     1.838 r  u5/t_x/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    u5/t_x/FSM_sequential_state[1]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  u5/t_x/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.011    u5/t_x/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  u5/t_x/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.092     1.589    u5/t_x/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u3/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    u3/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  u3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  u3/counter_reg[6]/Q
                         net (fo=6, routed)           0.174     1.814    u3/counter_reg[6]
    SLICE_X36Y16         LUT5 (Prop_lut5_I2_O)        0.043     1.857 r  u3/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.857    u3/plusOp[9]
    SLICE_X36Y16         FDRE                                         r  u3/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     2.013    u3/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  u3/counter_reg[9]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.107     1.606    u3/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.502    u2/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  u2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.751    u2/counter_reg_n_0_[3]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  u2/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.859    u2/counter_reg[0]_i_3__0_n_4
    SLICE_X41Y14         FDRE                                         r  u2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    u2/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  u2/counter_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.607    u2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.502    u1/clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  u1/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.780    u1/counter_reg_n_0_[2]
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  u1/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.890    u1/counter_reg[0]_i_3_n_5
    SLICE_X42Y14         FDRE                                         r  u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    u1/clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  u1/counter_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.134     1.636    u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y14    u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y16    u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y16    u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17    u1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17    u1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17    u1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17    u1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y18    u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y18    u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    u1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    u1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    u1/counter_reg[13]/C



