{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599107728439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599107728440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 21:35:28 2020 " "Processing started: Wed Sep 02 21:35:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599107728440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107728440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copper -c copper " "Command: quartus_map --read_settings_files=on --write_settings_files=off copper -c copper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107728440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599107729645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599107729645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599107743459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107743459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/onesecondperiodpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file library/onesecondperiodpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecondPeriodPulse " "Found entity 1: OneSecondPeriodPulse" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599107743467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107743467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general27bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general27bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General27bitCounter " "Found entity 1: General27bitCounter" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599107743473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107743473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "copper " "Elaborating entity \"copper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599107743547 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR5 " "Pin \"LEDR5\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 424 664 840 440 "LEDR5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1599107743551 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR6 " "Pin \"LEDR6\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 664 840 456 "LEDR6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1599107743561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR7 " "Pin \"LEDR7\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1599107743561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR8 " "Pin \"LEDR8\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1599107743561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR9 " "Pin \"LEDR9\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 320 488 456 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK2_50 " "Pin \"CLOCK2_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK3_50 " "Pin \"CLOCK3_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK4_50 " "Pin \"CLOCK4_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1599107743562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSecondPeriodPulse OneSecondPeriodPulse:inst2 " "Elaborating entity \"OneSecondPeriodPulse\" for hierarchy \"OneSecondPeriodPulse:inst2\"" {  } { { "copper.bdf" "inst2" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 96 88 208 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599107743581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 OneSecondPeriodPulse.v(29) " "Verilog HDL assignment warning at OneSecondPeriodPulse.v(29): truncated value with size 32 to match size of target (25)" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599107743586 "|copper|OneSecondPeriodPulse:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General27bitCounter General27bitCounter:inst3 " "Elaborating entity \"General27bitCounter\" for hierarchy \"General27bitCounter:inst3\"" {  } { { "copper.bdf" "inst3" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 48 576 744 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599107743589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 General27bitCounter.v(16) " "Verilog HDL assignment warning at General27bitCounter.v(16): truncated value with size 32 to match size of target (27)" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599107743593 "|copper|General27bitCounter:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5 GND " "Pin \"LEDR5\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 424 664 840 440 "LEDR5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599107744310 "|copper|LEDR5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR6 GND " "Pin \"LEDR6\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 664 840 456 "LEDR6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599107744310 "|copper|LEDR6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599107744310 "|copper|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599107744310 "|copper|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599107744310 "|copper|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599107744310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599107744418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599107744961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599107744961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 320 488 456 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599107745058 "|copper|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599107745058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599107745060 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599107745060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599107745060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599107745060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599107745093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 21:35:45 2020 " "Processing ended: Wed Sep 02 21:35:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599107745093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599107745093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599107745093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599107745093 ""}
