
*** Running vivado
    with args -log jtag_axi_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_system_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jtag_axi_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1322.691 ; gain = 307.508 ; free physical = 72167 ; free virtual = 180489
INFO: [Synth 8-638] synthesizing module 'jtag_axi_system_ila_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/synth/jtag_axi_system_ila_0_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_3457' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/bd_3457.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_3457_g_inst_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/synth/bd_3457_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_3457_g_inst_0_gigantic_mux' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/bd_3457_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_g_inst_0_gigantic_mux' (1#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/bd_3457_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_g_inst_0' (2#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/synth/bd_3457_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_3457_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_0/synth/bd_3457_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_ila_lib_0' (48#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_0/synth/bd_3457_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_ar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_5/synth/bd_3457_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_ar_0' (50#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_5/synth/bd_3457_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_aw_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_2/synth/bd_3457_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_aw_0' (51#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_2/synth/bd_3457_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_b_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_4/synth/bd_3457_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_b_0' (52#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_4/synth/bd_3457_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_r_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_6/synth/bd_3457_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (52#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_r_0' (53#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_6/synth/bd_3457_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_w_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_3/synth/bd_3457_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (53#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_w_0' (54#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_3/synth/bd_3457_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_1_ar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_10/synth/bd_3457_slot_1_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_1_ar_0' (55#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_10/synth/bd_3457_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_1_aw_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_7/synth/bd_3457_slot_1_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_1_aw_0' (56#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_7/synth/bd_3457_slot_1_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_1_b_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_9/synth/bd_3457_slot_1_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_1_b_0' (57#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_9/synth/bd_3457_slot_1_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_1_r_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_11/synth/bd_3457_slot_1_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized2' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized2' (57#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_1_r_0' (58#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_11/synth/bd_3457_slot_1_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_1_w_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_8/synth/bd_3457_slot_1_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized3' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized3' (58#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_1_w_0' (59#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_8/synth/bd_3457_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457' (60#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/bd_3457.v:13]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_system_ila_0_0' (61#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/synth/jtag_axi_system_ila_0_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1728.773 ; gain = 713.590 ; free physical = 71757 ; free virtual = 180082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1728.773 ; gain = 713.590 ; free physical = 71757 ; free virtual = 180083
INFO: [Device 21-403] Loading part xc7z045ffv900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1889.801 ; gain = 0.004 ; free physical = 71678 ; free virtual = 180004
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71677 ; free virtual = 180003
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71677 ; free virtual = 180003
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71678 ; free virtual = 180003
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71681 ; free virtual = 180007
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71679 ; free virtual = 180005
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71677 ; free virtual = 180002
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71677 ; free virtual = 180002
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179999
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179999
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   162|
|2     |CFGLUT5  |   456|
|3     |LUT1     |    71|
|4     |LUT2     |   106|
|5     |LUT3     |   194|
|6     |LUT4     |   562|
|7     |LUT5     |   198|
|8     |LUT6     |  1723|
|9     |MUXF7    |   192|
|10    |MUXF8    |    16|
|11    |RAMB36E1 |    12|
|12    |SRL16E   |   433|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  5229|
|16    |FDSE     |    17|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 1889.801 ; gain = 874.617 ; free physical = 71673 ; free virtual = 179998
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 1893.676 ; gain = 692.480 ; free physical = 71670 ; free virtual = 179995
