<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="processor_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="processor_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="391000000fs"></ZoomStartTime>
      <ZoomEndTime time="569800001fs"></ZoomEndTime>
      <Cursor1Time time="528800000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="132"></NameColumnWidth>
      <ValueColumnWidth column_width="127"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject fp_name="/processor_testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/out_port_1" type="array">
      <obj_property name="ElementShortName">out_port_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_port_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/pcsrc" type="logic">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/memread" type="logic">
      <obj_property name="ElementShortName">memread</obj_property>
      <obj_property name="ObjectShortName">memread</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/cont/alucontrol" type="array">
      <obj_property name="ElementShortName">alucontrol[3:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/srca" type="array">
      <obj_property name="ElementShortName">srca[31:0]</obj_property>
      <obj_property name="ObjectShortName">srca[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/srcb" type="array">
      <obj_property name="ElementShortName">srcb[31:0]</obj_property>
      <obj_property name="ObjectShortName">srcb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/aluout" type="array">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/writedata" type="array">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_testbench/dut/processor1/dp/readdata" type="array">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
   </wvobject>
</wave_config>
