// Seed: 111112279
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri id_10 id_12
);
  wire id_13;
  wire id_14;
  assign id_0 = -1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    id_10,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8
);
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_2,
      id_7,
      id_2,
      id_6,
      id_2,
      id_5,
      id_7,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
