<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p540" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_540{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_540{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_540{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_540{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t5_540{left:69px;bottom:1066px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t6_540{left:69px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_540{left:69px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_540{left:69px;bottom:978px;letter-spacing:-0.09px;}
#t9_540{left:154px;bottom:978px;letter-spacing:-0.09px;}
#ta_540{left:69px;bottom:957px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#tb_540{left:69px;bottom:940px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_540{left:69px;bottom:919px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_540{left:69px;bottom:897px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_540{left:69px;bottom:848px;letter-spacing:-0.09px;}
#tf_540{left:154px;bottom:848px;letter-spacing:-0.09px;}
#tg_540{left:69px;bottom:826px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#th_540{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_540{left:69px;bottom:788px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_540{left:69px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_540{left:69px;bottom:717px;letter-spacing:-0.09px;}
#tl_540{left:154px;bottom:717px;letter-spacing:-0.09px;}
#tm_540{left:69px;bottom:696px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#tn_540{left:69px;bottom:679px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_540{left:69px;bottom:662px;}
#tp_540{left:96px;bottom:662px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tq_540{left:96px;bottom:645px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tr_540{left:96px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#ts_540{left:96px;bottom:612px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tt_540{left:96px;bottom:595px;letter-spacing:-0.15px;}
#tu_540{left:69px;bottom:578px;}
#tv_540{left:96px;bottom:578px;letter-spacing:-0.16px;word-spacing:-0.19px;}
#tw_540{left:96px;bottom:561px;letter-spacing:-0.14px;}
#tx_540{left:96px;bottom:545px;letter-spacing:-0.15px;word-spacing:0.03px;}
#ty_540{left:69px;bottom:528px;}
#tz_540{left:96px;bottom:528px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t10_540{left:96px;bottom:511px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t11_540{left:96px;bottom:494px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_540{left:69px;bottom:444px;letter-spacing:-0.09px;}
#t13_540{left:154px;bottom:444px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t14_540{left:154px;bottom:424px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t15_540{left:69px;bottom:403px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#t16_540{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t17_540{left:69px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t18_540{left:69px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t19_540{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1a_540{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1b_540{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1c_540{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_540{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1e_540{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_540{left:69px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1g_540{left:69px;bottom:205px;letter-spacing:-0.13px;word-spacing:-0.47px;}

.s1_540{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_540{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_540{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_540{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts540" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg540Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg540" style="-webkit-user-select: none;"><object width="935" height="1210" data="540/540.svg" type="image/svg+xml" id="pdf540" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_540" class="t s1_540">2-16 </span><span id="t2_540" class="t s1_540">Vol. 2A </span>
<span id="t3_540" class="t s2_540">INSTRUCTION FORMAT </span>
<span id="t4_540" class="t s3_540">This bit is present in both 2- and 3-byte VEX prefixes. </span>
<span id="t5_540" class="t s3_540">The usage of WRXB bits for legacy instructions is explained in detail section 2.2.1.2 of Intel 64 and IA-32 Architec- </span>
<span id="t6_540" class="t s3_540">tures Software developer’s manual, Volume 2A. </span>
<span id="t7_540" class="t s3_540">This bit is stored in bit inverted format. </span>
<span id="t8_540" class="t s4_540">2.3.5.3 </span><span id="t9_540" class="t s4_540">3-byte VEX byte 1, bit[6] - ‘X’ </span>
<span id="ta_540" class="t s3_540">Bit[6] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.X. It is an extension of the SIB Index </span>
<span id="tb_540" class="t s3_540">field in 64-bit modes. In 32-bit modes, this bit must be set to ‘1’ otherwise the instruction is LES or LDS. </span>
<span id="tc_540" class="t s3_540">This bit is available only in the 3-byte VEX prefix. </span>
<span id="td_540" class="t s3_540">This bit is stored in bit inverted format. </span>
<span id="te_540" class="t s4_540">2.3.5.4 </span><span id="tf_540" class="t s4_540">3-byte VEX byte 1, bit[5] - ‘B’ </span>
<span id="tg_540" class="t s3_540">Bit[5] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.B. In 64-bit modes, it is an extension </span>
<span id="th_540" class="t s3_540">of the ModR/M r/m field, or the SIB base field. In 32-bit modes, this bit is ignored. </span>
<span id="ti_540" class="t s3_540">This bit is available only in the 3-byte VEX prefix. </span>
<span id="tj_540" class="t s3_540">This bit is stored in bit inverted format. </span>
<span id="tk_540" class="t s4_540">2.3.5.5 </span><span id="tl_540" class="t s4_540">3-byte VEX byte 2, bit[7] - ‘W’ </span>
<span id="tm_540" class="t s3_540">Bit[7] of the 3-byte VEX byte 2 is represented by the notation VEX.W. It can provide following functions, depending </span>
<span id="tn_540" class="t s3_540">on the specific opcode. </span>
<span id="to_540" class="t s3_540">• </span><span id="tp_540" class="t s3_540">For AVX instructions that have equivalent legacy SSE instructions (typically these SSE instructions have a </span>
<span id="tq_540" class="t s3_540">general-purpose register operand with its operand size attribute promotable by REX.W), if REX.W promotes </span>
<span id="tr_540" class="t s3_540">the operand size attribute of the general-purpose register operand in legacy SSE instruction, VEX.W has same </span>
<span id="ts_540" class="t s3_540">meaning in the corresponding AVX equivalent form. In 32-bit modes for these instructions, VEX.W is silently </span>
<span id="tt_540" class="t s3_540">ignored. </span>
<span id="tu_540" class="t s3_540">• </span><span id="tv_540" class="t s3_540">For AVX instructions that have equivalent legacy SSE instructions (typically these SSE instructions have oper- </span>
<span id="tw_540" class="t s3_540">ands with their operand size attribute fixed and not promotable by REX.W), if REX.W is don’t care in legacy </span>
<span id="tx_540" class="t s3_540">SSE instruction, VEX.W is ignored in the corresponding AVX equivalent form irrespective of mode. </span>
<span id="ty_540" class="t s3_540">• </span><span id="tz_540" class="t s3_540">For new AVX instructions where VEX.W has no defined function (typically these meant the combination of the </span>
<span id="t10_540" class="t s3_540">opcode byte and VEX.mmmmm did not have any equivalent SSE functions), VEX.W is reserved as zero and </span>
<span id="t11_540" class="t s3_540">setting to other than zero will cause instruction to #UD. </span>
<span id="t12_540" class="t s4_540">2.3.5.6 </span><span id="t13_540" class="t s4_540">2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- ‘vvvv’ the Source or Dest </span>
<span id="t14_540" class="t s4_540">Register Specifier </span>
<span id="t15_540" class="t s3_540">In 32-bit mode the VEX first byte C4 and C5 alias onto the LES and LDS instructions. To maintain compatibility with </span>
<span id="t16_540" class="t s3_540">existing programs the VEX 2nd byte, bits [7:6] must be 11b. To achieve this, the VEX payload bits are selected to </span>
<span id="t17_540" class="t s3_540">place only inverted, 64-bit valid fields (extended register selectors) in these upper bits. </span>
<span id="t18_540" class="t s3_540">The 2-byte VEX Byte 1, bits [6:3] and the 3-byte VEX, Byte 2, bits [6:3] encode a field (shorthand VEX.vvvv) that </span>
<span id="t19_540" class="t s3_540">for instructions with 2 or more source registers and an XMM or YMM or memory destination encodes the first source </span>
<span id="t1a_540" class="t s3_540">register specifier stored in inverted (1’s complement) form. </span>
<span id="t1b_540" class="t s3_540">VEX.vvvv is not used by the instructions with one source (except certain shifts, see below) or on instructions with </span>
<span id="t1c_540" class="t s3_540">no XMM or YMM or memory destination. If an instruction does not use VEX.vvvv then it should be set to 1111b </span>
<span id="t1d_540" class="t s3_540">otherwise instruction will #UD. </span>
<span id="t1e_540" class="t s3_540">In 64-bit mode all 4 bits may be used. See Table 2-8 for the encoding of the XMM or YMM registers. In 32-bit and </span>
<span id="t1f_540" class="t s3_540">16-bit modes bit 6 must be 1 (if bit 6 is not 1, the 2-byte VEX version will generate LDS instruction and the 3-byte </span>
<span id="t1g_540" class="t s3_540">VEX version will ignore this bit). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
