0.7
2020.2
Nov 18 2020
09:47:47
C:/FPGAProjects/VGAUnsalan/VGAUnsalan.sim/sim_1/impl/timing/xsim/VGA_top_module_time_impl.v,1652518930,verilog,,,,VGA_module;VGA_top_module;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;dist_mem_gen_0;dist_mem_gen_0_dist_mem_gen_v8_0_13;dist_mem_gen_0_dist_mem_gen_v8_0_13_synth;dist_mem_gen_0_rom;glbl,,,../../../../../VGAUnsalan.gen/sources_1/ip/clk_wiz_0,,,,,
