{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731391768341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391768341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:09:28 2024 " "Processing started: Tue Nov 12 00:09:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391768341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391768341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica_10 -c Practica_10 " "Command: quartus_sta Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391768341 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731391768412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731391768518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731391768518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768551 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731391768688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica_10.sdc " "Synopsys Design Constraints File file not found: 'Practica_10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731391768724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk " "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk " "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\] " "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391768732 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391768732 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391768738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391768738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391768741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391768742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731391768743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731391768749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391768844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391768844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.551 " "Worst-case setup slack is -112.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.551           -4211.043 i_FPGA_clk  " " -112.551           -4211.043 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.234            -377.742 CLK_DIV:c_P10_CLK\|clk  " "   -6.234            -377.742 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.879            -247.239 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -5.879            -247.239 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.414            -130.053 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -4.414            -130.053 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.096            -154.999 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -4.096            -154.999 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149             -74.569 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -3.149             -74.569 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855             -61.253 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.855             -61.253 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -14.087 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.333             -14.087 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202              -2.202 i_VEL\[0\]  " "   -2.202              -2.202 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.432               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.432               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.452               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.452               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.452               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.585               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 i_FPGA_clk  " "    0.716               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.535               0.000 i_VEL\[0\]  " "    1.535               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.199 " "Worst-case recovery slack is -2.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199              -2.199 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.199              -2.199 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073            -144.256 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -2.073            -144.256 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.757 " "Worst-case removal slack is 1.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.757               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.757               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.508               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.508               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391768863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391768863 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731391773959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731391773975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731391774226 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391774331 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391774331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391774332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391774348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391774348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.346 " "Worst-case setup slack is -102.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.346           -3824.588 i_FPGA_clk  " " -102.346           -3824.588 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.636            -348.564 CLK_DIV:c_P10_CLK\|clk  " "   -5.636            -348.564 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.402            -222.904 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -5.402            -222.904 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.988            -116.051 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -3.988            -116.051 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.769            -141.750 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -3.769            -141.750 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778             -64.900 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -2.778             -64.900 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598             -56.598 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.598             -56.598 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.087             -12.668 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.087             -12.668 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009              -2.009 i_VEL\[0\]  " "   -2.009              -2.009 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391774353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.381               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.382               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.400               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.401               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.401               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.402               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.525               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 i_FPGA_clk  " "    0.666               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.499               0.000 i_VEL\[0\]  " "    1.499               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391774363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.025 " "Worst-case recovery slack is -2.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.025              -2.025 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.025              -2.025 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895            -130.565 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.895            -130.565 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391774368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.640 " "Worst-case removal slack is 1.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.640               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.304               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.304               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391774374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -144.257 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -144.257 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391774379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391774379 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731391779713 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391779812 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391779812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391779813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391779818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391779818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.766 " "Worst-case setup slack is -49.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.766           -1776.254 i_FPGA_clk  " "  -49.766           -1776.254 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063            -113.606 CLK_DIV:c_P10_CLK\|clk  " "   -2.063            -113.606 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859             -57.302 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.859             -57.302 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276             -29.036 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.276             -29.036 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236             -42.681 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.236             -42.681 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843             -13.111 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -0.843             -13.111 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659             -13.104 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.659             -13.104 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -0.632 i_VEL\[0\]  " "   -0.632              -0.632 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.102 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -0.419              -1.102 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391779826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.178               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.178               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.181               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.186               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.186               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.243               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 i_FPGA_clk  " "    0.264               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 i_VEL\[0\]  " "    0.589               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391779843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.429 " "Worst-case recovery slack is -0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -0.429 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.429              -0.429 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408             -24.428 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -0.408             -24.428 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391779852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.760 " "Worst-case removal slack is 0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.760               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    1.032               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391779861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -180.989 i_FPGA_clk  " "   -3.000            -180.989 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk  " "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391779870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391779870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731391785440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731391785440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391785564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:09:45 2024 " "Processing ended: Tue Nov 12 00:09:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391785564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391785564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391785564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731391785564 ""}
