{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750093160584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750093160584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 13:59:20 2025 " "Processing started: Mon Jun 16 13:59:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750093160584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750093160584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750093160584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1750093160684 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750093160880 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750093160902 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750093160902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1750093161297 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.SDC " "Reading SDC File: 'DE2_115.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1750093161376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1750093161376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1750093161376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750093161407 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " "create_clock -period 1.000 -name datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750093161407 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750093161407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750093161425 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1750093161439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1750093161441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750093163828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750093163828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.059 " "Worst-case setup slack is -15.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093163832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093163832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.059          -54413.083 KEY\[0\]  " "  -15.059          -54413.083 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093163832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.727              -3.727 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -3.727              -3.727 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093163832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093163832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.973 " "Worst-case hold slack is -1.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973              -3.907 KEY\[0\]  " "   -1.973              -3.907 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.977               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    2.977               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093164057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.109 " "Worst-case recovery slack is -4.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.109              -4.109 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -4.109              -4.109 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.929 " "Worst-case removal slack is -0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929              -0.929 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -0.929              -0.929 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5317.760 KEY\[0\]  " "   -3.000           -5317.760 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    0.446               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093164064 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750093165677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1750093165708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1750093166745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750093166960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750093167542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750093167542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.780 " "Worst-case setup slack is -13.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.780          -49591.307 KEY\[0\]  " "  -13.780          -49591.307 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.339              -3.339 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -3.339              -3.339 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093167550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.819 " "Worst-case hold slack is -1.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819              -3.604 KEY\[0\]  " "   -1.819              -3.604 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    2.741               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093167784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.663 " "Worst-case recovery slack is -3.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663              -3.663 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -3.663              -3.663 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.848 " "Worst-case removal slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -0.848 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -0.848              -0.848 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093167793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5317.760 KEY\[0\]  " "   -3.000           -5317.760 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    0.427               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093167805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093167805 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750093169331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750093169565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750093169769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750093169769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.983 " "Worst-case setup slack is -6.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093169794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093169794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.983          -24739.590 KEY\[0\]  " "   -6.983          -24739.590 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093169794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.037              -2.037 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -2.037              -2.037 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093169794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093169794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.376 " "Worst-case hold slack is -1.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376              -3.069 KEY\[0\]  " "   -1.376              -3.069 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.143               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    2.143               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093170029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.269 " "Worst-case recovery slack is -2.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269              -2.269 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -2.269              -2.269 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093170038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.428 " "Worst-case removal slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -0.428 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "   -0.428              -0.428 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093170039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4998.613 KEY\[0\]  " "   -3.000           -4998.613 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]  " "    0.398               0.000 datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750093170047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750093170047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750093171860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750093171860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750093172001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 13:59:32 2025 " "Processing ended: Mon Jun 16 13:59:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750093172001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750093172001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750093172001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750093172001 ""}
