Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Feb  7 14:17:48 2026
| Host         : ChristopherWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_byte_tx_timing_summary_routed.rpt -pb uart_byte_tx_timing_summary_routed.pb -rpx uart_byte_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_byte_tx
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (9)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  123          inf        0.000                      0                  123           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 3.645ns (56.821%)  route 2.770ns (43.179%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDPE                         0.000     0.000 r  uart_tx_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  uart_tx_reg/Q
                         net (fo=1, routed)           2.770     3.149    uart_tx_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.266     6.414 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.414    uart_tx
    M15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 3.671ns (61.581%)  route 2.290ns (38.419%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg/Q
                         net (fo=2, routed)           2.290     2.669    led_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.292     5.961 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.961    led
    M22                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_cnt_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.478ns (29.583%)  route 3.517ns (70.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.279     4.995    delay_cnt[25]_i_2_n_0
    SLICE_X0Y100         FDCE                                         f  delay_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            en_baud_cnt_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.478ns (29.583%)  route 3.517ns (70.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.279     4.995    delay_cnt[25]_i_2_n_0
    SLICE_X0Y100         FDCE                                         f  en_baud_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.478ns (29.583%)  route 3.517ns (70.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.279     4.995    delay_cnt[25]_i_2_n_0
    SLICE_X0Y100         FDCE                                         f  led_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bit_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 1.478ns (29.605%)  route 3.513ns (70.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.275     4.991    delay_cnt[25]_i_2_n_0
    SLICE_X1Y100         FDCE                                         f  bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bit_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 1.478ns (29.605%)  route 3.513ns (70.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.275     4.991    delay_cnt[25]_i_2_n_0
    SLICE_X1Y100         FDCE                                         f  bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bit_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 1.478ns (29.605%)  route 3.513ns (70.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.275     4.991    delay_cnt[25]_i_2_n_0
    SLICE_X1Y100         FDCE                                         f  bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            r_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 1.478ns (30.242%)  route 3.408ns (69.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.170     4.886    delay_cnt[25]_i_2_n_0
    SLICE_X0Y101         FDCE                                         f  r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bit_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 1.478ns (30.266%)  route 3.405ns (69.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.238     3.611    reset_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.105     3.716 f  delay_cnt[25]_i_2/O
                         net (fo=54, routed)          1.166     4.882    delay_cnt[25]_i_2_n_0
    SLICE_X1Y101         FDCE                                         f  bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.018%)  route 0.119ns (38.982%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_cnt_reg[1]/Q
                         net (fo=8, routed)           0.119     0.260    bit_cnt_reg_n_0_[1]
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  led_i_1/O
                         net (fo=1, routed)           0.000     0.305    led_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.227ns (58.493%)  route 0.161ns (41.507%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.161     0.289    bit_cnt_reg_n_0_[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.099     0.388 r  uart_tx_i_2/O
                         net (fo=1, routed)           0.000     0.388    uart_tx_i_2_n_0
    SLICE_X0Y102         FDPE                                         r  uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_baud_cnt_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            en_baud_cnt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.230ns (57.964%)  route 0.167ns (42.036%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  en_baud_cnt_reg/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  en_baud_cnt_reg/Q
                         net (fo=5, routed)           0.167     0.295    en_baud_cnt_reg_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.102     0.397 r  en_baud_cnt_i_1/O
                         net (fo=1, routed)           0.000     0.397    en_baud_cnt_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  en_baud_cnt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.227ns (56.059%)  route 0.178ns (43.941%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.178     0.306    bit_cnt_reg_n_0_[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.099     0.405 r  bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    bit_cnt[1]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.230ns (56.382%)  route 0.178ns (43.618%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.178     0.306    bit_cnt_reg_n_0_[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.102     0.408 r  bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.408    bit_cnt[3]_i_2_n_0
    SLICE_X1Y100         FDCE                                         r  bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.253%)  route 0.225ns (54.747%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_cnt_reg[1]/Q
                         net (fo=8, routed)           0.225     0.366    bit_cnt_reg_n_0_[1]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.411 r  bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.411    bit_cnt[2]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.189ns (45.190%)  route 0.229ns (54.810%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE                         0.000     0.000 r  bit_cnt_reg[0]/C
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bit_cnt_reg[0]/Q
                         net (fo=9, routed)           0.116     0.257    bit_cnt_reg_n_0_[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.048     0.305 r  bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.114     0.418    bit_cnt[0]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.227ns (45.029%)  route 0.277ns (54.971%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  bit_cnt_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.164     0.292    bit_cnt_reg_n_0_[3]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.099     0.391 r  uart_tx_i_1/O
                         net (fo=1, routed)           0.113     0.504    uart_tx_i_1_n_0
    SLICE_X0Y102         FDPE                                         r  uart_tx_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            r_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.267ns (47.761%)  route 0.292ns (52.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    G22                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.292     0.558    data_IBUF[0]
    SLICE_X0Y101         FDCE                                         r  r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_div_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            baud_div_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.360ns (61.961%)  route 0.221ns (38.039%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  baud_div_cnt_reg[11]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  baud_div_cnt_reg[11]/Q
                         net (fo=3, routed)           0.062     0.203    baud_div_cnt_reg_n_0_[11]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.314 r  baud_div_cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.473    baud_div_cnt_reg[12]_i_2_n_5
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.108     0.581 r  baud_div_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.581    p_0_in[11]
    SLICE_X0Y104         FDCE                                         r  baud_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------





