0.6
2017.4
Dec 15 2017
21:07:18
G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v,1576745964,verilog,,,,sim_vga,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1576072120,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA_clk_wiz.v,,blk_mem_gen_0,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.v,1576846701,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v,,clk_VGA,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA_clk_wiz.v,1576846701,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.v,,clk_VGA_clk_wiz,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v,1576909968,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v,,clkdiv,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v,1576851347,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v,,seg,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v,1576850062,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v,,vga,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v,1577013954,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v,,vgaRGB,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v,1576938833,verilog,,G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v,,vgaSync,,,../../../../VGA2.srcs/sources_1/ip/clk_VGA,,,,,
