INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_3/lab3_zad_6_3.srcs/sources_1/new/fsm_dod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_dod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_3/lab3_zad_6_3.srcs/sources_1/new/load_from_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_from_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_3/lab3_zad_6_3.srcs/sources_1/new/save_to_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_to_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_3/lab3_zad_6_3.srcs/sources_1/new/tb_fsm_dod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsm_dod
