Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb  2 15:49:41 2025
| Host         : LAPTOP-OHSN7K8C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rete_di_interconnesione_on_board_timing_summary_routed.rpt -pb rete_di_interconnesione_on_board_timing_summary_routed.pb -rpx rete_di_interconnesione_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : rete_di_interconnesione_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     cu1/reg_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     cu1/reg_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu1/reg_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     cu1/reg_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27     cu1/reg_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27     cu1/reg_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     cu1/reg_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     cu1/reg_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     cu1/reg_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu1/reg_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu1/reg_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu1/reg_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu1/reg_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     cu1/reg_value_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     cu1/reg_value_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu1/reg_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu1/reg_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu1/reg_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu1/reg_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     cu1/reg_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     cu1/reg_value_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     cu1/reg_value_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value6_in[1]
                            (input port)
  Destination:            value4_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.203ns  (logic 5.331ns (40.380%)  route 7.871ns (59.620%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  value6_in[1] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  value6_in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.309     5.253    cu1/value6_in_IBUF[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     5.377 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.377    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     5.589 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.882     6.471    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.325     6.796 r  cu1/value4_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.680     9.477    value4_out_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.726    13.203 r  value4_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.203    value4_out[3]
    H17                                                               r  value4_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[1]
                            (input port)
  Destination:            value4_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.881ns  (logic 5.112ns (39.689%)  route 7.769ns (60.311%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  value6_in[1] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  value6_in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.309     5.253    cu1/value6_in_IBUF[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     5.377 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.377    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     5.589 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.882     6.471    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.299     6.770 r  cu1/value4_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     9.348    value4_out_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.881 r  value4_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.881    value4_out[1]
    J13                                                               r  value4_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[1]
                            (input port)
  Destination:            value4_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 5.122ns (40.052%)  route 7.667ns (59.948%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  value6_in[1] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  value6_in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.309     5.253    cu1/value6_in_IBUF[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     5.377 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.377    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     5.589 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.097     6.686    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.299     6.985 r  cu1/value4_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.261     9.246    value4_out_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.789 r  value4_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.789    value4_out[2]
    K15                                                               r  value4_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[1]
                            (input port)
  Destination:            value4_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.418ns  (logic 5.341ns (43.013%)  route 7.077ns (56.987%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  value6_in[1] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  value6_in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.309     5.253    cu1/value6_in_IBUF[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     5.377 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.377    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     5.589 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.097     6.686    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.327     7.013 r  cu1/value4_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.684    value4_out_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.734    12.418 r  value4_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.418    value4_out[0]
    N14                                                               r  value4_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value6_in[5]
                            (input port)
  Destination:            value4_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.620ns (60.971%)  route 1.037ns (39.029%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  value6_in[5] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  value6_in_IBUF[5]_inst/O
                         net (fo=4, routed)           0.700     0.977    cu1/value6_in_IBUF[5]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.049     1.026 r  cu1/value4_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.363    value4_out_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.294     2.657 r  value4_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.657    value4_out[0]
    N14                                                               r  value4_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[5]
                            (input port)
  Destination:            value4_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.566ns (54.849%)  route 1.289ns (45.151%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  value6_in[5] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  value6_in_IBUF[5]_inst/O
                         net (fo=4, routed)           0.700     0.977    cu1/value6_in_IBUF[5]
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.022 r  cu1/value4_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.589     1.611    value4_out_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.854 r  value4_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.854    value4_out[2]
    K15                                                               r  value4_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[3]
                            (input port)
  Destination:            value4_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.528ns (50.875%)  route 1.475ns (49.125%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  value6_in[3] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  value6_in_IBUF[3]_inst/O
                         net (fo=4, routed)           0.778     1.027    cu1/value6_in_IBUF[3]
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.072 r  cu1/value4_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.769    value4_out_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.003 r  value4_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.003    value4_out[1]
    J13                                                               r  value4_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value6_in[3]
                            (input port)
  Destination:            value4_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.580ns (50.558%)  route 1.545ns (49.442%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  value6_in[3] (IN)
                         net (fo=0)                   0.000     0.000    value6_in[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  value6_in_IBUF[3]_inst/O
                         net (fo=4, routed)           0.778     1.027    cu1/value6_in_IBUF[3]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.044     1.071 r  cu1/value4_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.767     1.838    value4_out_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.287     3.125 r  value4_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.125    value4_out[3]
    H17                                                               r  value4_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu1/reg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.807ns  (logic 4.986ns (50.844%)  route 4.821ns (49.156%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.178    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  cu1/reg_value_reg[4]/Q
                         net (fo=1, routed)           1.258     6.855    cu1/cu_value[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.299     7.154 r  cu1/value4_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.154    cu1/ri/mux/u2
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.882     8.253    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.325     8.578 r  cu1/value4_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.680    11.258    value4_out_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.726    14.985 r  value4_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.985    value4_out[3]
    H17                                                               r  value4_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.767ns (50.260%)  route 4.718ns (49.740%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.178    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  cu1/reg_value_reg[4]/Q
                         net (fo=1, routed)           1.258     6.855    cu1/cu_value[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.299     7.154 r  cu1/value4_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.154    cu1/ri/mux/u2
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.882     8.253    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.299     8.552 r  cu1/value4_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577    11.130    value4_out_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.533    14.663 r  value4_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.663    value4_out[1]
    J13                                                               r  value4_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 4.777ns (50.858%)  route 4.616ns (49.142%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.178    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  cu1/reg_value_reg[4]/Q
                         net (fo=1, routed)           1.258     6.855    cu1/cu_value[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.299     7.154 r  cu1/value4_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.154    cu1/ri/mux/u2
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.097     8.468    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.299     8.767 r  cu1/value4_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.261    11.028    value4_out_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.571 r  value4_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.571    value4_out[2]
    K15                                                               r  value4_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 4.996ns (55.377%)  route 4.026ns (44.623%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.178    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  cu1/reg_value_reg[4]/Q
                         net (fo=1, routed)           1.258     6.855    cu1/cu_value[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.299     7.154 r  cu1/value4_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.154    cu1/ri/mux/u2
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.097     8.468    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.327     8.795 r  cu1/value4_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.466    value4_out_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.734    14.200 r  value4_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.200    value4_out[0]
    N14                                                               r  value4_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu1/reg_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.690ns (69.168%)  route 0.753ns (30.832%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.500    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  cu1/reg_value_reg[9]/Q
                         net (fo=1, routed)           0.086     1.715    cu1/cu_value[9]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.098     1.813 r  cu1/value4_out_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.813    cu1/ri/mux/u1
    SLICE_X1Y27          MUXF7 (Prop_muxf7_I0_O)      0.062     1.875 r  cu1/value4_out_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.330     2.205    cu1/ri/mux/mux_4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.108     2.313 r  cu1/value4_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.650    value4_out_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.294     3.944 r  value4_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.944    value4_out[0]
    N14                                                               r  value4_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.640ns (61.995%)  route 1.005ns (38.005%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.500    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  cu1/reg_value_reg[9]/Q
                         net (fo=1, routed)           0.086     1.715    cu1/cu_value[9]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.098     1.813 r  cu1/value4_out_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.813    cu1/ri/mux/u1
    SLICE_X1Y27          MUXF7 (Prop_muxf7_I0_O)      0.062     1.875 r  cu1/value4_out_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.330     2.205    cu1/ri/mux/mux_4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.108     2.313 r  cu1/value4_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.902    value4_out_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.244     4.145 r  value4_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.145    value4_out[2]
    K15                                                               r  value4_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.590ns (59.467%)  route 1.084ns (40.533%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.500    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu1/reg_value_reg[2]/Q
                         net (fo=1, routed)           0.053     1.694    cu1/cu_value[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.739    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.062     1.801 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.333     2.135    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.108     2.243 r  cu1/value4_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.940    value4_out_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.234     4.174 r  value4_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.174    value4_out[1]
    J13                                                               r  value4_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu1/reg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value4_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.644ns (58.767%)  route 1.153ns (41.233%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.500    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu1/reg_value_reg[2]/Q
                         net (fo=1, routed)           0.053     1.694    cu1/cu_value[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  cu1/value4_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.739    cu1/ri/mux/y0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I0_O)      0.062     1.801 r  cu1/value4_out_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.333     2.135    cu1/ri/mux/mux_4/y
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.109     2.244 r  cu1/value4_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.767     3.011    value4_out_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.287     4.298 r  value4_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.298    value4_out[3]
    H17                                                               r  value4_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.852ns  (logic 1.588ns (41.236%)  route 2.264ns (58.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.868     3.852    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  cu1/reg_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.510     4.882    cu1/clock
    SLICE_X1Y28          FDRE                                         r  cu1/reg_value_reg[10]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.852ns  (logic 1.588ns (41.236%)  route 2.264ns (58.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.868     3.852    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  cu1/reg_value_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.510     4.882    cu1/clock
    SLICE_X1Y28          FDRE                                         r  cu1/reg_value_reg[12]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.588ns (44.229%)  route 2.003ns (55.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.607     3.591    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[14]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.588ns (44.229%)  route 2.003ns (55.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.607     3.591    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[15]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.588ns (44.229%)  route 2.003ns (55.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.607     3.591    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[8]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.588ns (44.229%)  route 2.003ns (55.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.607     3.591    cu1/reg_value[8]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.402ns  (logic 1.588ns (46.690%)  route 1.814ns (53.310%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           1.396     2.860    cu1/E[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     2.984 r  cu1/reg_value[8]_i_1/O
                         net (fo=7, routed)           0.418     3.402    cu1/reg_value[8]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cu1/reg_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X0Y27          FDRE                                         r  cu1/reg_value_reg[11]/C

Slack:                    inf
  Source:                 value8_in[7]
                            (input port)
  Destination:            cu1/reg_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 1.491ns (46.870%)  route 1.690ns (53.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  value8_in[7] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[7]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  value8_in_IBUF[7]_inst/O
                         net (fo=2, routed)           1.690     3.181    cu1/D[0]
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[15]/C

Slack:                    inf
  Source:                 value8_in[1]
                            (input port)
  Destination:            cu1/reg_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.482ns (47.894%)  route 1.612ns (52.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  value8_in[1] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  value8_in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.612     3.094    cu1/D[6]
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508     4.880    cu1/clock
    SLICE_X1Y27          FDRE                                         r  cu1/reg_value_reg[9]/C

Slack:                    inf
  Source:                 value8_in[7]
                            (input port)
  Destination:            cu1/reg_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.077ns  (logic 1.491ns (48.449%)  route 1.586ns (51.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  value8_in[7] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[7]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  value8_in_IBUF[7]_inst/O
                         net (fo=2, routed)           1.586     3.077    cu1/D[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.510     4.882    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[0]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[1]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[2]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[3]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[5]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[6]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu1/reg_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.899%)  route 0.350ns (60.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  load_first_part_IBUF_inst/O
                         net (fo=9, routed)           0.350     0.583    cu1/E[0]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[7]/C

Slack:                    inf
  Source:                 value8_in[3]
                            (input port)
  Destination:            cu1/reg_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.242ns (39.308%)  route 0.374ns (60.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  value8_in[3] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  value8_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.374     0.615    cu1/D[4]
    SLICE_X0Y27          FDRE                                         r  cu1/reg_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     2.013    cu1/clock
    SLICE_X0Y27          FDRE                                         r  cu1/reg_value_reg[11]/C

Slack:                    inf
  Source:                 value8_in[4]
                            (input port)
  Destination:            cu1/reg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.237ns (34.839%)  route 0.443ns (65.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  value8_in[4] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[4]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  value8_in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.443     0.679    cu1/D[3]
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     2.014    cu1/clock
    SLICE_X0Y28          FDRE                                         r  cu1/reg_value_reg[4]/C





