#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  4 22:32:08 2024
# Process ID: 29636
# Current directory: D:/Vivado/NCKH/ascon_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18924 D:\Vivado\NCKH\ascon_test\ascon_test.xpr
# Log file: D:/Vivado/NCKH/ascon_test/vivado.log
# Journal file: D:/Vivado/NCKH/ascon_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/NCKH/ascon_test/ascon_test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/NCKH/ascon_test/ascon_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.633 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/Vivado/NCKH/ascon_test/ascon_test.srcs/sources_1/new/ascon_update.sv w ]
add_files D:/Vivado/NCKH/ascon_test/ascon_test.srcs/sources_1/new/ascon_update.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/NCKH/ascon_test/ascon_test.srcs/sim_1/new/ascon_update_tb.sv w ]
add_files -fileset sim_1 D:/Vivado/NCKH/ascon_test/ascon_test.srcs/sim_1/new/ascon_update_tb.sv
update_compile_order -fileset sim_1
set_property top ascon_update_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ascon_update [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1413.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1493.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1632.773 ; gain = 490.141
