# Digital Logic - Academic Simulations

A repository of VHDL & Verilog circuits for academic purposes!

![](https://github.com/sabneet95/Digital-Logic/blob/master/simulation.jpg)

â†’ `Domain-specific code! Will not work on its own but can be modified for other projects.`

## Requirements

[ModelSim (Optional)](https://www.mentor.com/products/fv/modelsim/)

## Build Tested

Microsoft Excel
* Version: 16.0.13714.20000 64-bit
* OS: Windows_NT x64 10.0.19042
* Memory: 1981M
* Cores: 8

## Usage

1)	Open the project in **Microsoft Excel** > under the Developer tab _run_ the VBA Macro as desired

```VBA

Function Col_lett(ByVal ColumnNumber As Integer)
Col_lett = Replace(Replace(Cells(1, ColumnNumber).Address, "1", ""), "$", "")
End Function
Sub Weather()
Dim Width As Single, Height As Single, NumWide As Long

.
..
...

```

## Contributing

Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

Please make sure to update tests as appropriate.


## License
[MIT](https://choosealicense.com/licenses/mit/)
