                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               6.708 (149.076 MHz)  

Setup Slack Path Summary

               Data                                                                                             Data
       Setup   Path   Source    Dest.                                                                           End 
Index  Slack   Delay   Clock    Clock                 Data Start Pin                       Data End Pin         Edge
-----  ------  -----  -------  -------  -------------------------------------------  -------------------------  ----
  1    -2.708  5.325  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(3)/clk  debug_column(7)            Rise
  2    -2.705  5.322  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(2)/clk  debug_column(7)            Rise
  3    -2.525  5.142  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(1)/clk  debug_column(7)            Rise
  4    -2.475  6.379  i_clock  i_clock  reg_f_state(3)/clk                           u_flow/reg_p22(12)/datain  Rise
  5    -2.452  6.356  i_clock  i_clock  reg_f_state(2)/clk                           u_flow/reg_p22(12)/datain  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
