#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 22 16:54:06 2024
# Process ID: 10002
# Current directory: /root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/bd_fc5c_iomodule_0_0_synth_1
# Command line: vivado -log bd_fc5c_iomodule_0_0.vds -mode batch -messageDb vivado.pb -notrace -source bd_fc5c_iomodule_0_0.tcl
# Log file: /root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/bd_fc5c_iomodule_0_0_synth_1/bd_fc5c_iomodule_0_0.vds
# Journal file: /root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/bd_fc5c_iomodule_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_fc5c_iomodule_0_0.tcl -notrace
Command: synth_design -top bd_fc5c_iomodule_0_0 -part xc7k420tffg1156-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1190.730 ; gain = 215.398 ; free physical = 1547 ; free virtual = 10146
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_iomodule_0_0' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_iomodule_0_0.vhd:94]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 1 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:95' bound to instance 'U0' of component 'iomodule' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_iomodule_0_0.vhd:294]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:286]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 1 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:569]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:597]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:628]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (1#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 1 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:92' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:284]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 1 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 1 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmit' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:89' bound to instance 'UART_TX_I1' of component 'UART_Transmit' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:586]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:116]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'DIV16_SRL16E' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:180]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (2#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:195]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:247]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:247]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'MUX_F5_1' to cell 'MUXF5' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:329]
INFO: [Synth 8-113] binding component instance 'MUX_F5_2' to cell 'MUXF5' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:336]
INFO: [Synth 8-113] binding component instance 'MUXF6_I' to cell 'MUXF6' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (3#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:116]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receive' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:89' bound to instance 'UART_RX_I1' of component 'UART_Receive' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:613]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:117]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:160]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'Mid_Start_Bit_SRL16' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (3#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'Delay_16' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:270]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized3' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized3' (3#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'First_Bit_I' to cell 'FDSE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:369]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (4#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:117]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'UART_FIT_I' of component 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:650]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (5#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (5#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (6#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Uart_Control_Status' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:90' bound to instance 'Uart_Control_Status_I1' of component 'Uart_Control_Status' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:693]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:120]
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (7#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:120]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I1' of component 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 14 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 14 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (7#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 12 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized2' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 12 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized2' (7#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 37 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized3' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 37 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRLC16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:167' bound to instance 'SRLC16E_1' of component 'XIL_SRLC16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:241]
INFO: [Synth 8-638] synthesizing module 'XIL_SRLC16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16CE_I1' to cell 'SRLC16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRLC16E' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRLC16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:167' bound to instance 'SRLC16E_I' of component 'XIL_SRLC16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:259]
INFO: [Synth 8-638] synthesizing module 'XIL_SRLC16E__parameterized1' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16CE_I1' to cell 'SRLC16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRLC16E__parameterized1' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_n' of component 'XIL_SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:278]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized9' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized9' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized3' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I2' of component 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:744]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized3' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized3' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I3' of component 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:759]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized5' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized5' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I4' of component 'FIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:774]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized7' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized7' (8#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I1' of component 'PIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:804]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (9#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I2' of component 'PIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:834]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I3' of component 'PIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:864]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I4' of component 'PIT_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:894]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I1' of component 'GPO_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:913]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (10#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I2' of component 'GPO_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:925]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I3' of component 'GPO_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:937]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I4' of component 'GPO_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I1' of component 'GPI_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (11#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I2' of component 'GPI_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:979]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I3' of component 'GPI_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:994]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I4' of component 'GPI_Module' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:1009]
	Parameter C_INTC_ENABLED bound to: 65542 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:91' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:126]
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 65542 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:312]
WARNING: [Synth 8-5827] expecting unsigned expression [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:352]
WARNING: [Synth 8-5827] expecting unsigned expression [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:352]
WARNING: [Synth 8-5827] expecting unsigned expression [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:352]
WARNING: [Synth 8-5827] expecting unsigned expression [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:352]
INFO: [Synth 8-226] default block is never used [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:365]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
WARNING: [Synth 8-3936] Found unconnected internal register 'Using_Fast.fast_ack_reg' and it is trimmed from '32' to '17' bits. [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (12#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (13#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (14#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_iomodule_0_0' (15#1) [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_iomodule_0_0.vhd:94]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[2]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[9]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[10]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[11]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[12]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[13]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[14]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[15]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[16]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[17]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[18]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[19]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[20]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[21]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[22]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[23]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[24]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[25]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[26]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[27]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[28]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[29]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[30]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design XIL_SRL16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design Divide_part__parameterized0 has unconnected port Rst
WARNING: [Synth 8-3331] design Divide_part has unconnected port Rst
WARNING: [Synth 8-3331] design Uart_Control_Status has unconnected port RX_Parity_Error
WARNING: [Synth 8-3331] design XIL_SRL16E__parameterized3 has unconnected port Config_Reset
WARNING: [Synth 8-3331] design XIL_SRL16E__parameterized1 has unconnected port Config_Reset
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[31]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[30]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[29]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[28]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[27]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[26]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[25]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[24]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[23]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[22]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[21]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[20]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[19]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[18]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[17]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[15]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[14]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[13]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[12]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[11]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[10]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[9]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[8]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[7]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[6]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[5]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[4]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[3]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[0]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[31]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[30]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[29]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[28]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[27]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[26]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[25]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[24]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[23]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[22]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[21]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[20]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[19]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[18]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[17]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[0]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port Clk
WARNING: [Synth 8-3331] design GPI_Module has unconnected port Reset
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI_Read
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[31]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[30]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[29]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[28]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[27]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[26]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[25]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[24]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[23]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[22]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[21]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[20]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[19]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[18]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[17]
WARNING: [Synth 8-3331] design GPI_Module has unconnected port GPI[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1233.176 ; gain = 257.844 ; free physical = 1501 ; free virtual = 10101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1233.176 ; gain = 257.844 ; free physical = 1501 ; free virtual = 10101
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/bd_fc5c_iomodule_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/bd_fc5c_iomodule_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDR => FDRE: 32 instances
  MUXCY_L => MUXCY: 2 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1589.641 ; gain = 0.004 ; free physical = 1267 ; free virtual = 9867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1256 ; free virtual = 9857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg1156-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1256 ; free virtual = 9857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1256 ; free virtual = 9857
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fast_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INTC_IRQ" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "byte_zeros" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_zeros" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_zeros" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_zeros" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "civar_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "civar_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1250 ; free virtual = 9850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               15 Bit    Registers := 33    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divide_part__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Divide_part__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIT_Module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module UART_Transmit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module UART_Receive 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module Uart_Control_Status 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIT_Module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1249 ; free virtual = 9850
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "IOModule_Core_I1/intr_ctrl_I1/byte_zeros" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IOModule_Core_I1/intr_ctrl_I1/byte_zeros" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1249 ; free virtual = 9850
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1589.641 ; gain = 614.309 ; free physical = 1249 ; free virtual = 9850

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[1]' (FDR) to 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[2]' (FDR) to 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[4]' (FDR) to 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civr_reg[3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][5]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[31][0]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][5]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[30][0]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][5]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[29][0]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][5]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[28][0]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[27][5]) is unused and will be removed from module iomodule.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civr_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1234 ; free virtual = 9835
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1234 ; free virtual = 9835

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1212 ; free virtual = 9814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1203 ; free virtual = 9805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9788
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9788

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9788
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     6|
|2     |LUT2    |    16|
|3     |LUT3    |    24|
|4     |LUT4    |    32|
|5     |LUT5    |     9|
|6     |LUT6    |    52|
|7     |MUXCY_L |     2|
|8     |MUXF5   |     2|
|9     |MUXF6   |     1|
|10    |MUXF7   |    15|
|11    |SRL16E  |     8|
|12    |SRLC16E |     2|
|13    |XORCY   |     3|
|14    |FDR     |     3|
|15    |FDRE    |   361|
|16    |FDSE    |     7|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+----------------------------+------+
|      |Instance                                                |Module                      |Cells |
+------+--------------------------------------------------------+----------------------------+------+
|1     |top                                                     |                            |   543|
|2     |  U0                                                    |iomodule                    |   543|
|3     |    IOModule_Core_I1                                    |Iomodule_core               |   383|
|4     |      FIT_I1                                            |FIT_Module__parameterized1  |    12|
|5     |        \Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I  |Divide_part__parameterized1 |     1|
|6     |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_3                |     1|
|7     |        \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized2 |     3|
|8     |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_2                |     1|
|9     |        \Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I  |Divide_part__parameterized3 |     7|
|10    |          \More_Than_Two.SRL16E_n                       |XIL_SRL16E__parameterized9  |     1|
|11    |          \More_Than_Two.SRLC16E_1                      |XIL_SRLC16E                 |     1|
|12    |          \More_Than_Two.The_Rest[1].SRLC16E_I          |XIL_SRLC16E__parameterized1 |     1|
|13    |      \Using_UART.No_Dynamic_BaudRate.UART_FIT_I        |FIT_Module                  |     4|
|14    |        \Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I  |Divide_part                 |     1|
|15    |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_1                |     1|
|16    |        \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized0 |     3|
|17    |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_0                |     1|
|18    |      \Using_UART.Uart_Control_Status_I1                |Uart_Control_Status         |    15|
|19    |      \Using_UART_RX.UART_RX_I1                         |UART_Receive                |    58|
|20    |        Delay_16                                        |XIL_SRL16E__parameterized3  |    12|
|21    |        Mid_Start_Bit_SRL16                             |XIL_SRL16E__parameterized1  |     1|
|22    |      \Using_UART_TX.UART_TX_I1                         |UART_Transmit               |    42|
|23    |        DIV16_SRL16E                                    |XIL_SRL16E                  |     1|
|24    |      intr_ctrl_I1                                      |intr_ctrl                   |   252|
+------+--------------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 557 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1589.645 ; gain = 106.445 ; free physical = 1186 ; free virtual = 9787
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1589.645 ; gain = 614.312 ; free physical = 1186 ; free virtual = 9787
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/root/Documents/mu2e/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  SRLC32E => SRLC32E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1589.645 ; gain = 539.754 ; free physical = 1181 ; free virtual = 9782
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1621.656 ; gain = 0.000 ; free physical = 1178 ; free virtual = 9779
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 16:55:09 2024...
