// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception4332[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception4380[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<359>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3599>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<484>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r332, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd74, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r341, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r341, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd75, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r333, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 9;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r342, %r3, %r1;
	or.b32  	%r343, %r342, %r5;
	mul.wide.u32 	%rd82, %r343, 4;
	add.s64 	%rd6, %rd75, %rd82;
	mov.u32 	%r344, 1;
	st.global.u32 	[%rd6], %r344;
	setp.gt.u32 	%p3, %r333, 511;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r334, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r334, %r333;
	setp.gt.s32 	%p5, %r334, 1023;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r335, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r334, %r333;
	and.b32  	%r345, %r6, 63;
	setp.ne.s32 	%p7, %r345, 0;
	setp.gt.u32 	%p8, %r335, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r336, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r336, %r335;
	setp.lt.s32 	%p11, %r336, 2048;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r346, %r336, %r335;
	mul.hi.s32 	%r347, %r6, 1431655766;
	shr.u32 	%r348, %r347, 31;
	add.s32 	%r349, %r347, %r348;
	setp.eq.s32 	%p13, %r346, %r349;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r337, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r337, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r338, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r338, %r337;
	setp.gt.s32 	%p16, %r338, 128;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r339, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r338, %r337;
	and.b32  	%r350, %r7, 127;
	setp.ne.s32 	%p18, %r350, 0;
	setp.lt.s32 	%p19, %r339, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r340, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r340, %r339;
	setp.gt.s32 	%p22, %r340, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r351, %r340, %r339;
	and.b32  	%r352, %r351, 127;
	setp.eq.s32 	%p24, %r352, 0;
	setp.eq.s32 	%p25, %r351, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_173;
	bra.uni 	$L__BB0_13;
$L__BB0_173:                            // %pass162
	and.b32  	%r146, %r1, 3;
	shr.u32 	%r147, %r1, 2;
	mul.lo.s32 	%r353, %r146, %r147;
	and.b32  	%r354, %r353, 7;
	cvt.rn.f32.s32 	%f185, %r354;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p354, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_185;
// %bb.174:
	@%p354 bra 	$L__BB0_181;
	bra.uni 	$L__BB0_175;
$L__BB0_181:
	mov.b32 	%r149, %f750;
	and.b32  	%r355, %r149, 8388607;
	or.b32  	%r3552, %r355, 1065353216;
	mov.b32 	%f745, %r3552;
	add.s32 	%r356, %r149, -1073741824;
	and.b32  	%r3553, %r356, -8388608;
	setp.eq.s32 	%p34, %r3553, 0;
	@%p34 bra 	$L__BB0_184;
// %bb.182:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_183:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r357, %r3553, 192937984;
	add.s32 	%r358, %r3552, %r357;
	mov.b32 	%f197, %r358;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3553, %r3553, %r357;
	mov.b32 	%r3552, %f745;
	setp.ne.s32 	%p35, %r3553, 0;
	setp.ne.s32 	%p36, %r3552, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_183;
$L__BB0_184:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r149, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_185;
$L__BB0_175:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r148, %f154;
	setp.lt.u32 	%p29, %r148, 1073741824;
	@%p29 bra 	$L__BB0_180;
// %bb.176:
	setp.lt.u32 	%p30, %r148, -2147483647;
	@%p30 bra 	$L__BB0_178;
// %bb.177:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_180;
$L__BB0_178:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_180;
// %bb.179:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_180:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_185:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r359, %f151;
	and.b32  	%r156, %r359, -2147483648;
	@%p39 bra 	$L__BB0_187;
// %bb.186:
	mov.b32 	%r360, %f746;
	or.b32  	%r361, %r156, %r360;
	mov.b32 	%f746, %r361;
$L__BB0_187:                            // %__nv_fmodf.exit
	shl.b32 	%r159, %r1, 1;
	and.b32  	%r376, %r159, 2;
	mul.lo.s32 	%r160, %r376, %r147;
	cvt.rn.f32.s32 	%f239, %r160;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p355, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p355 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r377, %r9, 8388607;
	or.b32  	%r3518, %r377, 1065353216;
	mov.b32 	%f705, %r3518;
	add.s32 	%r378, %r9, -1073741824;
	and.b32  	%r3519, %r378, -8388608;
	setp.eq.s32 	%p54, %r3519, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2384.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2384
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r379, %r3519, 192937984;
	add.s32 	%r380, %r3518, %r379;
	mov.b32 	%f251, %r380;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3519, %r3519, %r379;
	mov.b32 	%r3518, %f705;
	setp.ne.s32 	%p55, %r3519, 0;
	setp.ne.s32 	%p56, %r3518, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2386
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2363
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2367
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2370
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2389
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r381, %f168;
	and.b32  	%r16, %r381, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r382, %f706;
	or.b32  	%r383, %r16, %r382;
	mov.b32 	%f706, %r383;
$L__BB0_27:                             // %__nv_fmodf.exit2390
	add.s32 	%r392, %r160, %r147;
	cvt.rn.f32.s32 	%f291, %r392;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p356, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p356 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r393, %r18, 8388607;
	or.b32  	%r3520, %r393, 1065353216;
	mov.b32 	%f709, %r3520;
	add.s32 	%r394, %r18, -1073741824;
	and.b32  	%r3521, %r394, -8388608;
	setp.eq.s32 	%p74, %r3521, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2415.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2415
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r395, %r3521, 192937984;
	add.s32 	%r396, %r3520, %r395;
	mov.b32 	%f303, %r396;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3521, %r3521, %r395;
	mov.b32 	%r3520, %f709;
	setp.ne.s32 	%p75, %r3521, 0;
	setp.ne.s32 	%p76, %r3520, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2417
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2394
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2398
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2401
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2420
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r397, %f18;
	and.b32  	%r25, %r397, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r398, %f710;
	or.b32  	%r399, %r25, %r398;
	mov.b32 	%f710, %r399;
$L__BB0_41:                             // %__nv_fmodf.exit2421
	mul.lo.s32 	%r28, %r159, %r147;
	and.b32  	%r414, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r414;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p357, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p357 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r415, %r30, 8388607;
	or.b32  	%r3522, %r415, 1065353216;
	mov.b32 	%f713, %r3522;
	add.s32 	%r416, %r30, -1073741824;
	and.b32  	%r3523, %r416, -8388608;
	setp.eq.s32 	%p94, %r3523, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2446.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2446
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r417, %r3523, 192937984;
	add.s32 	%r418, %r3522, %r417;
	mov.b32 	%f357, %r418;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3523, %r3523, %r417;
	mov.b32 	%r3522, %f713;
	setp.ne.s32 	%p95, %r3523, 0;
	setp.ne.s32 	%p96, %r3522, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2448
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2425
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2429
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2432
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2451
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r419, %f35;
	and.b32  	%r37, %r419, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r420, %f714;
	or.b32  	%r421, %r37, %r420;
	mov.b32 	%f714, %r421;
$L__BB0_55:                             // %__nv_fmodf.exit2452
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r422, %f367;
	and.b32  	%r423, %r422, -2147483648;
	or.b32  	%r424, %r423, 1056964608;
	mov.b32 	%f368, %r424;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r425, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r426, %r425, 1;
	setp.eq.b32 	%p102, %r426, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r427, %r425, 2;
	setp.eq.s32 	%p103, %r427, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r428, %r425, 1;
	and.b32  	%r429, %r428, 2;
	setp.eq.s32 	%p104, %r429, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r430, %r28, %r147;
	and.b32  	%r431, %r430, 3;
	cvt.rn.f32.s32 	%f397, %r431;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p358, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p358 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r432, %r39, 8388607;
	or.b32  	%r3524, %r432, 1065353216;
	mov.b32 	%f717, %r3524;
	add.s32 	%r433, %r39, -1073741824;
	and.b32  	%r3525, %r433, -8388608;
	setp.eq.s32 	%p114, %r3525, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2477.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2477
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r434, %r3525, 192937984;
	add.s32 	%r435, %r3524, %r434;
	mov.b32 	%f409, %r435;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3525, %r3525, %r434;
	mov.b32 	%r3524, %f717;
	setp.ne.s32 	%p115, %r3525, 0;
	setp.ne.s32 	%p116, %r3524, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2479
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2456
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2460
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2463
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2482
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r436, %f54;
	and.b32  	%r46, %r436, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r437, %f718;
	or.b32  	%r438, %r46, %r437;
	mov.b32 	%f718, %r438;
$L__BB0_69:                             // %__nv_fmodf.exit2483
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r439, %f419;
	and.b32  	%r440, %r439, -2147483648;
	or.b32  	%r441, %r440, 1056964608;
	mov.b32 	%f420, %r441;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r442, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r443, %r442, 1;
	setp.eq.b32 	%p122, %r443, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r444, %r442, 2;
	setp.eq.s32 	%p123, %r444, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r445, %r442, 1;
	and.b32  	%r446, %r445, 2;
	setp.eq.s32 	%p124, %r446, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r1, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L682
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L684
	@%p27 bra 	$L__BB0_195;
// %bb.72:
	@%p354 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_73;
$L__BB0_191:
	mov.b32 	%r162, %f750;
	and.b32  	%r453, %r162, 8388607;
	or.b32  	%r3554, %r453, 1065353216;
	mov.b32 	%f749, %r3554;
	add.s32 	%r454, %r162, -1073741824;
	and.b32  	%r3555, %r454, -8388608;
	setp.eq.s32 	%p135, %r3555, 0;
	@%p135 bra 	$L__BB0_194;
// %bb.192:                             // %__nv_fmaf_rn.exit4.i.i.i2508.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_193:                            // %__nv_fmaf_rn.exit4.i.i.i2508
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r455, %r3555, 192937984;
	add.s32 	%r456, %r3554, %r455;
	mov.b32 	%f459, %r456;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3555, %r3555, %r455;
	mov.b32 	%r3554, %f749;
	setp.ne.s32 	%p136, %r3555, 0;
	setp.ne.s32 	%p137, %r3554, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_193;
$L__BB0_194:                            // %__internal_fmodf_slowpath_mod.exit.i.i2510
	setp.gt.u32 	%p139, %r162, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_195;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2487
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r161, %f171;
	setp.lt.u32 	%p130, %r161, 1073741824;
	@%p130 bra 	$L__BB0_190;
// %bb.74:
	setp.lt.u32 	%p131, %r161, -2147483647;
	@%p131 bra 	$L__BB0_188;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_190;
$L__BB0_188:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_190;
// %bb.189:                             // %__nv_fmaf_rn.exit.i.i.i2491
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_190:                            // %__internal_fmodf_fastpath_quot.exit.i.i2494
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_195:                            // %__internal_fmodf_kernel.exit.i2513
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_197;
// %bb.196:
	mov.b32 	%r457, %f750;
	or.b32  	%r458, %r156, %r457;
	mov.b32 	%f750, %r458;
$L__BB0_197:                            // %__nv_fmodf.exit2514
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p355 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r473, %r51, 8388607;
	or.b32  	%r3526, %r473, 1065353216;
	mov.b32 	%f725, %r3526;
	add.s32 	%r474, %r51, -1073741824;
	and.b32  	%r3527, %r474, -8388608;
	setp.eq.s32 	%p155, %r3527, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2539.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2539
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r475, %r3527, 192937984;
	add.s32 	%r476, %r3526, %r475;
	mov.b32 	%f511, %r476;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3527, %r3527, %r475;
	mov.b32 	%r3526, %f725;
	setp.ne.s32 	%p156, %r3527, 0;
	setp.ne.s32 	%p157, %r3526, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2541
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2518
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2522
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2525
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2544
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r477, %f726;
	or.b32  	%r478, %r16, %r477;
	mov.b32 	%f726, %r478;
$L__BB0_89:                             // %__nv_fmodf.exit2545
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p356 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r487, %r59, 8388607;
	or.b32  	%r3528, %r487, 1065353216;
	mov.b32 	%f729, %r3528;
	add.s32 	%r488, %r59, -1073741824;
	and.b32  	%r3529, %r488, -8388608;
	setp.eq.s32 	%p175, %r3529, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2570.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2570
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r489, %r3529, 192937984;
	add.s32 	%r490, %r3528, %r489;
	mov.b32 	%f561, %r490;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3529, %r3529, %r489;
	mov.b32 	%r3528, %f729;
	setp.ne.s32 	%p176, %r3529, 0;
	setp.ne.s32 	%p177, %r3528, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2572
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2549
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2553
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2556
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2575
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r491, %f730;
	or.b32  	%r492, %r25, %r491;
	mov.b32 	%f730, %r492;
$L__BB0_103:                            // %__nv_fmodf.exit2576
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p357 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r507, %r69, 8388607;
	or.b32  	%r3530, %r507, 1065353216;
	mov.b32 	%f733, %r3530;
	add.s32 	%r508, %r69, -1073741824;
	and.b32  	%r3531, %r508, -8388608;
	setp.eq.s32 	%p195, %r3531, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2601.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2601
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r509, %r3531, 192937984;
	add.s32 	%r510, %r3530, %r509;
	mov.b32 	%f613, %r510;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3531, %r3531, %r509;
	mov.b32 	%r3530, %f733;
	setp.ne.s32 	%p196, %r3531, 0;
	setp.ne.s32 	%p197, %r3530, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2603
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2580
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2584
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2587
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2606
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r511, %f734;
	or.b32  	%r512, %r37, %r511;
	mov.b32 	%f734, %r512;
$L__BB0_117:                            // %__nv_fmodf.exit2607
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r513, %f623;
	and.b32  	%r514, %r513, -2147483648;
	or.b32  	%r515, %r514, 1056964608;
	mov.b32 	%f624, %r515;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r516, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r517, %r516, 1;
	setp.eq.b32 	%p204, %r517, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r518, %r516, 2;
	setp.eq.s32 	%p205, %r518, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r519, %r516, 1;
	and.b32  	%r520, %r519, 2;
	setp.eq.s32 	%p206, %r520, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p358 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r521, %r77, 8388607;
	or.b32  	%r3532, %r521, 1065353216;
	mov.b32 	%f737, %r3532;
	add.s32 	%r522, %r77, -1073741824;
	and.b32  	%r3533, %r522, -8388608;
	setp.eq.s32 	%p215, %r3533, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2632.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2632
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r523, %r3533, 192937984;
	add.s32 	%r524, %r3532, %r523;
	mov.b32 	%f663, %r524;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3533, %r3533, %r523;
	mov.b32 	%r3532, %f737;
	setp.ne.s32 	%p216, %r3533, 0;
	setp.ne.s32 	%p217, %r3532, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2634
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2611
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2615
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2618
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2637
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r525, %f738;
	or.b32  	%r526, %r46, %r525;
	mov.b32 	%f738, %r526;
$L__BB0_131:                            // %__nv_fmodf.exit2638
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r527, %f673;
	and.b32  	%r528, %r527, -2147483648;
	or.b32  	%r529, %r528, 1056964608;
	mov.b32 	%f674, %r529;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r530, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r531, %r530, 1;
	setp.eq.b32 	%p224, %r531, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r532, %r530, 2;
	setp.eq.s32 	%p225, %r532, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r533, %r530, 1;
	and.b32  	%r534, %r533, 2;
	setp.eq.s32 	%p226, %r534, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L975
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L977
	setp.gt.u32 	%p229, %r1, 15;
	mov.u32 	%r171, 999999999;
	@%p229 bra 	$L__BB0_199;
// %bb.134:                             // %L1007
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r542, %r1, 4;
	and.b32  	%r543, %r542, 240;
	or.b32  	%r544, %r543, %r4;
	mul.wide.u32 	%rd83, %r544, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.u32 	%r545, [%rd84];
	shl.b32 	%r546, %r545, 16;
	cvt.s32.s16 	%r86, %r545;
	shr.s32 	%r87, %r545, 16;
	or.b32  	%r547, %r546, 65535;
	setp.lt.u32 	%p230, %r547, 1114111;
	setp.lt.u32 	%p231, %r545, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_135;
$L__BB0_198:                            // %L1247
	mul.lo.s32 	%r551, %r87, 546;
	mad.lo.s32 	%r171, %r86, 33, %r551;
$L__BB0_199:                            // %pass548
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r368, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r369, %r368, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r465, %f469;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%r384, %f261;
	mov.b32 	%r406, %f313;
	and.b32  	%r466, %r465, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r370;
	and.b32  	%r385, %r384, -2147483648;
	and.b32  	%r407, %r406, -2147483648;
	or.b32  	%r467, %r466, 1056964608;
	mov.b32 	%r479, %f521;
	mov.b32 	%r499, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r386, %r385, 1056964608;
	or.b32  	%r408, %r407, 1056964608;
	mov.b32 	%f470, %r467;
	and.b32  	%r480, %r479, -2147483648;
	and.b32  	%r500, %r499, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r386;
	mov.b32 	%f314, %r408;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r481, %r480, 1056964608;
	or.b32  	%r501, %r500, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r481;
	mov.b32 	%f572, %r501;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r371, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r372, %r371, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r468, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r372, 1;
	cvt.rzi.s32.f32 	%r387, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r409, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r469, %r468, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r373, %r371, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r388, %r387, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r410, %r409, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r469, 1;
	cvt.rzi.s32.f32 	%r482, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r502, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r373, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r374, %r371, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r388, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r410, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r470, %r468, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r483, %r482, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r503, %r502, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r375, %r374, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r389, %r387, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r411, %r409, 2;
	setp.eq.s32 	%p145, %r470, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r471, %r468, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r483, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r503, 1;
	setp.eq.s32 	%p44, %r375, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r389, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r390, %r387, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r411, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r412, %r409, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r472, %r471, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r484, %r482, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r504, %r502, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r391, %r390, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r413, %r412, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r472, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r484, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r485, %r482, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r504, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r505, %r502, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r391, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r413, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r486, %r485, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r506, %r505, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r364, %f238;
	mov.b32 	%r367, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r486, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r506, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r363, %r367, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r461, %f500;
	mov.b32 	%r464, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r362, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r364;
	// end inline asm
	mov.b32 	%r402, %f344;
	mov.b32 	%r401, %f17;
	mov.b32 	%r405, %f341;
	mov.b32 	%r404, %f16;
	mov.b32 	%r448, %f75;
	mov.b32 	%r449, %f77;
	mov.b32 	%r451, %f76;
	mov.b32 	%r452, %f78;
	xor.b32  	%r460, %r464, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r402, %r401;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r403, %r405, %r404;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r447, %r449, %r448;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r450, %r452, %r451;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r459, %r461, %r460;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r462, %r464, %r461;
	// end inline asm
	mov.b32 	%r495, %f602;
	mov.b32 	%r494, %f95;
	mov.b32 	%r498, %f599;
	mov.b32 	%r497, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r493, %r495, %r494;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r496, %r498, %r497;
	// end inline asm
	mov.b32 	%r536, %f147;
	mov.b32 	%r537, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r535, %r537, %r536;
	// end inline asm
	mov.b32 	%r539, %f148;
	mov.b32 	%r540, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r538, %r540, %r539;
	// end inline asm
	shl.b32 	%r553, %r4, 1;
	shr.u32 	%r554, %r1, 3;
	bfe.u32 	%r555, %r1, 3, 1;
	and.b32  	%r556, %r553, 14;
	or.b32  	%r557, %r556, %r555;
	and.b32  	%r558, %r147, 1;
	and.b32  	%r559, %r554, 2;
	or.b32  	%r560, %r558, %r559;
	shl.b32 	%r561, %r560, 4;
	shl.b32 	%r562, %r1, 6;
	and.b32  	%r563, %r562, 192;
	or.b32  	%r564, %r557, %r3;
	or.b32  	%r565, %r564, %r561;
	or.b32  	%r566, %r565, %r563;
	mul.wide.u32 	%rd90, %r566, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.u32 	%r172, [%rd91];
	ld.global.u32 	%r173, [%rd91+1024];
	shl.b32 	%r567, %r333, 14;
	shl.b32 	%r568, %r337, 7;
	add.s32 	%r174, %r568, %r567;
	shl.b32 	%r569, %r2, 7;
	shl.b32 	%r570, %r1, 2;
	or.b32  	%r175, %r570, %r569;
	and.b32  	%r176, %r1, 16;
	shr.u32 	%r571, %r1, 4;
	and.b32  	%r572, %r159, 30;
	or.b32  	%r573, %r572, %r571;
	mul.lo.s32 	%r574, %r573, 257;
	and.b32  	%r575, %r5, 224;
	shr.u32 	%r576, %r4, 3;
	mad.lo.s32 	%r577, %r576, 257, %r575;
	or.b32  	%r578, %r576, 2;
	mad.lo.s32 	%r579, %r578, 257, %r575;
	or.b32  	%r580, %r576, 4;
	mad.lo.s32 	%r581, %r580, 257, %r575;
	or.b32  	%r582, %r576, 6;
	mad.lo.s32 	%r583, %r582, 257, %r575;
	or.b32  	%r584, %r576, 8;
	mad.lo.s32 	%r585, %r584, 257, %r575;
	or.b32  	%r586, %r576, 10;
	mad.lo.s32 	%r587, %r586, 257, %r575;
	or.b32  	%r588, %r576, 12;
	mad.lo.s32 	%r589, %r588, 257, %r575;
	or.b32  	%r590, %r576, 14;
	mad.lo.s32 	%r591, %r590, 257, %r575;
	or.b32  	%r592, %r576, 16;
	mad.lo.s32 	%r593, %r592, 257, %r575;
	or.b32  	%r594, %r576, 18;
	mad.lo.s32 	%r595, %r594, 257, %r575;
	or.b32  	%r596, %r576, 20;
	mad.lo.s32 	%r597, %r596, 257, %r575;
	or.b32  	%r598, %r576, 22;
	mad.lo.s32 	%r599, %r598, 257, %r575;
	or.b32  	%r600, %r576, 24;
	mad.lo.s32 	%r601, %r600, 257, %r575;
	or.b32  	%r602, %r576, 26;
	mad.lo.s32 	%r603, %r602, 257, %r575;
	or.b32  	%r604, %r576, 28;
	mad.lo.s32 	%r605, %r604, 257, %r575;
	or.b32  	%r606, %r576, 30;
	mad.lo.s32 	%r607, %r606, 257, %r575;
	mul.lo.s32 	%r608, %r146, 2184;
	mad.lo.s32 	%r609, %r560, 546, %r608;
	mad.lo.s32 	%r610, %r557, 33, %r609;
	setp.lt.u32 	%p234, %r1, 4;
	setp.eq.s32 	%p235, %r147, 4;
	setp.eq.s32 	%p236, %r147, 5;
	bfe.s32 	%r611, %r1, 2, 1;
	and.b32  	%r612, %r611, 516;
	bfe.s32 	%r613, %r1, 3, 1;
	and.b32  	%r614, %r1, 8;
	setp.eq.s32 	%p237, %r614, 0;
	and.b32  	%r615, %r613, 258;
	or.b32  	%r616, %r556, %r571;
	selp.b32 	%r617, 0, 1032, %p127;
	and.b32  	%r618, %r1, 1;
	neg.s32 	%r619, %r618;
	setp.eq.b32 	%p238, %r618, 1;
	and.b32  	%r620, %r619, 2064;
	or.b32  	%r621, %r615, %r612;
	add.s32 	%r622, %r621, %r616;
	add.s32 	%r623, %r622, %r617;
	add.s32 	%r177, %r623, %r620;
	bfe.s32 	%r624, %r4, 2, 1;
	and.b32  	%r625, %r4, 4;
	setp.eq.s32 	%p239, %r625, 0;
	and.b32  	%r626, %r624, 516;
	and.b32  	%r627, %r570, 12;
	and.b32  	%r628, %r613, 4144;
	mul.lo.s32 	%r629, %r576, 258;
	bfe.s32 	%r630, %r4, 1, 1;
	and.b32  	%r631, %r4, 2;
	setp.eq.s32 	%p240, %r631, 0;
	and.b32  	%r632, %r630, 1032;
	and.b32  	%r633, %r4, 1;
	neg.s32 	%r634, %r633;
	setp.eq.b32 	%p241, %r633, 1;
	and.b32  	%r635, %r634, 2064;
	or.b32  	%r636, %r560, %r627;
	add.s32 	%r637, %r636, %r629;
	add.s32 	%r638, %r637, %r626;
	add.s32 	%r639, %r638, %r628;
	add.s32 	%r640, %r639, %r632;
	add.s32 	%r641, %r640, %r635;
	mul.wide.u32 	%rd92, %r641, 4;
	mov.u64 	%rd93, shmem;
	add.s64 	%rd13, %rd93, %rd92;
	selp.b64 	%rd94, 2064, 0, %p241;
	selp.b64 	%rd95, 0, 1032, %p240;
	selp.b64 	%rd96, 0, 4144, %p237;
	selp.b64 	%rd97, 0, 516, %p239;
	cvt.u64.u32 	%rd98, %r629;
	cvt.u64.u32 	%rd99, %r636;
	add.s64 	%rd100, %rd99, %rd98;
	add.s64 	%rd101, %rd100, %rd97;
	add.s64 	%rd102, %rd101, %rd96;
	add.s64 	%rd103, %rd102, %rd95;
	add.s64 	%rd104, %rd103, %rd94;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd14, %rd93, %rd105;
	shl.b32 	%r642, %r335, 20;
	shl.b32 	%r643, %r339, 9;
	add.s32 	%r644, %r643, %r642;
	or.b32  	%r178, %r5, %r176;
	and.b32  	%r179, %r1, 15;
	cvt.s64.s32 	%rd15, %r644;
	add.s32 	%r645, %r4, %r574;
	mul.wide.u32 	%rd106, %r645, 4;
	add.s64 	%rd16, %rd93, %rd106;
	cvt.u64.u32 	%rd107, %r4;
	cvt.u64.u32 	%rd17, %r574;
	add.s64 	%rd108, %rd17, %rd107;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd18, %rd93, %rd109;
	add.s32 	%r646, %r577, %r1;
	mul.wide.u32 	%rd110, %r646, 4;
	add.s64 	%rd19, %rd93, %rd110;
	add.s32 	%r647, %r579, %r1;
	mul.wide.u32 	%rd111, %r647, 4;
	add.s64 	%rd20, %rd93, %rd111;
	add.s32 	%r648, %r581, %r1;
	mul.wide.u32 	%rd112, %r648, 4;
	add.s64 	%rd21, %rd93, %rd112;
	add.s32 	%r649, %r583, %r1;
	mul.wide.u32 	%rd113, %r649, 4;
	add.s64 	%rd22, %rd93, %rd113;
	add.s32 	%r650, %r585, %r1;
	mul.wide.u32 	%rd114, %r650, 4;
	add.s64 	%rd23, %rd93, %rd114;
	add.s32 	%r651, %r587, %r1;
	mul.wide.u32 	%rd115, %r651, 4;
	add.s64 	%rd24, %rd93, %rd115;
	add.s32 	%r652, %r589, %r1;
	mul.wide.u32 	%rd116, %r652, 4;
	add.s64 	%rd25, %rd93, %rd116;
	add.s32 	%r653, %r591, %r1;
	mul.wide.u32 	%rd117, %r653, 4;
	add.s64 	%rd26, %rd93, %rd117;
	add.s32 	%r654, %r593, %r1;
	mul.wide.u32 	%rd118, %r654, 4;
	add.s64 	%rd27, %rd93, %rd118;
	add.s32 	%r655, %r595, %r1;
	mul.wide.u32 	%rd119, %r655, 4;
	add.s64 	%rd28, %rd93, %rd119;
	add.s32 	%r656, %r597, %r1;
	mul.wide.u32 	%rd120, %r656, 4;
	add.s64 	%rd29, %rd93, %rd120;
	add.s32 	%r657, %r599, %r1;
	mul.wide.u32 	%rd121, %r657, 4;
	add.s64 	%rd30, %rd93, %rd121;
	add.s32 	%r658, %r601, %r1;
	mul.wide.u32 	%rd122, %r658, 4;
	add.s64 	%rd31, %rd93, %rd122;
	add.s32 	%r659, %r603, %r1;
	mul.wide.u32 	%rd123, %r659, 4;
	add.s64 	%rd32, %rd93, %rd123;
	add.s32 	%r660, %r605, %r1;
	mul.wide.u32 	%rd124, %r660, 4;
	add.s64 	%rd33, %rd93, %rd124;
	add.s32 	%r661, %r607, %r1;
	mul.wide.u32 	%rd125, %r661, 4;
	add.s64 	%rd34, %rd93, %rd125;
	add.s32 	%r662, %r610, %r576;
	mul.wide.u32 	%rd126, %r662, 4;
	add.s64 	%rd35, %rd93, %rd126;
	add.s32 	%r663, %r610, %r578;
	mul.wide.u32 	%rd127, %r663, 4;
	add.s64 	%rd36, %rd93, %rd127;
	add.s32 	%r664, %r610, %r580;
	mul.wide.u32 	%rd128, %r664, 4;
	add.s64 	%rd37, %rd93, %rd128;
	add.s32 	%r665, %r610, %r582;
	mul.wide.u32 	%rd129, %r665, 4;
	add.s64 	%rd38, %rd93, %rd129;
	add.s32 	%r666, %r610, %r584;
	mul.wide.u32 	%rd130, %r666, 4;
	add.s64 	%rd39, %rd93, %rd130;
	add.s32 	%r667, %r610, %r586;
	mul.wide.u32 	%rd131, %r667, 4;
	add.s64 	%rd40, %rd93, %rd131;
	add.s32 	%r668, %r610, %r588;
	mul.wide.u32 	%rd132, %r668, 4;
	add.s64 	%rd41, %rd93, %rd132;
	add.s32 	%r669, %r610, %r590;
	mul.wide.u32 	%rd133, %r669, 4;
	add.s64 	%rd42, %rd93, %rd133;
	add.s32 	%r670, %r610, %r592;
	mul.wide.u32 	%rd134, %r670, 4;
	add.s64 	%rd43, %rd93, %rd134;
	add.s32 	%r671, %r610, %r594;
	mul.wide.u32 	%rd135, %r671, 4;
	add.s64 	%rd44, %rd93, %rd135;
	add.s32 	%r672, %r610, %r596;
	mul.wide.u32 	%rd136, %r672, 4;
	add.s64 	%rd45, %rd93, %rd136;
	add.s32 	%r673, %r610, %r598;
	mul.wide.u32 	%rd137, %r673, 4;
	add.s64 	%rd46, %rd93, %rd137;
	add.s32 	%r674, %r610, %r600;
	mul.wide.u32 	%rd138, %r674, 4;
	add.s64 	%rd47, %rd93, %rd138;
	add.s32 	%r675, %r610, %r602;
	mul.wide.u32 	%rd139, %r675, 4;
	add.s64 	%rd48, %rd93, %rd139;
	add.s32 	%r676, %r610, %r604;
	mul.wide.u32 	%rd140, %r676, 4;
	add.s64 	%rd49, %rd93, %rd140;
	add.s32 	%r677, %r610, %r606;
	mul.wide.u32 	%rd141, %r677, 4;
	add.s64 	%rd50, %rd93, %rd141;
	add.s32 	%r678, %r147, -1;
	setp.lt.u32 	%p242, %r678, 3;
	or.pred  	%p243, %p234, %p242;
	or.pred  	%p244, %p243, %p235;
	and.b32  	%r679, %r1, 24;
	setp.eq.s32 	%p245, %r679, 24;
	or.pred  	%p246, %p236, %p245;
	selp.b32 	%r180, 1145324612, -286331154, %p243;
	or.pred  	%p1, %p244, %p246;
	shl.b32 	%r181, %r576, 5;
	add.s32 	%r680, %r177, %r181;
	mul.wide.u32 	%rd142, %r680, 4;
	add.s64 	%rd51, %rd93, %rd142;
	cvt.u64.u32 	%rd143, %r181;
	selp.b64 	%rd144, 2064, 0, %p238;
	selp.b64 	%rd145, 0, 1032, %p127;
	cvt.u64.u32 	%rd146, %r616;
	cvt.u64.u32 	%rd147, %r621;
	add.s64 	%rd148, %rd147, %rd146;
	add.s64 	%rd149, %rd148, %rd145;
	add.s64 	%rd52, %rd149, %rd144;
	add.s64 	%rd150, %rd52, %rd143;
	shl.b64 	%rd151, %rd150, 2;
	add.s64 	%rd53, %rd93, %rd151;
	shl.b32 	%r681, %r578, 5;
	add.s32 	%r682, %r177, %r681;
	mul.wide.u32 	%rd152, %r682, 4;
	add.s64 	%rd54, %rd93, %rd152;
	cvt.u64.u32 	%rd153, %r681;
	add.s64 	%rd154, %rd52, %rd153;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd55, %rd93, %rd155;
	shl.b32 	%r683, %r580, 5;
	add.s32 	%r684, %r177, %r683;
	mul.wide.u32 	%rd156, %r684, 4;
	add.s64 	%rd56, %rd93, %rd156;
	cvt.u64.u32 	%rd157, %r683;
	add.s64 	%rd158, %rd52, %rd157;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd57, %rd93, %rd159;
	shl.b32 	%r685, %r582, 5;
	add.s32 	%r686, %r177, %r685;
	mul.wide.u32 	%rd160, %r686, 4;
	add.s64 	%rd58, %rd93, %rd160;
	cvt.u64.u32 	%rd161, %r685;
	add.s64 	%rd162, %rd52, %rd161;
	shl.b64 	%rd163, %rd162, 2;
	add.s64 	%rd59, %rd93, %rd163;
	add.s32 	%r687, %r641, 32;
	mul.wide.u32 	%rd164, %r687, 4;
	add.s64 	%rd60, %rd93, %rd164;
	add.s32 	%r688, %r641, 48;
	mul.wide.u32 	%rd165, %r688, 4;
	add.s64 	%rd61, %rd93, %rd165;
	add.s32 	%r689, %r641, 64;
	mul.wide.u32 	%rd166, %r689, 4;
	add.s64 	%rd62, %rd93, %rd166;
	add.s32 	%r690, %r641, 80;
	mul.wide.u32 	%rd167, %r690, 4;
	add.s64 	%rd63, %rd93, %rd167;
	add.s32 	%r691, %r641, 96;
	mul.wide.u32 	%rd168, %r691, 4;
	add.s64 	%rd64, %rd93, %rd168;
	add.s32 	%r692, %r641, 112;
	mul.wide.u32 	%rd169, %r692, 4;
	add.s64 	%rd65, %rd93, %rd169;
	add.s32 	%r693, %r641, 128;
	mul.wide.u32 	%rd170, %r693, 4;
	add.s64 	%rd66, %rd93, %rd170;
	add.s32 	%r694, %r641, 144;
	mul.wide.u32 	%rd171, %r694, 4;
	add.s64 	%rd67, %rd93, %rd171;
	add.s32 	%r695, %r641, 160;
	mul.wide.u32 	%rd172, %r695, 4;
	add.s64 	%rd68, %rd93, %rd172;
	add.s32 	%r696, %r641, 176;
	mul.wide.u32 	%rd173, %r696, 4;
	add.s64 	%rd69, %rd93, %rd173;
	add.s32 	%r697, %r641, 192;
	mul.wide.u32 	%rd174, %r697, 4;
	add.s64 	%rd70, %rd93, %rd174;
	add.s32 	%r698, %r641, 208;
	mul.wide.u32 	%rd175, %r698, 4;
	add.s64 	%rd71, %rd93, %rd175;
	add.s32 	%r699, %r641, 224;
	mul.wide.u32 	%rd176, %r699, 4;
	add.s64 	%rd72, %rd93, %rd176;
	add.s32 	%r700, %r641, 240;
	mul.wide.u32 	%rd177, %r700, 4;
	add.s64 	%rd73, %rd93, %rd177;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p248, %r176, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3546, %r89;
	mov.u32 	%r3547, %r89;
	mov.u32 	%r3548, %r89;
	bra.uni 	$L__BB0_200;
$L__BB0_171:                            // %L49537
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r145, %r89, 64;
	setp.ne.s32 	%p353, %r89, 448;
	mov.u32 	%r89, %r145;
	@%p353 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_172;
$L__BB0_200:                            // %L1602
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_218 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r701, %r89, %r333;
	setp.lt.s32 	%p247, %r701, %r334;
	@%p247 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_172;
$L__BB0_201:                            // %pass739
                                        //   in Loop: Header=BB0_200 Depth=1
	cvt.u32.u64 	%r894, %rd17;
	or.b32  	%r895, %r89, %r4;
	shl.b32 	%r896, %r895, 14;
	and.b32  	%r897, %r896, 7585792;
	or.b32  	%r898, %r175, %r897;
	add.s32 	%r899, %r174, %r898;
	shr.s32 	%r900, %r899, 31;
	shr.u32 	%r901, %r900, 9;
	add.s32 	%r902, %r899, %r901;
	shr.s32 	%r903, %r902, 23;
	setp.lt.s32 	%p249, %r899, 0;
	and.b32  	%r904, %r902, -8388608;
	setp.ne.s32 	%p250, %r904, %r899;
	and.pred  	%p251, %p249, %p250;
	selp.u32 	%r905, 1, 0, %p251;
	sub.s32 	%r906, %r905, %r903;
	shl.b32 	%r907, %r906, 23;
	add.s32 	%r908, %r907, %r899;
	mul.wide.s32 	%rd178, %r908, 4;
	add.s64 	%rd179, %rd3, %rd178;
	ld.global.v4.u32 	{%r909, %r910, %r911, %r912}, [%rd179];
	or.b32  	%r913, %r895, 16;
	shl.b32 	%r914, %r913, 14;
	and.b32  	%r915, %r914, 7847936;
	or.b32  	%r916, %r175, %r915;
	add.s32 	%r917, %r174, %r916;
	shr.s32 	%r918, %r917, 31;
	shr.u32 	%r919, %r918, 9;
	add.s32 	%r920, %r917, %r919;
	shr.s32 	%r921, %r920, 23;
	setp.lt.s32 	%p252, %r917, 0;
	and.b32  	%r922, %r920, -8388608;
	setp.ne.s32 	%p253, %r922, %r917;
	and.pred  	%p254, %p252, %p253;
	selp.u32 	%r923, 1, 0, %p254;
	sub.s32 	%r924, %r923, %r921;
	shl.b32 	%r925, %r924, 23;
	add.s32 	%r926, %r925, %r917;
	mul.wide.s32 	%rd180, %r926, 4;
	add.s64 	%rd181, %rd3, %rd180;
	ld.global.v4.u32 	{%r927, %r928, %r929, %r930}, [%rd181];
	and.b32  	%r931, %r89, 448;
	or.b32  	%r932, %r4, %r931;
	shl.b32 	%r933, %r932, 14;
	or.b32  	%r934, %r933, %r175;
	or.b32  	%r935, %r934, 524288;
	add.s32 	%r936, %r174, %r935;
	shr.s32 	%r937, %r936, 31;
	shr.u32 	%r938, %r937, 9;
	add.s32 	%r939, %r936, %r938;
	shr.s32 	%r940, %r939, 23;
	setp.lt.s32 	%p255, %r936, 0;
	and.b32  	%r941, %r939, -8388608;
	setp.ne.s32 	%p256, %r941, %r936;
	and.pred  	%p257, %p255, %p256;
	selp.u32 	%r942, 1, 0, %p257;
	sub.s32 	%r943, %r942, %r940;
	shl.b32 	%r944, %r943, 23;
	add.s32 	%r945, %r944, %r936;
	mul.wide.s32 	%rd182, %r945, 4;
	add.s64 	%rd183, %rd3, %rd182;
	ld.global.v4.u32 	{%r946, %r947, %r948, %r949}, [%rd183];
	or.b32  	%r950, %r934, 786432;
	add.s32 	%r951, %r174, %r950;
	shr.s32 	%r952, %r951, 31;
	shr.u32 	%r953, %r952, 9;
	add.s32 	%r954, %r951, %r953;
	shr.s32 	%r955, %r954, 23;
	setp.lt.s32 	%p258, %r951, 0;
	and.b32  	%r956, %r954, -8388608;
	setp.ne.s32 	%p259, %r956, %r951;
	and.pred  	%p260, %p258, %p259;
	selp.u32 	%r957, 1, 0, %p260;
	sub.s32 	%r958, %r957, %r955;
	shl.b32 	%r959, %r958, 23;
	add.s32 	%r960, %r959, %r951;
	mul.wide.s32 	%rd184, %r960, 4;
	add.s64 	%rd185, %rd3, %rd184;
	ld.global.v4.u32 	{%r961, %r962, %r963, %r964}, [%rd185];
	selp.b32 	%r965, %r911, %r909, %p248;
	shfl.sync.bfly.b32	%r966, %r965, 16, 31, -1;
	selp.b32 	%r704, %r909, %r966, %p248;
	selp.b32 	%r709, %r966, %r911, %p248;
	selp.b32 	%r967, %r912, %r910, %p248;
	shfl.sync.bfly.b32	%r968, %r967, 16, 31, -1;
	selp.b32 	%r712, %r910, %r968, %p248;
	selp.b32 	%r717, %r968, %r912, %p248;
	selp.b32 	%r969, %r929, %r927, %p248;
	shfl.sync.bfly.b32	%r970, %r969, 16, 31, -1;
	selp.b32 	%r720, %r927, %r970, %p248;
	selp.b32 	%r725, %r970, %r929, %p248;
	selp.b32 	%r971, %r930, %r928, %p248;
	shfl.sync.bfly.b32	%r972, %r971, 16, 31, -1;
	selp.b32 	%r728, %r928, %r972, %p248;
	selp.b32 	%r733, %r972, %r930, %p248;
	selp.b32 	%r973, %r948, %r946, %p248;
	shfl.sync.bfly.b32	%r974, %r973, 16, 31, -1;
	selp.b32 	%r736, %r946, %r974, %p248;
	selp.b32 	%r741, %r974, %r948, %p248;
	selp.b32 	%r975, %r949, %r947, %p248;
	shfl.sync.bfly.b32	%r976, %r975, 16, 31, -1;
	selp.b32 	%r744, %r947, %r976, %p248;
	selp.b32 	%r749, %r976, %r949, %p248;
	selp.b32 	%r977, %r963, %r961, %p248;
	shfl.sync.bfly.b32	%r978, %r977, 16, 31, -1;
	selp.b32 	%r752, %r961, %r978, %p248;
	selp.b32 	%r757, %r978, %r963, %p248;
	selp.b32 	%r979, %r964, %r962, %p248;
	shfl.sync.bfly.b32	%r980, %r979, 16, 31, -1;
	selp.b32 	%r760, %r962, %r980, %p248;
	selp.b32 	%r765, %r980, %r964, %p248;
	shl.b32 	%r705, %r709, 4;
	mov.u32 	%r703, 252645135;
	// begin inline asm
	lop3.b32 %r767, %r703, %r704, %r705, 202;
	// end inline asm
	shr.u32 	%r708, %r704, 4;
	// begin inline asm
	lop3.b32 %r783, %r703, %r708, %r709, 202;
	// end inline asm
	shl.b32 	%r713, %r717, 4;
	// begin inline asm
	lop3.b32 %r775, %r703, %r712, %r713, 202;
	// end inline asm
	shr.u32 	%r716, %r712, 4;
	// begin inline asm
	lop3.b32 %r791, %r703, %r716, %r717, 202;
	// end inline asm
	shl.b32 	%r721, %r725, 4;
	// begin inline asm
	lop3.b32 %r799, %r703, %r720, %r721, 202;
	// end inline asm
	shr.u32 	%r724, %r720, 4;
	// begin inline asm
	lop3.b32 %r815, %r703, %r724, %r725, 202;
	// end inline asm
	shl.b32 	%r729, %r733, 4;
	// begin inline asm
	lop3.b32 %r807, %r703, %r728, %r729, 202;
	// end inline asm
	shr.u32 	%r732, %r728, 4;
	// begin inline asm
	lop3.b32 %r823, %r703, %r732, %r733, 202;
	// end inline asm
	shl.b32 	%r737, %r741, 4;
	// begin inline asm
	lop3.b32 %r768, %r703, %r736, %r737, 202;
	// end inline asm
	shr.u32 	%r740, %r736, 4;
	// begin inline asm
	lop3.b32 %r784, %r703, %r740, %r741, 202;
	// end inline asm
	shl.b32 	%r745, %r749, 4;
	// begin inline asm
	lop3.b32 %r776, %r703, %r744, %r745, 202;
	// end inline asm
	shr.u32 	%r748, %r744, 4;
	// begin inline asm
	lop3.b32 %r792, %r703, %r748, %r749, 202;
	// end inline asm
	shl.b32 	%r753, %r757, 4;
	// begin inline asm
	lop3.b32 %r800, %r703, %r752, %r753, 202;
	// end inline asm
	shr.u32 	%r756, %r752, 4;
	// begin inline asm
	lop3.b32 %r816, %r703, %r756, %r757, 202;
	// end inline asm
	shl.b32 	%r761, %r765, 4;
	// begin inline asm
	lop3.b32 %r808, %r703, %r760, %r761, 202;
	// end inline asm
	shr.u32 	%r764, %r760, 4;
	// begin inline asm
	lop3.b32 %r824, %r703, %r764, %r765, 202;
	// end inline asm
	mov.u32 	%r769, 25152;
	// begin inline asm
	prmt.b32 %r831, %r767, %r768, %r769;
	// end inline asm
	mov.u32 	%r773, 29521;
	// begin inline asm
	prmt.b32 %r863, %r767, %r768, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r775, %r776, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r871, %r775, %r776, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r832, %r783, %r784, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r864, %r783, %r784, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r840, %r791, %r792, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r872, %r791, %r792, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r847, %r799, %r800, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r879, %r799, %r800, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r855, %r807, %r808, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r807, %r808, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r848, %r815, %r816, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r880, %r815, %r816, %r773;
	// end inline asm
	// begin inline asm
	prmt.b32 %r856, %r823, %r824, %r769;
	// end inline asm
	// begin inline asm
	prmt.b32 %r888, %r823, %r824, %r773;
	// end inline asm
	mov.u32 	%r889, 21520;
	// begin inline asm
	prmt.b32 %r830, %r831, %r832, %r889;
	// end inline asm
	mov.u32 	%r893, 30258;
	// begin inline asm
	prmt.b32 %r834, %r831, %r832, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r839, %r840, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r842, %r839, %r840, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r846, %r847, %r848, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r850, %r847, %r848, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r854, %r855, %r856, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r858, %r855, %r856, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r862, %r863, %r864, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r866, %r863, %r864, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r870, %r871, %r872, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r874, %r871, %r872, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r878, %r879, %r880, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r882, %r879, %r880, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r886, %r887, %r888, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r887, %r888, %r893;
	// end inline asm
	st.shared.u32 	[%rd16], %r830;
	st.shared.u32 	[%rd18+512], %r838;
	st.shared.u32 	[%rd18+256], %r834;
	st.shared.u32 	[%rd18+768], %r842;
	and.b32  	%r981, %r913, 31;
	add.s32 	%r982, %r981, %r894;
	mul.wide.u32 	%rd186, %r982, 4;
	add.s64 	%rd188, %rd93, %rd186;
	st.shared.u32 	[%rd188], %r846;
	cvt.u64.u32 	%rd189, %r981;
	add.s64 	%rd190, %rd17, %rd189;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd93, %rd191;
	st.shared.u32 	[%rd192+512], %r854;
	st.shared.u32 	[%rd192+256], %r850;
	st.shared.u32 	[%rd192+768], %r858;
	st.shared.u32 	[%rd18+128], %r862;
	st.shared.u32 	[%rd18+640], %r870;
	st.shared.u32 	[%rd18+384], %r866;
	st.shared.u32 	[%rd18+896], %r874;
	st.shared.u32 	[%rd192+128], %r878;
	st.shared.u32 	[%rd192+640], %r886;
	st.shared.u32 	[%rd192+384], %r882;
	st.shared.u32 	[%rd192+896], %r890;
	bar.sync 	0;
	ld.shared.u32 	%r182, [%rd19];
	ld.shared.u32 	%r183, [%rd20];
	ld.shared.u32 	%r184, [%rd21];
	ld.shared.u32 	%r185, [%rd22];
	ld.shared.u32 	%r186, [%rd23];
	ld.shared.u32 	%r187, [%rd24];
	ld.shared.u32 	%r188, [%rd25];
	ld.shared.u32 	%r189, [%rd26];
	ld.shared.u32 	%r190, [%rd27];
	ld.shared.u32 	%r191, [%rd28];
	ld.shared.u32 	%r192, [%rd29];
	ld.shared.u32 	%r193, [%rd30];
	ld.shared.u32 	%r194, [%rd31];
	ld.shared.u32 	%r195, [%rd32];
	ld.shared.u32 	%r196, [%rd33];
	ld.shared.u32 	%r197, [%rd34];
	bar.sync 	0;
	shfl.sync.idx.b32	%r198, %r171, 0, 31, -1;
	shfl.sync.idx.b32	%r199, %r171, 1, 31, -1;
	shfl.sync.idx.b32	%r200, %r171, 2, 31, -1;
	shfl.sync.idx.b32	%r201, %r171, 3, 31, -1;
	shfl.sync.idx.b32	%r202, %r171, 4, 31, -1;
	shfl.sync.idx.b32	%r203, %r171, 5, 31, -1;
	shfl.sync.idx.b32	%r204, %r171, 6, 31, -1;
	shfl.sync.idx.b32	%r205, %r171, 7, 31, -1;
	shfl.sync.idx.b32	%r206, %r171, 8, 31, -1;
	shfl.sync.idx.b32	%r207, %r171, 9, 31, -1;
	shfl.sync.idx.b32	%r208, %r171, 10, 31, -1;
	shfl.sync.idx.b32	%r209, %r171, 11, 31, -1;
	shfl.sync.idx.b32	%r210, %r171, 12, 31, -1;
	shfl.sync.idx.b32	%r211, %r171, 13, 31, -1;
	shfl.sync.idx.b32	%r212, %r171, 14, 31, -1;
	shfl.sync.idx.b32	%r213, %r171, 15, 31, -1;
	setp.eq.s32 	%p261, %r198, 999999999;
	@%p261 bra 	$L__BB0_136;
// %bb.202:                             // %pass3083
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r983, %r198, %r1;
	mul.wide.s32 	%rd193, %r983, 4;
	add.s64 	%rd195, %rd93, %rd193;
	st.shared.u32 	[%rd195], %r182;
	setp.eq.s32 	%p262, %r199, 999999999;
	@%p262 bra 	$L__BB0_137;
// %bb.203:                             // %pass3151
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r984, %r199, %r1;
	mul.wide.s32 	%rd196, %r984, 4;
	add.s64 	%rd198, %rd93, %rd196;
	st.shared.u32 	[%rd198], %r183;
	setp.eq.s32 	%p263, %r200, 999999999;
	@%p263 bra 	$L__BB0_138;
// %bb.204:                             // %pass3219
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r985, %r200, %r1;
	mul.wide.s32 	%rd199, %r985, 4;
	add.s64 	%rd201, %rd93, %rd199;
	st.shared.u32 	[%rd201], %r184;
	setp.eq.s32 	%p264, %r201, 999999999;
	@%p264 bra 	$L__BB0_139;
// %bb.205:                             // %pass3287
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r986, %r201, %r1;
	mul.wide.s32 	%rd202, %r986, 4;
	add.s64 	%rd204, %rd93, %rd202;
	st.shared.u32 	[%rd204], %r185;
	setp.eq.s32 	%p265, %r202, 999999999;
	@%p265 bra 	$L__BB0_140;
// %bb.206:                             // %pass3355
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r987, %r202, %r1;
	mul.wide.s32 	%rd205, %r987, 4;
	add.s64 	%rd207, %rd93, %rd205;
	st.shared.u32 	[%rd207], %r186;
	setp.eq.s32 	%p266, %r203, 999999999;
	@%p266 bra 	$L__BB0_141;
// %bb.207:                             // %pass3423
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r988, %r203, %r1;
	mul.wide.s32 	%rd208, %r988, 4;
	add.s64 	%rd210, %rd93, %rd208;
	st.shared.u32 	[%rd210], %r187;
	setp.eq.s32 	%p267, %r204, 999999999;
	@%p267 bra 	$L__BB0_142;
// %bb.208:                             // %pass3491
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r989, %r204, %r1;
	mul.wide.s32 	%rd211, %r989, 4;
	add.s64 	%rd213, %rd93, %rd211;
	st.shared.u32 	[%rd213], %r188;
	setp.eq.s32 	%p268, %r205, 999999999;
	@%p268 bra 	$L__BB0_143;
// %bb.209:                             // %pass3559
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r990, %r205, %r1;
	mul.wide.s32 	%rd214, %r990, 4;
	add.s64 	%rd216, %rd93, %rd214;
	st.shared.u32 	[%rd216], %r189;
	setp.eq.s32 	%p269, %r206, 999999999;
	@%p269 bra 	$L__BB0_144;
// %bb.210:                             // %pass3627
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r991, %r206, %r1;
	mul.wide.s32 	%rd217, %r991, 4;
	add.s64 	%rd219, %rd93, %rd217;
	st.shared.u32 	[%rd219], %r190;
	setp.eq.s32 	%p270, %r207, 999999999;
	@%p270 bra 	$L__BB0_145;
// %bb.211:                             // %pass3695
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r992, %r207, %r1;
	mul.wide.s32 	%rd220, %r992, 4;
	add.s64 	%rd222, %rd93, %rd220;
	st.shared.u32 	[%rd222], %r191;
	setp.eq.s32 	%p271, %r208, 999999999;
	@%p271 bra 	$L__BB0_146;
// %bb.212:                             // %pass3763
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r993, %r208, %r1;
	mul.wide.s32 	%rd223, %r993, 4;
	add.s64 	%rd225, %rd93, %rd223;
	st.shared.u32 	[%rd225], %r192;
	setp.eq.s32 	%p272, %r209, 999999999;
	@%p272 bra 	$L__BB0_147;
// %bb.213:                             // %pass3831
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r994, %r209, %r1;
	mul.wide.s32 	%rd226, %r994, 4;
	add.s64 	%rd228, %rd93, %rd226;
	st.shared.u32 	[%rd228], %r193;
	setp.eq.s32 	%p273, %r210, 999999999;
	@%p273 bra 	$L__BB0_148;
// %bb.214:                             // %pass3899
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r995, %r210, %r1;
	mul.wide.s32 	%rd229, %r995, 4;
	add.s64 	%rd231, %rd93, %rd229;
	st.shared.u32 	[%rd231], %r194;
	setp.eq.s32 	%p274, %r211, 999999999;
	@%p274 bra 	$L__BB0_149;
// %bb.215:                             // %pass3967
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r996, %r211, %r1;
	mul.wide.s32 	%rd232, %r996, 4;
	add.s64 	%rd234, %rd93, %rd232;
	st.shared.u32 	[%rd234], %r195;
	setp.eq.s32 	%p275, %r212, 999999999;
	@%p275 bra 	$L__BB0_150;
// %bb.216:                             // %pass4035
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r997, %r212, %r1;
	mul.wide.s32 	%rd235, %r997, 4;
	add.s64 	%rd237, %rd93, %rd235;
	st.shared.u32 	[%rd237], %r196;
	setp.eq.s32 	%p276, %r213, 999999999;
	@%p276 bra 	$L__BB0_151;
// %bb.217:                             // %pass4103
                                        //   in Loop: Header=BB0_200 Depth=1
	add.s32 	%r999, %r213, %r1;
	mul.wide.s32 	%rd238, %r999, 4;
	add.s64 	%rd240, %rd93, %rd238;
	st.shared.u32 	[%rd240], %r197;
	bar.sync 	0;
	ld.shared.u32 	%r214, [%rd35];
	ld.shared.u32 	%r215, [%rd36];
	ld.shared.u32 	%r216, [%rd37];
	ld.shared.u32 	%r217, [%rd38];
	ld.shared.u32 	%r218, [%rd39];
	ld.shared.u32 	%r219, [%rd40];
	ld.shared.u32 	%r220, [%rd41];
	ld.shared.u32 	%r221, [%rd42];
	ld.shared.u32 	%r222, [%rd43];
	ld.shared.u32 	%r223, [%rd44];
	ld.shared.u32 	%r224, [%rd45];
	ld.shared.u32 	%r225, [%rd46];
	ld.shared.u32 	%r226, [%rd47];
	ld.shared.u32 	%r227, [%rd48];
	ld.shared.u32 	%r228, [%rd49];
	ld.shared.u32 	%r229, [%rd50];
	bar.sync 	0;
	mov.u32 	%r3538, 16;
	bra.uni 	$L__BB0_218;
$L__BB0_152:                            // %L30881
                                        //   in Loop: Header=BB0_218 Depth=2
	bar.sync 	0;
	add.s32 	%r3538, %r3538, -8;
	setp.ne.s32 	%p314, %r3538, -16;
	@%p314 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_153;
$L__BB0_218:                            // %L12262
                                        //   Parent Loop BB0_200 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r3538, 16;
	selp.b32 	%r1392, %r214, 0, %p277;
	setp.eq.s32 	%p278, %r3538, 8;
	selp.b32 	%r1393, %r218, %r1392, %p278;
	setp.eq.s32 	%p279, %r3538, 0;
	selp.b32 	%r1394, %r222, %r1393, %p279;
	setp.eq.s32 	%p280, %r3538, -8;
	selp.b32 	%r1004, %r226, %r1394, %p280;
	selp.b32 	%r1395, %r215, 0, %p277;
	selp.b32 	%r1396, %r219, %r1395, %p278;
	selp.b32 	%r1397, %r223, %r1396, %p279;
	selp.b32 	%r1050, %r227, %r1397, %p280;
	selp.b32 	%r1398, %r216, 0, %p277;
	selp.b32 	%r1399, %r220, %r1398, %p278;
	selp.b32 	%r1400, %r224, %r1399, %p279;
	selp.b32 	%r1096, %r228, %r1400, %p280;
	selp.b32 	%r1401, %r217, 0, %p277;
	selp.b32 	%r1402, %r221, %r1401, %p278;
	selp.b32 	%r1403, %r225, %r1402, %p279;
	selp.b32 	%r1142, %r229, %r1403, %p280;
	// begin inline asm
	mov.b32 %r1005, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1016, {%rs40, %rs40};
	// end inline asm
	mov.u32 	%r1141, 983055;
	// begin inline asm
	lop3.b32 %r1002, %r1141, %r1004, %r1005, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1006, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1007, %r1005, %r1006;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1010, %r1002, %r1007;
	// end inline asm
	mov.u32 	%r1152, 15728880;
	// begin inline asm
	lop3.b32 %r1013, %r1152, %r1004, %r1016, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1017, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1018, %r1016, %r1017;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1021, %r1013, %r1018;
	// end inline asm
	// begin inline asm
	mov.b32 %r1051, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1062, {%rs40, %rs40};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1048, %r1141, %r1050, %r1051, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1052, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1053, %r1051, %r1052;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1056, %r1048, %r1053;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1059, %r1152, %r1050, %r1062, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1063, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1064, %r1062, %r1063;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1067, %r1059, %r1064;
	// end inline asm
	// begin inline asm
	mov.b32 %r1097, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1108, {%rs40, %rs40};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1094, %r1141, %r1096, %r1097, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1098, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1099, %r1097, %r1098;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1102, %r1094, %r1099;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1105, %r1152, %r1096, %r1108, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1109, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1110, %r1108, %r1109;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1113, %r1105, %r1110;
	// end inline asm
	// begin inline asm
	mov.b32 %r1143, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1154, {%rs40, %rs40};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1140, %r1141, %r1142, %r1143, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1144, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1145, %r1143, %r1144;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1148, %r1140, %r1145;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1151, %r1152, %r1142, %r1154, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1155, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1156, %r1154, %r1155;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1159, %r1151, %r1156;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1021;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1184, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1010;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1187, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1067;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1190, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1056;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1193, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1113;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1196, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1102;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1199, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1159;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1202, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1148;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1205, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1263, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1208, %r1209}, {%r362, %r365}, {%r1184}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1215, %r1216}, {%r362, %r365}, {%r1187}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1222, %r1223}, {%r362, %r365}, {%r1190}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1229, %r1230}, {%r362, %r365}, {%r1193}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1236, %r1237}, {%r362, %r365}, {%r1196}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1243, %r1244}, {%r362, %r365}, {%r1199}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1250, %r1251}, {%r362, %r365}, {%r1202}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1257, %r1258}, {%r362, %r365}, {%r1205}, {%r1263, %r1263};
	// end inline asm
	@%p1 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_219;
$L__BB0_220:                            // %pass5529
                                        //   in Loop: Header=BB0_218 Depth=2
	// begin inline asm
	neg.f16x2 %r1264, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1266, %r1264, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1269, %r400, %r1208, %r1266;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1273, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1275, %r1273, %r1216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r400, %r1215, %r1275;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1282, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1284, %r1282, %r1223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1287, %r400, %r1222, %r1284;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1291, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r1291, %r1230;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r400, %r1229, %r1293;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r1300, %r1237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r400, %r1236, %r1302;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1309, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1311, %r1309, %r1244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r400, %r1243, %r1311;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1318, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1320, %r1318, %r1251;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1323, %r400, %r1250, %r1320;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1327, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1329, %r1327, %r1258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1332, %r400, %r1257, %r1329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1336, %r403, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1339, %r400, %r1209, %r1336;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1343, %r403, %r1215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1346, %r400, %r1216, %r1343;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1350, %r403, %r1222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1353, %r400, %r1223, %r1350;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1357, %r403, %r1229;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1360, %r400, %r1230, %r1357;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1364, %r403, %r1236;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1367, %r400, %r1237, %r1364;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1371, %r403, %r1243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1374, %r400, %r1244, %r1371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1378, %r403, %r1250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1381, %r400, %r1251, %r1378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1385, %r403, %r1257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1388, %r400, %r1258, %r1385;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1477, %r1478}, {%r447, %r450}, {%r1269, %r1339}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1485, %r1486}, {%r447, %r450}, {%r1278, %r1346}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1493, %r1494}, {%r447, %r450}, {%r1287, %r1353}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1501, %r1502}, {%r447, %r450}, {%r1296, %r1360}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1509, %r1510}, {%r447, %r450}, {%r1305, %r1367}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1517, %r1518}, {%r447, %r450}, {%r1314, %r1374}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1525, %r1526}, {%r447, %r450}, {%r1323, %r1381}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1533, %r1534}, {%r447, %r450}, {%r1332, %r1388}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r230, %r1477, %r1478, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r231, %r1477, %r1478, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r232, %r1485, %r1486, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r233, %r1485, %r1486, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r234, %r1493, %r1494, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r235, %r1493, %r1494, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r236, %r1501, %r1502, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r237, %r1501, %r1502, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r238, %r1509, %r1510, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r239, %r1509, %r1510, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r240, %r1517, %r1518, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r241, %r1517, %r1518, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r242, %r1525, %r1526, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r243, %r1525, %r1526, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r244, %r1533, %r1534, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r245, %r1533, %r1534, %r893;
	// end inline asm
	st.shared.u32 	[%rd51], %r230;
	st.shared.u32 	[%rd53+16576], %r231;
	st.shared.u32 	[%rd53+64], %r232;
	st.shared.u32 	[%rd53+16640], %r233;
	st.shared.u32 	[%rd54], %r234;
	st.shared.u32 	[%rd55+16576], %r235;
	st.shared.u32 	[%rd55+64], %r236;
	st.shared.u32 	[%rd55+16640], %r237;
	st.shared.u32 	[%rd56], %r238;
	st.shared.u32 	[%rd57+16576], %r239;
	st.shared.u32 	[%rd57+64], %r240;
	st.shared.u32 	[%rd57+16640], %r241;
	st.shared.u32 	[%rd58], %r242;
	st.shared.u32 	[%rd59+16576], %r243;
	st.shared.u32 	[%rd59+64], %r244;
	st.shared.u32 	[%rd59+16640], %r245;
	@%p229 bra 	$L__BB0_222;
// %bb.221:                             // %pass7928
                                        //   in Loop: Header=BB0_218 Depth=2
	st.shared.u32 	[%rd51], %r230;
	st.shared.u32 	[%rd53+16576], %r231;
	st.shared.u32 	[%rd53+64], %r232;
	st.shared.u32 	[%rd53+16640], %r233;
	st.shared.u32 	[%rd54], %r234;
	st.shared.u32 	[%rd55+16576], %r235;
	st.shared.u32 	[%rd55+64], %r236;
	st.shared.u32 	[%rd55+16640], %r237;
	st.shared.u32 	[%rd56], %r238;
	st.shared.u32 	[%rd57+16576], %r239;
	st.shared.u32 	[%rd57+64], %r240;
	st.shared.u32 	[%rd57+16640], %r241;
	st.shared.u32 	[%rd58], %r242;
	st.shared.u32 	[%rd59+16576], %r243;
	st.shared.u32 	[%rd59+64], %r244;
	st.shared.u32 	[%rd59+16640], %r245;
$L__BB0_222:                            // %L21627
                                        //   in Loop: Header=BB0_218 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r1544, [%rd13];
	ld.shared.u32 	%r1551, [%rd14+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1561, %r1558}, {%r459, %r462}, {%r1544}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1570, %r1567}, {%r459, %r462}, {%r1551}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1554, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1556, %r1554, %r1558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r493, %r1561, %r1556;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1563, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1565, %r1563, %r1567;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1568, %r493, %r1570, %r1565;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1572, %r496, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1575, %r493, %r1558, %r1572;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1579, %r496, %r1570;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1582, %r493, %r1567, %r1579;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1605, %r1608}, {%r535, %r538}, {%r1559, %r1575}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1612, %r1616}, {%r535, %r538}, {%r1568, %r1582}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1604, %r1605, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1607, %r1608, %r1608, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1611, %r1612, %r1612, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1615, %r1616, %r1616, %r1611;
	// end inline asm
	mov.u32 	%r1620, 693446997;
	// begin inline asm
	fma.rn.f16x2 %r3559, %r1620, %r1615, %r3548;
	// end inline asm
	add.s32 	%r3557, %r3546, 1;
	setp.eq.s32 	%p282, %r3557, 3;
	@%p282 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_224;
$L__BB0_223:                            // %pass10360
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1624, %r3547, 20;
	or.b32  	%r1625, %r1624, %r178;
	or.b32  	%r1626, %r1625, %r179;
	or.b32  	%r1627, %r1626, %r3;
	cvt.u64.u32 	%rd243, %r1627;
	add.s64 	%rd244, %rd243, %rd15;
	shr.u64 	%rd245, %rd244, 34;
	add.s64 	%rd246, %rd244, %rd245;
	shr.s64 	%rd247, %rd246, 30;
	setp.lt.s64 	%p283, %rd244, 0;
	and.b64  	%rd248, %rd246, -1073741824;
	setp.ne.s64 	%p284, %rd248, %rd244;
	and.pred  	%p285, %p283, %p284;
	selp.u64 	%rd249, 1, 0, %p285;
	sub.s64 	%rd250, %rd249, %rd247;
	shl.b64 	%rd251, %rd250, 30;
	add.s64 	%rd252, %rd251, %rd244;
	shl.b64 	%rd253, %rd252, 2;
	add.s64 	%rd254, %rd4, %rd253;
	st.global.u32 	[%rd254], %r3559;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3557, 0;
	mov.u32 	%r3559, %r3557;
$L__BB0_224:                            // %pass10616
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1632, [%rd60];
	ld.shared.u32 	%r1639, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1649, %r1646}, {%r459, %r462}, {%r1632}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1658, %r1655}, {%r459, %r462}, {%r1639}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1642, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1644, %r1642, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1647, %r493, %r1649, %r1644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1651, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1653, %r1651, %r1655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1656, %r493, %r1658, %r1653;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1660, %r496, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1663, %r493, %r1646, %r1660;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1667, %r496, %r1658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1670, %r493, %r1655, %r1667;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1693, %r1696}, {%r535, %r538}, {%r1647, %r1663}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1700, %r1704}, {%r535, %r538}, {%r1656, %r1670}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1692, %r1693, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r1696, %r1696, %r1692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1699, %r1700, %r1700, %r1695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1703, %r1704, %r1704, %r1699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3562, %r1620, %r1703, %r3559;
	// end inline asm
	add.s32 	%r3560, %r3557, 1;
	setp.ne.s32 	%p286, %r3560, 3;
	@%p286 bra 	$L__BB0_226;
// %bb.225:                             // %pass10870
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1712, %r3547, 20;
	or.b32  	%r1713, %r1712, %r178;
	or.b32  	%r1714, %r1713, %r179;
	or.b32  	%r1715, %r1714, %r3;
	cvt.u64.u32 	%rd255, %r1715;
	add.s64 	%rd256, %rd255, %rd15;
	shr.u64 	%rd257, %rd256, 34;
	add.s64 	%rd258, %rd256, %rd257;
	shr.s64 	%rd259, %rd258, 30;
	setp.lt.s64 	%p287, %rd256, 0;
	and.b64  	%rd260, %rd258, -1073741824;
	setp.ne.s64 	%p288, %rd260, %rd256;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd261, 1, 0, %p289;
	sub.s64 	%rd262, %rd261, %rd259;
	shl.b64 	%rd263, %rd262, 30;
	add.s64 	%rd264, %rd263, %rd256;
	shl.b64 	%rd265, %rd264, 2;
	add.s64 	%rd266, %rd4, %rd265;
	st.global.u32 	[%rd266], %r3562;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3560, 0;
	mov.u32 	%r3562, %r3560;
$L__BB0_226:                            // %pass11126
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1720, [%rd62];
	ld.shared.u32 	%r1727, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1737, %r1734}, {%r459, %r462}, {%r1720}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1746, %r1743}, {%r459, %r462}, {%r1727}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1730, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1732, %r1730, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1735, %r493, %r1737, %r1732;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1739, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1741, %r1739, %r1743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r493, %r1746, %r1741;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1748, %r496, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1751, %r493, %r1734, %r1748;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1755, %r496, %r1746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1758, %r493, %r1743, %r1755;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1781, %r1784}, {%r535, %r538}, {%r1735, %r1751}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1788, %r1792}, {%r535, %r538}, {%r1744, %r1758}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1780, %r1781, %r1781;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1783, %r1784, %r1784, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1787, %r1788, %r1788, %r1783;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1791, %r1792, %r1792, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3565, %r1620, %r1791, %r3562;
	// end inline asm
	add.s32 	%r3563, %r3560, 1;
	setp.ne.s32 	%p290, %r3563, 3;
	@%p290 bra 	$L__BB0_228;
// %bb.227:                             // %pass11380
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1800, %r3547, 20;
	or.b32  	%r1801, %r1800, %r178;
	or.b32  	%r1802, %r1801, %r179;
	or.b32  	%r1803, %r1802, %r3;
	cvt.u64.u32 	%rd267, %r1803;
	add.s64 	%rd268, %rd267, %rd15;
	shr.u64 	%rd269, %rd268, 34;
	add.s64 	%rd270, %rd268, %rd269;
	shr.s64 	%rd271, %rd270, 30;
	setp.lt.s64 	%p291, %rd268, 0;
	and.b64  	%rd272, %rd270, -1073741824;
	setp.ne.s64 	%p292, %rd272, %rd268;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd273, 1, 0, %p293;
	sub.s64 	%rd274, %rd273, %rd271;
	shl.b64 	%rd275, %rd274, 30;
	add.s64 	%rd276, %rd275, %rd268;
	shl.b64 	%rd277, %rd276, 2;
	add.s64 	%rd278, %rd4, %rd277;
	st.global.u32 	[%rd278], %r3565;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3563, 0;
	mov.u32 	%r3565, %r3563;
$L__BB0_228:                            // %pass11636
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1808, [%rd64];
	ld.shared.u32 	%r1815, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1825, %r1822}, {%r459, %r462}, {%r1808}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1834, %r1831}, {%r459, %r462}, {%r1815}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1818, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r1818, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r493, %r1825, %r1820;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1827, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1829, %r1827, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r493, %r1834, %r1829;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1836, %r496, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1839, %r493, %r1822, %r1836;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1843, %r496, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1846, %r493, %r1831, %r1843;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1869, %r1872}, {%r535, %r538}, {%r1823, %r1839}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1876, %r1880}, {%r535, %r538}, {%r1832, %r1846}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1868, %r1869, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1871, %r1872, %r1872, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r1876, %r1876, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1879, %r1880, %r1880, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3568, %r1620, %r1879, %r3565;
	// end inline asm
	add.s32 	%r3566, %r3563, 1;
	setp.ne.s32 	%p294, %r3566, 3;
	@%p294 bra 	$L__BB0_230;
// %bb.229:                             // %pass11890
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1888, %r3547, 20;
	or.b32  	%r1889, %r1888, %r178;
	or.b32  	%r1890, %r1889, %r179;
	or.b32  	%r1891, %r1890, %r3;
	cvt.u64.u32 	%rd279, %r1891;
	add.s64 	%rd280, %rd279, %rd15;
	shr.u64 	%rd281, %rd280, 34;
	add.s64 	%rd282, %rd280, %rd281;
	shr.s64 	%rd283, %rd282, 30;
	setp.lt.s64 	%p295, %rd280, 0;
	and.b64  	%rd284, %rd282, -1073741824;
	setp.ne.s64 	%p296, %rd284, %rd280;
	and.pred  	%p297, %p295, %p296;
	selp.u64 	%rd285, 1, 0, %p297;
	sub.s64 	%rd286, %rd285, %rd283;
	shl.b64 	%rd287, %rd286, 30;
	add.s64 	%rd288, %rd287, %rd280;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r3568;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3566, 0;
	mov.u32 	%r3568, %r3566;
$L__BB0_230:                            // %pass12146
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1896, [%rd66];
	ld.shared.u32 	%r1903, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1913, %r1910}, {%r459, %r462}, {%r1896}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1922, %r1919}, {%r459, %r462}, {%r1903}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1906, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1908, %r1906, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1911, %r493, %r1913, %r1908;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1915, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1917, %r1915, %r1919;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1920, %r493, %r1922, %r1917;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1924, %r496, %r1913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1927, %r493, %r1910, %r1924;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1931, %r496, %r1922;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1934, %r493, %r1919, %r1931;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1957, %r1960}, {%r535, %r538}, {%r1911, %r1927}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1964, %r1968}, {%r535, %r538}, {%r1920, %r1934}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1956, %r1957, %r1957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r1960, %r1960, %r1956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1963, %r1964, %r1964, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r1968, %r1968, %r1963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3571, %r1620, %r1967, %r3568;
	// end inline asm
	add.s32 	%r3569, %r3566, 1;
	setp.ne.s32 	%p298, %r3569, 3;
	@%p298 bra 	$L__BB0_232;
// %bb.231:                             // %pass12400
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1976, %r3547, 20;
	or.b32  	%r1977, %r1976, %r178;
	or.b32  	%r1978, %r1977, %r179;
	or.b32  	%r1979, %r1978, %r3;
	cvt.u64.u32 	%rd291, %r1979;
	add.s64 	%rd292, %rd291, %rd15;
	shr.u64 	%rd293, %rd292, 34;
	add.s64 	%rd294, %rd292, %rd293;
	shr.s64 	%rd295, %rd294, 30;
	setp.lt.s64 	%p299, %rd292, 0;
	and.b64  	%rd296, %rd294, -1073741824;
	setp.ne.s64 	%p300, %rd296, %rd292;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd297, 1, 0, %p301;
	sub.s64 	%rd298, %rd297, %rd295;
	shl.b64 	%rd299, %rd298, 30;
	add.s64 	%rd300, %rd299, %rd292;
	shl.b64 	%rd301, %rd300, 2;
	add.s64 	%rd302, %rd4, %rd301;
	st.global.u32 	[%rd302], %r3571;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3569, 0;
	mov.u32 	%r3571, %r3569;
$L__BB0_232:                            // %pass12656
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1984, [%rd68];
	ld.shared.u32 	%r1991, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2001, %r1998}, {%r459, %r462}, {%r1984}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2010, %r2007}, {%r459, %r462}, {%r1991}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1994, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1996, %r1994, %r1998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r493, %r2001, %r1996;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2003, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2005, %r2003, %r2007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2008, %r493, %r2010, %r2005;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2012, %r496, %r2001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2015, %r493, %r1998, %r2012;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2019, %r496, %r2010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2022, %r493, %r2007, %r2019;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2045, %r2048}, {%r535, %r538}, {%r1999, %r2015}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2052, %r2056}, {%r535, %r538}, {%r2008, %r2022}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2044, %r2045, %r2045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2047, %r2048, %r2048, %r2044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2051, %r2052, %r2052, %r2047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2055, %r2056, %r2056, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3574, %r1620, %r2055, %r3571;
	// end inline asm
	add.s32 	%r3572, %r3569, 1;
	setp.ne.s32 	%p302, %r3572, 3;
	@%p302 bra 	$L__BB0_234;
// %bb.233:                             // %pass12910
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2064, %r3547, 20;
	or.b32  	%r2065, %r2064, %r178;
	or.b32  	%r2066, %r2065, %r179;
	or.b32  	%r2067, %r2066, %r3;
	cvt.u64.u32 	%rd303, %r2067;
	add.s64 	%rd304, %rd303, %rd15;
	shr.u64 	%rd305, %rd304, 34;
	add.s64 	%rd306, %rd304, %rd305;
	shr.s64 	%rd307, %rd306, 30;
	setp.lt.s64 	%p303, %rd304, 0;
	and.b64  	%rd308, %rd306, -1073741824;
	setp.ne.s64 	%p304, %rd308, %rd304;
	and.pred  	%p305, %p303, %p304;
	selp.u64 	%rd309, 1, 0, %p305;
	sub.s64 	%rd310, %rd309, %rd307;
	shl.b64 	%rd311, %rd310, 30;
	add.s64 	%rd312, %rd311, %rd304;
	shl.b64 	%rd313, %rd312, 2;
	add.s64 	%rd314, %rd4, %rd313;
	st.global.u32 	[%rd314], %r3574;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3572, 0;
	mov.u32 	%r3574, %r3572;
$L__BB0_234:                            // %pass13166
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r2072, [%rd70];
	ld.shared.u32 	%r2079, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2089, %r2086}, {%r459, %r462}, {%r2072}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2098, %r2095}, {%r459, %r462}, {%r2079}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2082, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2084, %r2082, %r2086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2087, %r493, %r2089, %r2084;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2091, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2093, %r2091, %r2095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r493, %r2098, %r2093;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2100, %r496, %r2089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2103, %r493, %r2086, %r2100;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2107, %r496, %r2098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r493, %r2095, %r2107;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2133, %r2136}, {%r535, %r538}, {%r2087, %r2103}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2140, %r2144}, {%r535, %r538}, {%r2096, %r2110}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2132, %r2133, %r2133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2135, %r2136, %r2136, %r2132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2139, %r2140, %r2140, %r2135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2143, %r2144, %r2144, %r2139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3577, %r1620, %r2143, %r3574;
	// end inline asm
	add.s32 	%r3575, %r3572, 1;
	setp.ne.s32 	%p306, %r3575, 3;
	@%p306 bra 	$L__BB0_236;
// %bb.235:                             // %pass13420
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2152, %r3547, 20;
	or.b32  	%r2153, %r2152, %r178;
	or.b32  	%r2154, %r2153, %r179;
	or.b32  	%r2155, %r2154, %r3;
	cvt.u64.u32 	%rd315, %r2155;
	add.s64 	%rd316, %rd315, %rd15;
	shr.u64 	%rd317, %rd316, 34;
	add.s64 	%rd318, %rd316, %rd317;
	shr.s64 	%rd319, %rd318, 30;
	setp.lt.s64 	%p307, %rd316, 0;
	and.b64  	%rd320, %rd318, -1073741824;
	setp.ne.s64 	%p308, %rd320, %rd316;
	and.pred  	%p309, %p307, %p308;
	selp.u64 	%rd321, 1, 0, %p309;
	sub.s64 	%rd322, %rd321, %rd319;
	shl.b64 	%rd323, %rd322, 30;
	add.s64 	%rd324, %rd323, %rd316;
	shl.b64 	%rd325, %rd324, 2;
	add.s64 	%rd326, %rd4, %rd325;
	st.global.u32 	[%rd326], %r3577;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3575, 0;
	mov.u32 	%r3577, %r3575;
$L__BB0_236:                            // %pass13676
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r2160, [%rd72];
	ld.shared.u32 	%r2167, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2177, %r2174}, {%r459, %r462}, {%r2160}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2186, %r2183}, {%r459, %r462}, {%r2167}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2170, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2172, %r2170, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r493, %r2177, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2179, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2181, %r2179, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2184, %r493, %r2186, %r2181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2188, %r496, %r2177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2191, %r493, %r2174, %r2188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2195, %r496, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2198, %r493, %r2183, %r2195;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2221, %r2224}, {%r535, %r538}, {%r2175, %r2191}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2228, %r2232}, {%r535, %r538}, {%r2184, %r2198}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2220, %r2221, %r2221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2223, %r2224, %r2224, %r2220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2227, %r2228, %r2228, %r2223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r2232, %r2232, %r2227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3548, %r1620, %r2231, %r3577;
	// end inline asm
	add.s32 	%r3546, %r3575, 1;
	setp.ne.s32 	%p310, %r3546, 3;
	@%p310 bra 	$L__BB0_152;
// %bb.237:                             // %pass13930
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2240, %r3547, 20;
	or.b32  	%r2241, %r2240, %r178;
	or.b32  	%r2242, %r2241, %r179;
	or.b32  	%r2243, %r2242, %r3;
	cvt.u64.u32 	%rd327, %r2243;
	add.s64 	%rd328, %rd327, %rd15;
	shr.u64 	%rd329, %rd328, 34;
	add.s64 	%rd330, %rd328, %rd329;
	shr.s64 	%rd331, %rd330, 30;
	setp.lt.s64 	%p311, %rd328, 0;
	and.b64  	%rd332, %rd330, -1073741824;
	setp.ne.s64 	%p312, %rd332, %rd328;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd333, 1, 0, %p313;
	sub.s64 	%rd334, %rd333, %rd331;
	shl.b64 	%rd335, %rd334, 30;
	add.s64 	%rd336, %rd335, %rd328;
	shl.b64 	%rd337, %rd336, 2;
	add.s64 	%rd338, %rd4, %rd337;
	st.global.u32 	[%rd338], %r3548;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3546, 0;
	mov.u32 	%r3548, %r3546;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L30902.preheader
                                        //   in Loop: Header=BB0_200 Depth=1
	or.b32  	%r2245, %r181, 64;
	add.s32 	%r2246, %r177, %r2245;
	mul.wide.u32 	%rd339, %r2246, 4;
	add.s64 	%rd7, %rd93, %rd339;
	cvt.u64.u32 	%rd341, %r2245;
	add.s64 	%rd342, %rd52, %rd341;
	shl.b64 	%rd343, %rd342, 2;
	add.s64 	%rd8, %rd93, %rd343;
	or.b32  	%r2247, %r181, 128;
	add.s32 	%r2248, %r177, %r2247;
	mul.wide.u32 	%rd344, %r2248, 4;
	add.s64 	%rd9, %rd93, %rd344;
	cvt.u64.u32 	%rd345, %r2247;
	add.s64 	%rd346, %rd52, %rd345;
	shl.b64 	%rd347, %rd346, 2;
	add.s64 	%rd10, %rd93, %rd347;
	or.b32  	%r2249, %r181, 192;
	add.s32 	%r2250, %r177, %r2249;
	mul.wide.u32 	%rd348, %r2250, 4;
	add.s64 	%rd11, %rd93, %rd348;
	cvt.u64.u32 	%rd349, %r2249;
	add.s64 	%rd350, %rd52, %rd349;
	shl.b64 	%rd351, %rd350, 2;
	add.s64 	%rd12, %rd93, %rd351;
	mov.u32 	%r3545, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_170:                            // %L49521
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3545, %r3545, -8;
	setp.ne.s32 	%p352, %r3545, -16;
	@%p352 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_171;
$L__BB0_154:                            // %L30902
                                        //   Parent Loop BB0_200 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p315, %r1, 16;
	setp.eq.s32 	%p316, %r3545, 16;
	selp.b32 	%r2779, %r214, 0, %p316;
	setp.eq.s32 	%p317, %r3545, 8;
	selp.b32 	%r2780, %r218, %r2779, %p317;
	setp.eq.s32 	%p318, %r3545, 0;
	selp.b32 	%r2781, %r222, %r2780, %p318;
	setp.eq.s32 	%p319, %r3545, -8;
	selp.b32 	%r2782, %r226, %r2781, %p319;
	selp.b32 	%r2783, %r215, 0, %p316;
	selp.b32 	%r2784, %r219, %r2783, %p317;
	selp.b32 	%r2785, %r223, %r2784, %p318;
	selp.b32 	%r2786, %r227, %r2785, %p319;
	selp.b32 	%r2787, %r216, 0, %p316;
	selp.b32 	%r2788, %r220, %r2787, %p317;
	selp.b32 	%r2789, %r224, %r2788, %p318;
	selp.b32 	%r2790, %r228, %r2789, %p319;
	selp.b32 	%r2791, %r217, 0, %p316;
	selp.b32 	%r2792, %r221, %r2791, %p317;
	selp.b32 	%r2793, %r225, %r2792, %p318;
	selp.b32 	%r2794, %r229, %r2793, %p319;
	// begin inline asm
	mov.b32 %r2278, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2289, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2277, %r2782, 8;
	// begin inline asm
	lop3.b32 %r2275, %r1141, %r2277, %r2278, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2279, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2280, %r2278, %r2279;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2283, %r2275, %r2280;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2286, %r1152, %r2277, %r2289, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2290, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2291, %r2289, %r2290;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2294, %r2286, %r2291;
	// end inline asm
	// begin inline asm
	mov.b32 %r2324, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2335, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2323, %r2786, 8;
	// begin inline asm
	lop3.b32 %r2321, %r1141, %r2323, %r2324, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2325, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2326, %r2324, %r2325;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2329, %r2321, %r2326;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2332, %r1152, %r2323, %r2335, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2336, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2337, %r2335, %r2336;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2340, %r2332, %r2337;
	// end inline asm
	// begin inline asm
	mov.b32 %r2370, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2381, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2369, %r2790, 8;
	// begin inline asm
	lop3.b32 %r2367, %r1141, %r2369, %r2370, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2371, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2372, %r2370, %r2371;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2375, %r2367, %r2372;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2378, %r1152, %r2369, %r2381, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2382, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2383, %r2381, %r2382;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2386, %r2378, %r2383;
	// end inline asm
	// begin inline asm
	mov.b32 %r2416, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2427, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2415, %r2794, 8;
	// begin inline asm
	lop3.b32 %r2413, %r1141, %r2415, %r2416, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2417, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2418, %r2416, %r2417;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2421, %r2413, %r2418;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2424, %r1152, %r2415, %r2427, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2428, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2429, %r2427, %r2428;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2432, %r2424, %r2429;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2294;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2435, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2283;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2438, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2340;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2441, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2329;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2444, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2386;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2447, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2375;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2450, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2432;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2453, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2421;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2456, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2522, %r2519}, {%r362, %r365}, {%r2435}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2531, %r2528}, {%r362, %r365}, {%r2438}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2540, %r2537}, {%r362, %r365}, {%r2441}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2549, %r2546}, {%r362, %r365}, {%r2444}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2558, %r2555}, {%r362, %r365}, {%r2447}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2567, %r2564}, {%r362, %r365}, {%r2450}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2576, %r2573}, {%r362, %r365}, {%r2453}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2585, %r2582}, {%r362, %r365}, {%r2456}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2515, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2517, %r2515, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2520, %r400, %r2522, %r2517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2524, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2526, %r2524, %r2528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2529, %r400, %r2531, %r2526;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2533, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2535, %r2533, %r2537;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2538, %r400, %r2540, %r2535;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2542, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2544, %r2542, %r2546;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r400, %r2549, %r2544;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2551, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2553, %r2551, %r2555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2556, %r400, %r2558, %r2553;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2560, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2562, %r2560, %r2564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2565, %r400, %r2567, %r2562;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2569, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2571, %r2569, %r2573;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2574, %r400, %r2576, %r2571;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2578, %r403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2580, %r2578, %r2582;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2583, %r400, %r2585, %r2580;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2587, %r403, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2590, %r400, %r2519, %r2587;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2594, %r403, %r2531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2597, %r400, %r2528, %r2594;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2601, %r403, %r2540;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2604, %r400, %r2537, %r2601;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2608, %r403, %r2549;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2611, %r400, %r2546, %r2608;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2615, %r403, %r2558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2618, %r400, %r2555, %r2615;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2622, %r403, %r2567;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2625, %r400, %r2564, %r2622;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2629, %r403, %r2576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2632, %r400, %r2573, %r2629;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2636, %r403, %r2585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2639, %r400, %r2582, %r2636;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2716, %r2717}, {%r447, %r450}, {%r2520, %r2590}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2724, %r2725}, {%r447, %r450}, {%r2529, %r2597}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2732, %r2733}, {%r447, %r450}, {%r2538, %r2604}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2740, %r2741}, {%r447, %r450}, {%r2547, %r2611}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2748, %r2749}, {%r447, %r450}, {%r2556, %r2618}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2756, %r2757}, {%r447, %r450}, {%r2565, %r2625}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2764, %r2765}, {%r447, %r450}, {%r2574, %r2632}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2772, %r2773}, {%r447, %r450}, {%r2583, %r2639}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2715, %r2716, %r2717, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2719, %r2716, %r2717, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2723, %r2724, %r2725, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2727, %r2724, %r2725, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2731, %r2732, %r2733, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2735, %r2732, %r2733, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2739, %r2740, %r2741, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2743, %r2740, %r2741, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2747, %r2748, %r2749, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2751, %r2748, %r2749, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2755, %r2756, %r2757, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2759, %r2756, %r2757, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2763, %r2764, %r2765, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2767, %r2764, %r2765, %r893;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2771, %r2772, %r2773, %r889;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2775, %r2772, %r2773, %r893;
	// end inline asm
	st.shared.u32 	[%rd51], %r2715;
	st.shared.u32 	[%rd53+16576], %r2719;
	st.shared.u32 	[%rd53+64], %r2723;
	st.shared.u32 	[%rd53+16640], %r2727;
	st.shared.u32 	[%rd7], %r2731;
	st.shared.u32 	[%rd8+16576], %r2735;
	st.shared.u32 	[%rd8+64], %r2739;
	st.shared.u32 	[%rd8+16640], %r2743;
	st.shared.u32 	[%rd9], %r2747;
	st.shared.u32 	[%rd10+16576], %r2751;
	st.shared.u32 	[%rd10+64], %r2755;
	st.shared.u32 	[%rd10+16640], %r2759;
	st.shared.u32 	[%rd11], %r2763;
	st.shared.u32 	[%rd12+16576], %r2767;
	st.shared.u32 	[%rd12+64], %r2771;
	st.shared.u32 	[%rd12+16640], %r2775;
	@%p315 bra 	$L__BB0_238;
	bra.uni 	$L__BB0_155;
$L__BB0_238:                            // %pass16478
                                        //   in Loop: Header=BB0_154 Depth=2
	st.shared.u32 	[%rd51], %r2715;
	st.shared.u32 	[%rd53+16576], %r2719;
	st.shared.u32 	[%rd53+64], %r2723;
	st.shared.u32 	[%rd53+16640], %r2727;
	st.shared.u32 	[%rd7], %r2731;
	st.shared.u32 	[%rd8+16576], %r2735;
	st.shared.u32 	[%rd8+64], %r2739;
	st.shared.u32 	[%rd8+16640], %r2743;
	st.shared.u32 	[%rd9], %r2747;
	st.shared.u32 	[%rd10+16576], %r2751;
	st.shared.u32 	[%rd10+64], %r2755;
	st.shared.u32 	[%rd10+16640], %r2759;
	st.shared.u32 	[%rd11], %r2763;
	st.shared.u32 	[%rd12+16576], %r2767;
	st.shared.u32 	[%rd12+64], %r2771;
	st.shared.u32 	[%rd12+16640], %r2775;
$L__BB0_155:                            // %L40267
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r2799, [%rd13];
	ld.shared.u32 	%r2806, [%rd14+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2816, %r2813}, {%r459, %r462}, {%r2799}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2825, %r2822}, {%r459, %r462}, {%r2806}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2809, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2811, %r2809, %r2813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2814, %r493, %r2816, %r2811;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2818, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2820, %r2818, %r2822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2823, %r493, %r2825, %r2820;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2827, %r496, %r2816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2830, %r493, %r2813, %r2827;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2834, %r496, %r2825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2837, %r493, %r2822, %r2834;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2860, %r2863}, {%r535, %r538}, {%r2814, %r2830}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2867, %r2871}, {%r535, %r538}, {%r2823, %r2837}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2859, %r2860, %r2860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r2863, %r2863, %r2859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2866, %r2867, %r2867, %r2862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2870, %r2871, %r2871, %r2866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3580, %r1620, %r2870, %r3548;
	// end inline asm
	add.s32 	%r3578, %r3546, 1;
	setp.eq.s32 	%p320, %r3578, 3;
	@%p320 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_157;
$L__BB0_156:                            // %pass18910
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2879, %r3547, 20;
	or.b32  	%r2880, %r2879, %r178;
	or.b32  	%r2881, %r2880, %r179;
	or.b32  	%r2882, %r2881, %r3;
	cvt.u64.u32 	%rd352, %r2882;
	add.s64 	%rd353, %rd352, %rd15;
	shr.u64 	%rd354, %rd353, 34;
	add.s64 	%rd355, %rd353, %rd354;
	shr.s64 	%rd356, %rd355, 30;
	setp.lt.s64 	%p321, %rd353, 0;
	and.b64  	%rd357, %rd355, -1073741824;
	setp.ne.s64 	%p322, %rd357, %rd353;
	and.pred  	%p323, %p321, %p322;
	selp.u64 	%rd358, 1, 0, %p323;
	sub.s64 	%rd359, %rd358, %rd356;
	shl.b64 	%rd360, %rd359, 30;
	add.s64 	%rd361, %rd360, %rd353;
	shl.b64 	%rd362, %rd361, 2;
	add.s64 	%rd363, %rd4, %rd362;
	st.global.u32 	[%rd363], %r3580;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3578, 0;
	mov.u32 	%r3580, %r3578;
$L__BB0_157:                            // %pass19166
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2887, [%rd60];
	ld.shared.u32 	%r2894, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2904, %r2901}, {%r459, %r462}, {%r2887}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2913, %r2910}, {%r459, %r462}, {%r2894}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2897, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2899, %r2897, %r2901;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2902, %r493, %r2904, %r2899;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2906, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2908, %r2906, %r2910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2911, %r493, %r2913, %r2908;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2915, %r496, %r2904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2918, %r493, %r2901, %r2915;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2922, %r496, %r2913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2925, %r493, %r2910, %r2922;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2948, %r2951}, {%r535, %r538}, {%r2902, %r2918}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2955, %r2959}, {%r535, %r538}, {%r2911, %r2925}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2947, %r2948, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2950, %r2951, %r2951, %r2947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2954, %r2955, %r2955, %r2950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r2959, %r2959, %r2954;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3583, %r1620, %r2958, %r3580;
	// end inline asm
	add.s32 	%r3581, %r3578, 1;
	setp.ne.s32 	%p324, %r3581, 3;
	@%p324 bra 	$L__BB0_159;
// %bb.158:                             // %pass19420
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2967, %r3547, 20;
	or.b32  	%r2968, %r2967, %r178;
	or.b32  	%r2969, %r2968, %r179;
	or.b32  	%r2970, %r2969, %r3;
	cvt.u64.u32 	%rd364, %r2970;
	add.s64 	%rd365, %rd364, %rd15;
	shr.u64 	%rd366, %rd365, 34;
	add.s64 	%rd367, %rd365, %rd366;
	shr.s64 	%rd368, %rd367, 30;
	setp.lt.s64 	%p325, %rd365, 0;
	and.b64  	%rd369, %rd367, -1073741824;
	setp.ne.s64 	%p326, %rd369, %rd365;
	and.pred  	%p327, %p325, %p326;
	selp.u64 	%rd370, 1, 0, %p327;
	sub.s64 	%rd371, %rd370, %rd368;
	shl.b64 	%rd372, %rd371, 30;
	add.s64 	%rd373, %rd372, %rd365;
	shl.b64 	%rd374, %rd373, 2;
	add.s64 	%rd375, %rd4, %rd374;
	st.global.u32 	[%rd375], %r3583;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3581, 0;
	mov.u32 	%r3583, %r3581;
$L__BB0_159:                            // %pass19676
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2975, [%rd62];
	ld.shared.u32 	%r2982, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2992, %r2989}, {%r459, %r462}, {%r2975}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3001, %r2998}, {%r459, %r462}, {%r2982}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2985, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2987, %r2985, %r2989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2990, %r493, %r2992, %r2987;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2994, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2996, %r2994, %r2998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2999, %r493, %r3001, %r2996;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3003, %r496, %r2992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3006, %r493, %r2989, %r3003;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3010, %r496, %r3001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3013, %r493, %r2998, %r3010;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3036, %r3039}, {%r535, %r538}, {%r2990, %r3006}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3043, %r3047}, {%r535, %r538}, {%r2999, %r3013}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3035, %r3036, %r3036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3038, %r3039, %r3039, %r3035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3042, %r3043, %r3043, %r3038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3046, %r3047, %r3047, %r3042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3586, %r1620, %r3046, %r3583;
	// end inline asm
	add.s32 	%r3584, %r3581, 1;
	setp.ne.s32 	%p328, %r3584, 3;
	@%p328 bra 	$L__BB0_161;
// %bb.160:                             // %pass19930
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3055, %r3547, 20;
	or.b32  	%r3056, %r3055, %r178;
	or.b32  	%r3057, %r3056, %r179;
	or.b32  	%r3058, %r3057, %r3;
	cvt.u64.u32 	%rd376, %r3058;
	add.s64 	%rd377, %rd376, %rd15;
	shr.u64 	%rd378, %rd377, 34;
	add.s64 	%rd379, %rd377, %rd378;
	shr.s64 	%rd380, %rd379, 30;
	setp.lt.s64 	%p329, %rd377, 0;
	and.b64  	%rd381, %rd379, -1073741824;
	setp.ne.s64 	%p330, %rd381, %rd377;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd382, 1, 0, %p331;
	sub.s64 	%rd383, %rd382, %rd380;
	shl.b64 	%rd384, %rd383, 30;
	add.s64 	%rd385, %rd384, %rd377;
	shl.b64 	%rd386, %rd385, 2;
	add.s64 	%rd387, %rd4, %rd386;
	st.global.u32 	[%rd387], %r3586;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3584, 0;
	mov.u32 	%r3586, %r3584;
$L__BB0_161:                            // %pass20186
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3063, [%rd64];
	ld.shared.u32 	%r3070, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3080, %r3077}, {%r459, %r462}, {%r3063}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3089, %r3086}, {%r459, %r462}, {%r3070}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3073, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3075, %r3073, %r3077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r493, %r3080, %r3075;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3082, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3084, %r3082, %r3086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3087, %r493, %r3089, %r3084;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3091, %r496, %r3080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3094, %r493, %r3077, %r3091;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3098, %r496, %r3089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3101, %r493, %r3086, %r3098;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3124, %r3127}, {%r535, %r538}, {%r3078, %r3094}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3131, %r3135}, {%r535, %r538}, {%r3087, %r3101}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3123, %r3124, %r3124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3126, %r3127, %r3127, %r3123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3130, %r3131, %r3131, %r3126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3134, %r3135, %r3135, %r3130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3589, %r1620, %r3134, %r3586;
	// end inline asm
	add.s32 	%r3587, %r3584, 1;
	setp.ne.s32 	%p332, %r3587, 3;
	@%p332 bra 	$L__BB0_163;
// %bb.162:                             // %pass20440
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3143, %r3547, 20;
	or.b32  	%r3144, %r3143, %r178;
	or.b32  	%r3145, %r3144, %r179;
	or.b32  	%r3146, %r3145, %r3;
	cvt.u64.u32 	%rd388, %r3146;
	add.s64 	%rd389, %rd388, %rd15;
	shr.u64 	%rd390, %rd389, 34;
	add.s64 	%rd391, %rd389, %rd390;
	shr.s64 	%rd392, %rd391, 30;
	setp.lt.s64 	%p333, %rd389, 0;
	and.b64  	%rd393, %rd391, -1073741824;
	setp.ne.s64 	%p334, %rd393, %rd389;
	and.pred  	%p335, %p333, %p334;
	selp.u64 	%rd394, 1, 0, %p335;
	sub.s64 	%rd395, %rd394, %rd392;
	shl.b64 	%rd396, %rd395, 30;
	add.s64 	%rd397, %rd396, %rd389;
	shl.b64 	%rd398, %rd397, 2;
	add.s64 	%rd399, %rd4, %rd398;
	st.global.u32 	[%rd399], %r3589;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3587, 0;
	mov.u32 	%r3589, %r3587;
$L__BB0_163:                            // %pass20696
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3151, [%rd66];
	ld.shared.u32 	%r3158, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3168, %r3165}, {%r459, %r462}, {%r3151}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3177, %r3174}, {%r459, %r462}, {%r3158}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3161, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3163, %r3161, %r3165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3166, %r493, %r3168, %r3163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3170, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3172, %r3170, %r3174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3175, %r493, %r3177, %r3172;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3179, %r496, %r3168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3182, %r493, %r3165, %r3179;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3186, %r496, %r3177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3189, %r493, %r3174, %r3186;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3212, %r3215}, {%r535, %r538}, {%r3166, %r3182}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3219, %r3223}, {%r535, %r538}, {%r3175, %r3189}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3211, %r3212, %r3212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3214, %r3215, %r3215, %r3211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3218, %r3219, %r3219, %r3214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3222, %r3223, %r3223, %r3218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3592, %r1620, %r3222, %r3589;
	// end inline asm
	add.s32 	%r3590, %r3587, 1;
	setp.ne.s32 	%p336, %r3590, 3;
	@%p336 bra 	$L__BB0_165;
// %bb.164:                             // %pass20950
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3231, %r3547, 20;
	or.b32  	%r3232, %r3231, %r178;
	or.b32  	%r3233, %r3232, %r179;
	or.b32  	%r3234, %r3233, %r3;
	cvt.u64.u32 	%rd400, %r3234;
	add.s64 	%rd401, %rd400, %rd15;
	shr.u64 	%rd402, %rd401, 34;
	add.s64 	%rd403, %rd401, %rd402;
	shr.s64 	%rd404, %rd403, 30;
	setp.lt.s64 	%p337, %rd401, 0;
	and.b64  	%rd405, %rd403, -1073741824;
	setp.ne.s64 	%p338, %rd405, %rd401;
	and.pred  	%p339, %p337, %p338;
	selp.u64 	%rd406, 1, 0, %p339;
	sub.s64 	%rd407, %rd406, %rd404;
	shl.b64 	%rd408, %rd407, 30;
	add.s64 	%rd409, %rd408, %rd401;
	shl.b64 	%rd410, %rd409, 2;
	add.s64 	%rd411, %rd4, %rd410;
	st.global.u32 	[%rd411], %r3592;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3590, 0;
	mov.u32 	%r3592, %r3590;
$L__BB0_165:                            // %pass21206
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3239, [%rd68];
	ld.shared.u32 	%r3246, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3256, %r3253}, {%r459, %r462}, {%r3239}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3265, %r3262}, {%r459, %r462}, {%r3246}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3249, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3251, %r3249, %r3253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3254, %r493, %r3256, %r3251;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3258, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3260, %r3258, %r3262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3263, %r493, %r3265, %r3260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3267, %r496, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3270, %r493, %r3253, %r3267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3274, %r496, %r3265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3277, %r493, %r3262, %r3274;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3300, %r3303}, {%r535, %r538}, {%r3254, %r3270}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3307, %r3311}, {%r535, %r538}, {%r3263, %r3277}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3299, %r3300, %r3300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3302, %r3303, %r3303, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3306, %r3307, %r3307, %r3302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3310, %r3311, %r3311, %r3306;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3595, %r1620, %r3310, %r3592;
	// end inline asm
	add.s32 	%r3593, %r3590, 1;
	setp.ne.s32 	%p340, %r3593, 3;
	@%p340 bra 	$L__BB0_167;
// %bb.166:                             // %pass21460
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3319, %r3547, 20;
	or.b32  	%r3320, %r3319, %r178;
	or.b32  	%r3321, %r3320, %r179;
	or.b32  	%r3322, %r3321, %r3;
	cvt.u64.u32 	%rd412, %r3322;
	add.s64 	%rd413, %rd412, %rd15;
	shr.u64 	%rd414, %rd413, 34;
	add.s64 	%rd415, %rd413, %rd414;
	shr.s64 	%rd416, %rd415, 30;
	setp.lt.s64 	%p341, %rd413, 0;
	and.b64  	%rd417, %rd415, -1073741824;
	setp.ne.s64 	%p342, %rd417, %rd413;
	and.pred  	%p343, %p341, %p342;
	selp.u64 	%rd418, 1, 0, %p343;
	sub.s64 	%rd419, %rd418, %rd416;
	shl.b64 	%rd420, %rd419, 30;
	add.s64 	%rd421, %rd420, %rd413;
	shl.b64 	%rd422, %rd421, 2;
	add.s64 	%rd423, %rd4, %rd422;
	st.global.u32 	[%rd423], %r3595;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3593, 0;
	mov.u32 	%r3595, %r3593;
$L__BB0_167:                            // %pass21716
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3327, [%rd70];
	ld.shared.u32 	%r3334, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3344, %r3341}, {%r459, %r462}, {%r3327}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3353, %r3350}, {%r459, %r462}, {%r3334}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3337, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3339, %r3337, %r3341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3342, %r493, %r3344, %r3339;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3346, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3348, %r3346, %r3350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3351, %r493, %r3353, %r3348;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3355, %r496, %r3344;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3358, %r493, %r3341, %r3355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3362, %r496, %r3353;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3365, %r493, %r3350, %r3362;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3388, %r3391}, {%r535, %r538}, {%r3342, %r3358}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3395, %r3399}, {%r535, %r538}, {%r3351, %r3365}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3387, %r3388, %r3388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3390, %r3391, %r3391, %r3387;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3394, %r3395, %r3395, %r3390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3398, %r3399, %r3399, %r3394;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3598, %r1620, %r3398, %r3595;
	// end inline asm
	add.s32 	%r3596, %r3593, 1;
	setp.ne.s32 	%p344, %r3596, 3;
	@%p344 bra 	$L__BB0_169;
// %bb.168:                             // %pass21970
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3407, %r3547, 20;
	or.b32  	%r3408, %r3407, %r178;
	or.b32  	%r3409, %r3408, %r179;
	or.b32  	%r3410, %r3409, %r3;
	cvt.u64.u32 	%rd424, %r3410;
	add.s64 	%rd425, %rd424, %rd15;
	shr.u64 	%rd426, %rd425, 34;
	add.s64 	%rd427, %rd425, %rd426;
	shr.s64 	%rd428, %rd427, 30;
	setp.lt.s64 	%p345, %rd425, 0;
	and.b64  	%rd429, %rd427, -1073741824;
	setp.ne.s64 	%p346, %rd429, %rd425;
	and.pred  	%p347, %p345, %p346;
	selp.u64 	%rd430, 1, 0, %p347;
	sub.s64 	%rd431, %rd430, %rd428;
	shl.b64 	%rd432, %rd431, 30;
	add.s64 	%rd433, %rd432, %rd425;
	shl.b64 	%rd434, %rd433, 2;
	add.s64 	%rd435, %rd4, %rd434;
	st.global.u32 	[%rd435], %r3598;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3596, 0;
	mov.u32 	%r3598, %r3596;
$L__BB0_169:                            // %pass22226
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3415, [%rd72];
	ld.shared.u32 	%r3422, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3432, %r3429}, {%r459, %r462}, {%r3415}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3441, %r3438}, {%r459, %r462}, {%r3422}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3425, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3427, %r3425, %r3429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3430, %r493, %r3432, %r3427;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3434, %r496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3436, %r3434, %r3438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3439, %r493, %r3441, %r3436;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3443, %r496, %r3432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3446, %r493, %r3429, %r3443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3450, %r496, %r3441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3453, %r493, %r3438, %r3450;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3476, %r3479}, {%r535, %r538}, {%r3430, %r3446}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3483, %r3487}, {%r535, %r538}, {%r3439, %r3453}, {%r1263, %r1263}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3475, %r3476, %r3476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3478, %r3479, %r3479, %r3475;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3482, %r3483, %r3483, %r3478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3486, %r3487, %r3487, %r3482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3548, %r1620, %r3486, %r3598;
	// end inline asm
	add.s32 	%r3546, %r3596, 1;
	setp.ne.s32 	%p348, %r3546, 3;
	@%p348 bra 	$L__BB0_170;
// %bb.239:                             // %pass22480
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3495, %r3547, 20;
	or.b32  	%r3496, %r3495, %r178;
	or.b32  	%r3497, %r3496, %r179;
	or.b32  	%r3498, %r3497, %r3;
	cvt.u64.u32 	%rd436, %r3498;
	add.s64 	%rd437, %rd436, %rd15;
	shr.u64 	%rd438, %rd437, 34;
	add.s64 	%rd439, %rd437, %rd438;
	shr.s64 	%rd440, %rd439, 30;
	setp.lt.s64 	%p349, %rd437, 0;
	and.b64  	%rd441, %rd439, -1073741824;
	setp.ne.s64 	%p350, %rd441, %rd437;
	and.pred  	%p351, %p349, %p350;
	selp.u64 	%rd442, 1, 0, %p351;
	sub.s64 	%rd443, %rd442, %rd440;
	shl.b64 	%rd444, %rd443, 30;
	add.s64 	%rd445, %rd444, %rd437;
	shl.b64 	%rd446, %rd445, 2;
	add.s64 	%rd447, %rd4, %rd446;
	st.global.u32 	[%rd447], %r3548;
	add.s32 	%r3547, %r3547, 1;
	mov.u32 	%r3546, %r1263;
	mov.u32 	%r3548, %r1263;
	bra.uni 	$L__BB0_170;
$L__BB0_172:                            // %L49552
	mov.u32 	%r3499, 0;
	st.global.u32 	[%rd6], %r3499;
	ret;
$L__BB0_219:                            // %post_box_union
	mov.u64 	%rd241, exception4380;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6855
	mov.u32 	%r3515, 5;
	st.global.u32 	[%rd6], %r3515;
	mov.u64 	%rd478, exception4332;
	cvta.global.u64 	%rd479, %rd478;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd479;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7011
	mov.u32 	%r3514, 5;
	st.global.u32 	[%rd6], %r3514;
	mov.u64 	%rd476, exception4332;
	cvta.global.u64 	%rd477, %rd476;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd477;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7167
	mov.u32 	%r3513, 5;
	st.global.u32 	[%rd6], %r3513;
	mov.u64 	%rd474, exception4332;
	cvta.global.u64 	%rd475, %rd474;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd475;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7323
	mov.u32 	%r3512, 5;
	st.global.u32 	[%rd6], %r3512;
	mov.u64 	%rd472, exception4332;
	cvta.global.u64 	%rd473, %rd472;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd473;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7479
	mov.u32 	%r3511, 5;
	st.global.u32 	[%rd6], %r3511;
	mov.u64 	%rd470, exception4332;
	cvta.global.u64 	%rd471, %rd470;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd471;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7635
	mov.u32 	%r3510, 5;
	st.global.u32 	[%rd6], %r3510;
	mov.u64 	%rd468, exception4332;
	cvta.global.u64 	%rd469, %rd468;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd469;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7791
	mov.u32 	%r3509, 5;
	st.global.u32 	[%rd6], %r3509;
	mov.u64 	%rd466, exception4332;
	cvta.global.u64 	%rd467, %rd466;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd467;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7947
	mov.u32 	%r3508, 5;
	st.global.u32 	[%rd6], %r3508;
	mov.u64 	%rd464, exception4332;
	cvta.global.u64 	%rd465, %rd464;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd465;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8103
	mov.u32 	%r3507, 5;
	st.global.u32 	[%rd6], %r3507;
	mov.u64 	%rd462, exception4332;
	cvta.global.u64 	%rd463, %rd462;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd463;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8259
	mov.u32 	%r3506, 5;
	st.global.u32 	[%rd6], %r3506;
	mov.u64 	%rd460, exception4332;
	cvta.global.u64 	%rd461, %rd460;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd461;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8415
	mov.u32 	%r3505, 5;
	st.global.u32 	[%rd6], %r3505;
	mov.u64 	%rd458, exception4332;
	cvta.global.u64 	%rd459, %rd458;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd459;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8571
	mov.u32 	%r3504, 5;
	st.global.u32 	[%rd6], %r3504;
	mov.u64 	%rd456, exception4332;
	cvta.global.u64 	%rd457, %rd456;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd457;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8727
	mov.u32 	%r3503, 5;
	st.global.u32 	[%rd6], %r3503;
	mov.u64 	%rd454, exception4332;
	cvta.global.u64 	%rd455, %rd454;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd455;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8883
	mov.u32 	%r3502, 5;
	st.global.u32 	[%rd6], %r3502;
	mov.u64 	%rd452, exception4332;
	cvta.global.u64 	%rd453, %rd452;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd453;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9039
	mov.u32 	%r3501, 5;
	st.global.u32 	[%rd6], %r3501;
	mov.u64 	%rd450, exception4332;
	cvta.global.u64 	%rd451, %rd450;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd451;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9195
	mov.u32 	%r3500, 5;
	st.global.u32 	[%rd6], %r3500;
	mov.u64 	%rd448, exception4332;
	cvta.global.u64 	%rd449, %rd448;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd449;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3517, 2;
	st.global.u32 	[%rd6], %r3517;
	mov.u64 	%rd482, exception4332;
	cvta.global.u64 	%rd483, %rd482;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd483;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3516, 3;
	st.global.u32 	[%rd6], %r3516;
	mov.u64 	%rd480, exception4332;
	cvta.global.u64 	%rd481, %rd480;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd481;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd80, exception1;
	cvta.global.u64 	%rd81, %rd80;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd81;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1153
	add.u64 	%rd79, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r4};
	st.local.v2.u32 	[%rd5+8], {%r2, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd85, __unnamed_1;
	cvta.global.u64 	%rd86, %rd85;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd79;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r548, [retval0+0];
	} // callseq 47
	mov.u32 	%r550, 4;
	st.global.u32 	[%rd6], %r550;
	mov.u64 	%rd88, exception4332;
	cvta.global.u64 	%rd89, %rd88;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd89;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r332;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
