// Seed: 1981531213
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  final @(posedge 1 or posedge id_2++) @(posedge id_1);
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd46
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_1[id_2 :-1] = id_6;
  assign id_4 = id_3;
  logic id_7;
  wire  id_8;
  ;
  wire id_9;
  logic [-1 : -1] id_10;
  module_0 modCall_1 (
      id_5,
      id_10
  );
endmodule
