<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/rtc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2rtc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rtc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for RTC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_RTC_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_RTC_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR RTC                                          */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- RTC_MODE0_CTRLA : (RTC Offset: 0x00) (R/W 16) MODE0 Control A -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_RESETVALUE            _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_CTRLA) MODE0 Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_SWRST_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_SWRST_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE0_CTRLA_SWRST_Pos)         </span><span class="comment">/* (RTC_MODE0_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_SWRST(value)          (RTC_MODE0_CTRLA_SWRST_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_ENABLE_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE0_CTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_ENABLE_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_CTRLA_ENABLE_Pos)        </span><span class="comment">/* (RTC_MODE0_CTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_ENABLE(value)         (RTC_MODE0_CTRLA_ENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE_Pos              _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE0_CTRLA) Operating Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE_Msk              (_UINT16_(0x3) &lt;&lt; RTC_MODE0_CTRLA_MODE_Pos)          </span><span class="comment">/* (RTC_MODE0_CTRLA) Operating Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE(value)           (RTC_MODE0_CTRLA_MODE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_MODE_Pos)) </span><span class="comment">/* Assigment of value for MODE in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_MODE_COUNT32_Val    _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 0: 32-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_MODE_COUNT16_Val    _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 1: 16-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_MODE_CLOCK_Val      _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 2: Clock/Calendar  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE_COUNT32          (RTC_MODE0_CTRLA_MODE_COUNT32_Val &lt;&lt; RTC_MODE0_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 0: 32-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE_COUNT16          (RTC_MODE0_CTRLA_MODE_COUNT16_Val &lt;&lt; RTC_MODE0_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 1: 16-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MODE_CLOCK            (RTC_MODE0_CTRLA_MODE_CLOCK_Val &lt;&lt; RTC_MODE0_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) Mode 2: Clock/Calendar Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MATCHCLR_Pos          _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE0_CTRLA) Clear on Match Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MATCHCLR_Msk          (_UINT16_(0x1) &lt;&lt; RTC_MODE0_CTRLA_MATCHCLR_Pos)      </span><span class="comment">/* (RTC_MODE0_CTRLA) Clear on Match Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_MATCHCLR(value)       (RTC_MODE0_CTRLA_MATCHCLR_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_MATCHCLR_Pos)) </span><span class="comment">/* Assigment of value for MATCHCLR in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_Pos         _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_CTRLA) Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_Msk         (_UINT16_(0xF) &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos)     </span><span class="comment">/* (RTC_MODE0_CTRLA) Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER(value)      (RTC_MODE0_CTRLA_PRESCALER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos)) </span><span class="comment">/* Assigment of value for PRESCALER in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_OFF_Val   _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV1_Val  _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV2_Val  _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV4_Val  _UINT16_(0x3)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV8_Val  _UINT16_(0x4)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV16_Val _UINT16_(0x5)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV32_Val _UINT16_(0x6)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV64_Val _UINT16_(0x7)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV128_Val _UINT16_(0x8)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV256_Val _UINT16_(0x9)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV512_Val _UINT16_(0xA)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define   RTC_MODE0_CTRLA_PRESCALER_DIV1024_Val _UINT16_(0xB)                                        </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_OFF         (RTC_MODE0_CTRLA_PRESCALER_OFF_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV1        (RTC_MODE0_CTRLA_PRESCALER_DIV1_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV2        (RTC_MODE0_CTRLA_PRESCALER_DIV2_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV4        (RTC_MODE0_CTRLA_PRESCALER_DIV4_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV8        (RTC_MODE0_CTRLA_PRESCALER_DIV8_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV16       (RTC_MODE0_CTRLA_PRESCALER_DIV16_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV32       (RTC_MODE0_CTRLA_PRESCALER_DIV32_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV64       (RTC_MODE0_CTRLA_PRESCALER_DIV64_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV128      (RTC_MODE0_CTRLA_PRESCALER_DIV128_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV256      (RTC_MODE0_CTRLA_PRESCALER_DIV256_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV512      (RTC_MODE0_CTRLA_PRESCALER_DIV512_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_PRESCALER_DIV1024     (RTC_MODE0_CTRLA_PRESCALER_DIV1024_Val &lt;&lt; RTC_MODE0_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE0_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_COUNTSYNC_Pos         _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE0_CTRLA) Count Read Synchronization Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_COUNTSYNC_Msk         (_UINT16_(0x1) &lt;&lt; RTC_MODE0_CTRLA_COUNTSYNC_Pos)     </span><span class="comment">/* (RTC_MODE0_CTRLA) Count Read Synchronization Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_COUNTSYNC(value)      (RTC_MODE0_CTRLA_COUNTSYNC_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_CTRLA_COUNTSYNC_Pos)) </span><span class="comment">/* Assigment of value for COUNTSYNC in the RTC_MODE0_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_Msk                   _UINT16_(0x8F8F)                                     </span><span class="comment">/* (RTC_MODE0_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* -------- RTC_MODE1_CTRLA : (RTC Offset: 0x00) (R/W 16) MODE1 Control A -------- */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_RESETVALUE            _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_CTRLA) MODE1 Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_SWRST_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_SWRST_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE1_CTRLA_SWRST_Pos)         </span><span class="comment">/* (RTC_MODE1_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_SWRST(value)          (RTC_MODE1_CTRLA_SWRST_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE1_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_ENABLE_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE1_CTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_ENABLE_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_CTRLA_ENABLE_Pos)        </span><span class="comment">/* (RTC_MODE1_CTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_ENABLE(value)         (RTC_MODE1_CTRLA_ENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_CTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE1_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE_Pos              _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE1_CTRLA) Operating Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE_Msk              (_UINT16_(0x3) &lt;&lt; RTC_MODE1_CTRLA_MODE_Pos)          </span><span class="comment">/* (RTC_MODE1_CTRLA) Operating Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE(value)           (RTC_MODE1_CTRLA_MODE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_CTRLA_MODE_Pos)) </span><span class="comment">/* Assigment of value for MODE in the RTC_MODE1_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_MODE_COUNT32_Val    _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 0: 32-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_MODE_COUNT16_Val    _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 1: 16-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_MODE_CLOCK_Val      _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 2: Clock/Calendar  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE_COUNT32          (RTC_MODE1_CTRLA_MODE_COUNT32_Val &lt;&lt; RTC_MODE1_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 0: 32-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE_COUNT16          (RTC_MODE1_CTRLA_MODE_COUNT16_Val &lt;&lt; RTC_MODE1_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 1: 16-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_MODE_CLOCK            (RTC_MODE1_CTRLA_MODE_CLOCK_Val &lt;&lt; RTC_MODE1_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) Mode 2: Clock/Calendar Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_Pos         _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_CTRLA) Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_Msk         (_UINT16_(0xF) &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos)     </span><span class="comment">/* (RTC_MODE1_CTRLA) Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER(value)      (RTC_MODE1_CTRLA_PRESCALER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos)) </span><span class="comment">/* Assigment of value for PRESCALER in the RTC_MODE1_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_OFF_Val   _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV1_Val  _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV2_Val  _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV4_Val  _UINT16_(0x3)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV8_Val  _UINT16_(0x4)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV16_Val _UINT16_(0x5)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV32_Val _UINT16_(0x6)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV64_Val _UINT16_(0x7)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV128_Val _UINT16_(0x8)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV256_Val _UINT16_(0x9)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV512_Val _UINT16_(0xA)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define   RTC_MODE1_CTRLA_PRESCALER_DIV1024_Val _UINT16_(0xB)                                        </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_OFF         (RTC_MODE1_CTRLA_PRESCALER_OFF_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV1        (RTC_MODE1_CTRLA_PRESCALER_DIV1_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV2        (RTC_MODE1_CTRLA_PRESCALER_DIV2_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV4        (RTC_MODE1_CTRLA_PRESCALER_DIV4_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV8        (RTC_MODE1_CTRLA_PRESCALER_DIV8_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV16       (RTC_MODE1_CTRLA_PRESCALER_DIV16_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV32       (RTC_MODE1_CTRLA_PRESCALER_DIV32_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV64       (RTC_MODE1_CTRLA_PRESCALER_DIV64_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV128      (RTC_MODE1_CTRLA_PRESCALER_DIV128_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV256      (RTC_MODE1_CTRLA_PRESCALER_DIV256_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV512      (RTC_MODE1_CTRLA_PRESCALER_DIV512_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_PRESCALER_DIV1024     (RTC_MODE1_CTRLA_PRESCALER_DIV1024_Val &lt;&lt; RTC_MODE1_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE1_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_COUNTSYNC_Pos         _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE1_CTRLA) Count Read Synchronization Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_COUNTSYNC_Msk         (_UINT16_(0x1) &lt;&lt; RTC_MODE1_CTRLA_COUNTSYNC_Pos)     </span><span class="comment">/* (RTC_MODE1_CTRLA) Count Read Synchronization Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_COUNTSYNC(value)      (RTC_MODE1_CTRLA_COUNTSYNC_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_CTRLA_COUNTSYNC_Pos)) </span><span class="comment">/* Assigment of value for COUNTSYNC in the RTC_MODE1_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_Msk                   _UINT16_(0x8F0F)                                     </span><span class="comment">/* (RTC_MODE1_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* -------- RTC_MODE2_CTRLA : (RTC Offset: 0x00) (R/W 16) MODE2 Control A -------- */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_RESETVALUE            _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_CTRLA) MODE2 Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_SWRST_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_SWRST_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE2_CTRLA_SWRST_Pos)         </span><span class="comment">/* (RTC_MODE2_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_SWRST(value)          (RTC_MODE2_CTRLA_SWRST_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_ENABLE_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_ENABLE_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_CTRLA_ENABLE_Pos)        </span><span class="comment">/* (RTC_MODE2_CTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_ENABLE(value)         (RTC_MODE2_CTRLA_ENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE_Pos              _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Operating Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE_Msk              (_UINT16_(0x3) &lt;&lt; RTC_MODE2_CTRLA_MODE_Pos)          </span><span class="comment">/* (RTC_MODE2_CTRLA) Operating Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE(value)           (RTC_MODE2_CTRLA_MODE_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_MODE_Pos)) </span><span class="comment">/* Assigment of value for MODE in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_MODE_COUNT32_Val    _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 0: 32-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_MODE_COUNT16_Val    _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 1: 16-bit Counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_MODE_CLOCK_Val      _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 2: Clock/Calendar  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE_COUNT32          (RTC_MODE2_CTRLA_MODE_COUNT32_Val &lt;&lt; RTC_MODE2_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 0: 32-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE_COUNT16          (RTC_MODE2_CTRLA_MODE_COUNT16_Val &lt;&lt; RTC_MODE2_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 1: 16-bit Counter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MODE_CLOCK            (RTC_MODE2_CTRLA_MODE_CLOCK_Val &lt;&lt; RTC_MODE2_CTRLA_MODE_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) Mode 2: Clock/Calendar Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLKREP_Pos            _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Clock Representation Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLKREP_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_CTRLA_CLKREP_Pos)        </span><span class="comment">/* (RTC_MODE2_CTRLA) Clock Representation Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLKREP(value)         (RTC_MODE2_CTRLA_CLKREP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_CLKREP_Pos)) </span><span class="comment">/* Assigment of value for CLKREP in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MATCHCLR_Pos          _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Clear on Match Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MATCHCLR_Msk          (_UINT16_(0x1) &lt;&lt; RTC_MODE2_CTRLA_MATCHCLR_Pos)      </span><span class="comment">/* (RTC_MODE2_CTRLA) Clear on Match Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_MATCHCLR(value)       (RTC_MODE2_CTRLA_MATCHCLR_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_MATCHCLR_Pos)) </span><span class="comment">/* Assigment of value for MATCHCLR in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_Pos         _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_CTRLA) Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_Msk         (_UINT16_(0xF) &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos)     </span><span class="comment">/* (RTC_MODE2_CTRLA) Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER(value)      (RTC_MODE2_CTRLA_PRESCALER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos)) </span><span class="comment">/* Assigment of value for PRESCALER in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_OFF_Val   _UINT16_(0x0)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV1_Val  _UINT16_(0x1)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV2_Val  _UINT16_(0x2)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV4_Val  _UINT16_(0x3)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV8_Val  _UINT16_(0x4)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV16_Val _UINT16_(0x5)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV32_Val _UINT16_(0x6)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV64_Val _UINT16_(0x7)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV128_Val _UINT16_(0x8)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV256_Val _UINT16_(0x9)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV512_Val _UINT16_(0xA)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CTRLA_PRESCALER_DIV1024_Val _UINT16_(0xB)                                        </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_OFF         (RTC_MODE2_CTRLA_PRESCALER_OFF_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV1        (RTC_MODE2_CTRLA_PRESCALER_DIV1_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV2        (RTC_MODE2_CTRLA_PRESCALER_DIV2_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV4        (RTC_MODE2_CTRLA_PRESCALER_DIV4_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV8        (RTC_MODE2_CTRLA_PRESCALER_DIV8_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV16       (RTC_MODE2_CTRLA_PRESCALER_DIV16_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV32       (RTC_MODE2_CTRLA_PRESCALER_DIV32_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV64       (RTC_MODE2_CTRLA_PRESCALER_DIV64_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV128      (RTC_MODE2_CTRLA_PRESCALER_DIV128_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV256      (RTC_MODE2_CTRLA_PRESCALER_DIV256_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV512      (RTC_MODE2_CTRLA_PRESCALER_DIV512_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_PRESCALER_DIV1024     (RTC_MODE2_CTRLA_PRESCALER_DIV1024_Val &lt;&lt; RTC_MODE2_CTRLA_PRESCALER_Pos) </span><span class="comment">/* (RTC_MODE2_CTRLA) CLK_RTC_CNT = GCLK_RTC/1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLOCKSYNC_Pos         _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE2_CTRLA) Clock Read Synchronization Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLOCKSYNC_Msk         (_UINT16_(0x1) &lt;&lt; RTC_MODE2_CTRLA_CLOCKSYNC_Pos)     </span><span class="comment">/* (RTC_MODE2_CTRLA) Clock Read Synchronization Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_CLOCKSYNC(value)      (RTC_MODE2_CTRLA_CLOCKSYNC_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_CTRLA_CLOCKSYNC_Pos)) </span><span class="comment">/* Assigment of value for CLOCKSYNC in the RTC_MODE2_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_Msk                   _UINT16_(0x8FCF)                                     </span><span class="comment">/* (RTC_MODE2_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* -------- RTC_MODE0_EVCTRL : (RTC Offset: 0x04) (R/W 32) MODE0 Event Control -------- */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_EVCTRL) MODE0 Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO0_Pos           _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO0_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO0_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO0(value)        (RTC_MODE0_EVCTRL_PEREO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO0_Pos)) </span><span class="comment">/* Assigment of value for PEREO0 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO1_Pos           _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 1 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO1_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO1_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 1 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO1(value)        (RTC_MODE0_EVCTRL_PEREO1_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO1_Pos)) </span><span class="comment">/* Assigment of value for PEREO1 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO2_Pos           _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 2 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO2_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO2_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 2 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO2(value)        (RTC_MODE0_EVCTRL_PEREO2_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO2_Pos)) </span><span class="comment">/* Assigment of value for PEREO2 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO3_Pos           _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 3 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO3_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO3_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 3 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO3(value)        (RTC_MODE0_EVCTRL_PEREO3_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO3_Pos)) </span><span class="comment">/* Assigment of value for PEREO3 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO4_Pos           _UINT32_(4)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 4 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO4_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO4_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 4 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO4(value)        (RTC_MODE0_EVCTRL_PEREO4_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO4_Pos)) </span><span class="comment">/* Assigment of value for PEREO4 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO5_Pos           _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 5 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO5_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO5_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 5 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO5(value)        (RTC_MODE0_EVCTRL_PEREO5_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO5_Pos)) </span><span class="comment">/* Assigment of value for PEREO5 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO6_Pos           _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 6 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO6_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO6_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 6 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO6(value)        (RTC_MODE0_EVCTRL_PEREO6_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO6_Pos)) </span><span class="comment">/* Assigment of value for PEREO6 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO7_Pos           _UINT32_(7)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 7 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO7_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_PEREO7_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Periodic Interval 7 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO7(value)        (RTC_MODE0_EVCTRL_PEREO7_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO7_Pos)) </span><span class="comment">/* Assigment of value for PEREO7 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO0_Pos           _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL) Compare 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO0_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_CMPEO0_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL) Compare 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO0(value)        (RTC_MODE0_EVCTRL_CMPEO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_CMPEO0_Pos)) </span><span class="comment">/* Assigment of value for CMPEO0 in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_OVFEO_Pos            _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE0_EVCTRL) Overflow Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_OVFEO_Msk            (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_OVFEO_Pos)        </span><span class="comment">/* (RTC_MODE0_EVCTRL) Overflow Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_OVFEO(value)         (RTC_MODE0_EVCTRL_OVFEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_OVFEO_Pos)) </span><span class="comment">/* Assigment of value for OVFEO in the RTC_MODE0_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_Msk                  _UINT32_(0x000081FF)                                 </span><span class="comment">/* (RTC_MODE0_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO_Pos            _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL Position) Periodic Interval x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO_Msk            (_UINT32_(0xFF) &lt;&lt; RTC_MODE0_EVCTRL_PEREO_Pos)       </span><span class="comment">/* (RTC_MODE0_EVCTRL Mask) PEREO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_PEREO(value)         (RTC_MODE0_EVCTRL_PEREO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_PEREO_Pos)) </span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO_Pos            _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE0_EVCTRL Position) Compare x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO_Msk            (_UINT32_(0x1) &lt;&lt; RTC_MODE0_EVCTRL_CMPEO_Pos)        </span><span class="comment">/* (RTC_MODE0_EVCTRL Mask) CMPEO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_CMPEO(value)         (RTC_MODE0_EVCTRL_CMPEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_EVCTRL_CMPEO_Pos)) </span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* -------- RTC_MODE1_EVCTRL : (RTC Offset: 0x04) (R/W 32) MODE1 Event Control -------- */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_EVCTRL) MODE1 Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO0_Pos           _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO0_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO0_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO0(value)        (RTC_MODE1_EVCTRL_PEREO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO0_Pos)) </span><span class="comment">/* Assigment of value for PEREO0 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO1_Pos           _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 1 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO1_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO1_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 1 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO1(value)        (RTC_MODE1_EVCTRL_PEREO1_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO1_Pos)) </span><span class="comment">/* Assigment of value for PEREO1 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO2_Pos           _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 2 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO2_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO2_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 2 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO2(value)        (RTC_MODE1_EVCTRL_PEREO2_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO2_Pos)) </span><span class="comment">/* Assigment of value for PEREO2 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO3_Pos           _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 3 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO3_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO3_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 3 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO3(value)        (RTC_MODE1_EVCTRL_PEREO3_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO3_Pos)) </span><span class="comment">/* Assigment of value for PEREO3 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO4_Pos           _UINT32_(4)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 4 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO4_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO4_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 4 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO4(value)        (RTC_MODE1_EVCTRL_PEREO4_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO4_Pos)) </span><span class="comment">/* Assigment of value for PEREO4 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO5_Pos           _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 5 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO5_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO5_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 5 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO5(value)        (RTC_MODE1_EVCTRL_PEREO5_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO5_Pos)) </span><span class="comment">/* Assigment of value for PEREO5 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO6_Pos           _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 6 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO6_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO6_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 6 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO6(value)        (RTC_MODE1_EVCTRL_PEREO6_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO6_Pos)) </span><span class="comment">/* Assigment of value for PEREO6 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO7_Pos           _UINT32_(7)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 7 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO7_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_PEREO7_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Periodic Interval 7 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO7(value)        (RTC_MODE1_EVCTRL_PEREO7_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO7_Pos)) </span><span class="comment">/* Assigment of value for PEREO7 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO0_Pos           _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Compare 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO0_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO0_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Compare 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO0(value)        (RTC_MODE1_EVCTRL_CMPEO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO0_Pos)) </span><span class="comment">/* Assigment of value for CMPEO0 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO1_Pos           _UINT32_(9)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL) Compare 1 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO1_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO1_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL) Compare 1 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO1(value)        (RTC_MODE1_EVCTRL_CMPEO1_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO1_Pos)) </span><span class="comment">/* Assigment of value for CMPEO1 in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_OVFEO_Pos            _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE1_EVCTRL) Overflow Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_OVFEO_Msk            (_UINT32_(0x1) &lt;&lt; RTC_MODE1_EVCTRL_OVFEO_Pos)        </span><span class="comment">/* (RTC_MODE1_EVCTRL) Overflow Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_OVFEO(value)         (RTC_MODE1_EVCTRL_OVFEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_OVFEO_Pos)) </span><span class="comment">/* Assigment of value for OVFEO in the RTC_MODE1_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_Msk                  _UINT32_(0x000083FF)                                 </span><span class="comment">/* (RTC_MODE1_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO_Pos            _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL Position) Periodic Interval x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO_Msk            (_UINT32_(0xFF) &lt;&lt; RTC_MODE1_EVCTRL_PEREO_Pos)       </span><span class="comment">/* (RTC_MODE1_EVCTRL Mask) PEREO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_PEREO(value)         (RTC_MODE1_EVCTRL_PEREO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_PEREO_Pos)) </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO_Pos            _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE1_EVCTRL Position) Compare x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO_Msk            (_UINT32_(0x3) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO_Pos)        </span><span class="comment">/* (RTC_MODE1_EVCTRL Mask) CMPEO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_CMPEO(value)         (RTC_MODE1_EVCTRL_CMPEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_EVCTRL_CMPEO_Pos)) </span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* -------- RTC_MODE2_EVCTRL : (RTC Offset: 0x04) (R/W 32) MODE2 Event Control -------- */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_EVCTRL) MODE2 Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO0_Pos           _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO0_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO0_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO0(value)        (RTC_MODE2_EVCTRL_PEREO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO0_Pos)) </span><span class="comment">/* Assigment of value for PEREO0 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO1_Pos           _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 1 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO1_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO1_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 1 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO1(value)        (RTC_MODE2_EVCTRL_PEREO1_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO1_Pos)) </span><span class="comment">/* Assigment of value for PEREO1 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO2_Pos           _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 2 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO2_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO2_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 2 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO2(value)        (RTC_MODE2_EVCTRL_PEREO2_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO2_Pos)) </span><span class="comment">/* Assigment of value for PEREO2 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO3_Pos           _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 3 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO3_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO3_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 3 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO3(value)        (RTC_MODE2_EVCTRL_PEREO3_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO3_Pos)) </span><span class="comment">/* Assigment of value for PEREO3 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO4_Pos           _UINT32_(4)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 4 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO4_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO4_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 4 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO4(value)        (RTC_MODE2_EVCTRL_PEREO4_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO4_Pos)) </span><span class="comment">/* Assigment of value for PEREO4 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO5_Pos           _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 5 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO5_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO5_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 5 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO5(value)        (RTC_MODE2_EVCTRL_PEREO5_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO5_Pos)) </span><span class="comment">/* Assigment of value for PEREO5 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO6_Pos           _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 6 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO6_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO6_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 6 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO6(value)        (RTC_MODE2_EVCTRL_PEREO6_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO6_Pos)) </span><span class="comment">/* Assigment of value for PEREO6 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO7_Pos           _UINT32_(7)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 7 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO7_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_PEREO7_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL) Periodic Interval 7 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO7(value)        (RTC_MODE2_EVCTRL_PEREO7_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO7_Pos)) </span><span class="comment">/* Assigment of value for PEREO7 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO0_Pos         _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL) Alarm 0 Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO0_Msk         (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_ALARMEO0_Pos)     </span><span class="comment">/* (RTC_MODE2_EVCTRL) Alarm 0 Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO0(value)      (RTC_MODE2_EVCTRL_ALARMEO0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_ALARMEO0_Pos)) </span><span class="comment">/* Assigment of value for ALARMEO0 in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_OVFEO_Pos            _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE2_EVCTRL) Overflow Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_OVFEO_Msk            (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_OVFEO_Pos)        </span><span class="comment">/* (RTC_MODE2_EVCTRL) Overflow Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_OVFEO(value)         (RTC_MODE2_EVCTRL_OVFEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_OVFEO_Pos)) </span><span class="comment">/* Assigment of value for OVFEO in the RTC_MODE2_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_Msk                  _UINT32_(0x000081FF)                                 </span><span class="comment">/* (RTC_MODE2_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO_Pos            _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL Position) Periodic Interval x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO_Msk            (_UINT32_(0xFF) &lt;&lt; RTC_MODE2_EVCTRL_PEREO_Pos)       </span><span class="comment">/* (RTC_MODE2_EVCTRL Mask) PEREO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_PEREO(value)         (RTC_MODE2_EVCTRL_PEREO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_PEREO_Pos)) </span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO_Pos          _UINT32_(8)                                          </span><span class="comment">/* (RTC_MODE2_EVCTRL Position) Alarm x Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE2_EVCTRL_ALARMEO_Pos)      </span><span class="comment">/* (RTC_MODE2_EVCTRL Mask) ALARMEO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_ALARMEO(value)       (RTC_MODE2_EVCTRL_ALARMEO_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_EVCTRL_ALARMEO_Pos)) </span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* -------- RTC_MODE0_INTENCLR : (RTC Offset: 0x08) (R/W 16) MODE0 Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_INTENCLR) MODE0 Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER0_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER0(value)        (RTC_MODE0_INTENCLR_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER1_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER1(value)        (RTC_MODE0_INTENCLR_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 2 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER2_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 2 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER2(value)        (RTC_MODE0_INTENCLR_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 3 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER3_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 3 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER3(value)        (RTC_MODE0_INTENCLR_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 4 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER4_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 4 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER4(value)        (RTC_MODE0_INTENCLR_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 5 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER5_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 5 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER5(value)        (RTC_MODE0_INTENCLR_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 6 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER6_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 6 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER6(value)        (RTC_MODE0_INTENCLR_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 7 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_PER7_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Periodic Interval 7 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER7(value)        (RTC_MODE0_INTENCLR_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP0_Pos           _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR) Compare 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_CMP0_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR) Compare 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP0(value)        (RTC_MODE0_INTENCLR_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE0_INTENCLR) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_OVF_Pos)        </span><span class="comment">/* (RTC_MODE0_INTENCLR) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_OVF(value)         (RTC_MODE0_INTENCLR_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE0_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_Msk                _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE0_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR Position) Periodic Interval x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE0_INTENCLR_PER_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENCLR Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_PER(value)         (RTC_MODE0_INTENCLR_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_PER_Pos)) </span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTENCLR Position) Compare x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENCLR_CMP_Pos)        </span><span class="comment">/* (RTC_MODE0_INTENCLR Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_CMP(value)         (RTC_MODE0_INTENCLR_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENCLR_CMP_Pos)) </span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* -------- RTC_MODE1_INTENCLR : (RTC Offset: 0x08) (R/W 16) MODE1 Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_INTENCLR) MODE1 Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER0_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER0(value)        (RTC_MODE1_INTENCLR_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER1_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER1(value)        (RTC_MODE1_INTENCLR_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 2 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER2_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 2 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER2(value)        (RTC_MODE1_INTENCLR_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 3 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER3_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 3 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER3(value)        (RTC_MODE1_INTENCLR_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 4 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER4_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 4 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER4(value)        (RTC_MODE1_INTENCLR_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 5 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER5_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 5 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER5(value)        (RTC_MODE1_INTENCLR_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 6 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER6_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 6 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER6(value)        (RTC_MODE1_INTENCLR_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 7 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_PER7_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Periodic Interval 7 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER7(value)        (RTC_MODE1_INTENCLR_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP0_Pos           _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Compare 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_CMP0_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Compare 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP0(value)        (RTC_MODE1_INTENCLR_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP1_Pos           _UINT16_(9)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR) Compare 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_CMP1_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR) Compare 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP1(value)        (RTC_MODE1_INTENCLR_CMP1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_CMP1_Pos)) </span><span class="comment">/* Assigment of value for CMP1 in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE1_INTENCLR) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENCLR_OVF_Pos)        </span><span class="comment">/* (RTC_MODE1_INTENCLR) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_OVF(value)         (RTC_MODE1_INTENCLR_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE1_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_Msk                _UINT16_(0x83FF)                                     </span><span class="comment">/* (RTC_MODE1_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR Position) Periodic Interval x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE1_INTENCLR_PER_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENCLR Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_PER(value)         (RTC_MODE1_INTENCLR_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_PER_Pos)) </span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTENCLR Position) Compare x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP_Msk            (_UINT16_(0x3) &lt;&lt; RTC_MODE1_INTENCLR_CMP_Pos)        </span><span class="comment">/* (RTC_MODE1_INTENCLR Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_CMP(value)         (RTC_MODE1_INTENCLR_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENCLR_CMP_Pos)) </span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* -------- RTC_MODE2_INTENCLR : (RTC Offset: 0x08) (R/W 16) MODE2 Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_INTENCLR) MODE2 Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER0_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER0(value)        (RTC_MODE2_INTENCLR_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER1_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER1(value)        (RTC_MODE2_INTENCLR_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 2 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER2_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 2 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER2(value)        (RTC_MODE2_INTENCLR_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 3 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER3_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 3 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER3(value)        (RTC_MODE2_INTENCLR_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 4 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER4_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 4 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER4(value)        (RTC_MODE2_INTENCLR_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 5 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER5_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 5 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER5(value)        (RTC_MODE2_INTENCLR_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 6 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER6_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 6 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER6(value)        (RTC_MODE2_INTENCLR_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 7 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_PER7_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR) Periodic Interval 7 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER7(value)        (RTC_MODE2_INTENCLR_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM0_Pos         _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR) Alarm 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM0_Msk         (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_ALARM0_Pos)     </span><span class="comment">/* (RTC_MODE2_INTENCLR) Alarm 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM0(value)      (RTC_MODE2_INTENCLR_ALARM0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_ALARM0_Pos)) </span><span class="comment">/* Assigment of value for ALARM0 in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE2_INTENCLR) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_OVF_Pos)        </span><span class="comment">/* (RTC_MODE2_INTENCLR) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_OVF(value)         (RTC_MODE2_INTENCLR_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE2_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_Msk                _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE2_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR Position) Periodic Interval x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE2_INTENCLR_PER_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENCLR Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_PER(value)         (RTC_MODE2_INTENCLR_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_PER_Pos)) </span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM_Pos          _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTENCLR Position) Alarm x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM_Msk          (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENCLR_ALARM_Pos)      </span><span class="comment">/* (RTC_MODE2_INTENCLR Mask) ALARM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_ALARM(value)       (RTC_MODE2_INTENCLR_ALARM_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENCLR_ALARM_Pos)) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* -------- RTC_MODE0_INTENSET : (RTC Offset: 0x0A) (R/W 16) MODE0 Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_INTENSET) MODE0 Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER0_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER0(value)        (RTC_MODE0_INTENSET_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER1_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER1(value)        (RTC_MODE0_INTENSET_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 2 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER2_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 2 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER2(value)        (RTC_MODE0_INTENSET_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 3 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER3_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 3 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER3(value)        (RTC_MODE0_INTENSET_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 4 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER4_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 4 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER4(value)        (RTC_MODE0_INTENSET_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 5 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER5_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 5 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER5(value)        (RTC_MODE0_INTENSET_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 6 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER6_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 6 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER6(value)        (RTC_MODE0_INTENSET_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 7 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_PER7_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Periodic Interval 7 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER7(value)        (RTC_MODE0_INTENSET_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP0_Pos           _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET) Compare 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_CMP0_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET) Compare 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP0(value)        (RTC_MODE0_INTENSET_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE0_INTENSET) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_OVF_Pos)        </span><span class="comment">/* (RTC_MODE0_INTENSET) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_OVF(value)         (RTC_MODE0_INTENSET_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE0_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_Msk                _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE0_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET Position) Periodic Interval x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE0_INTENSET_PER_Pos)       </span><span class="comment">/* (RTC_MODE0_INTENSET Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_PER(value)         (RTC_MODE0_INTENSET_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_PER_Pos)) </span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTENSET Position) Compare x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTENSET_CMP_Pos)        </span><span class="comment">/* (RTC_MODE0_INTENSET Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_CMP(value)         (RTC_MODE0_INTENSET_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTENSET_CMP_Pos)) </span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* -------- RTC_MODE1_INTENSET : (RTC Offset: 0x0A) (R/W 16) MODE1 Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_INTENSET) MODE1 Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER0_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER0(value)        (RTC_MODE1_INTENSET_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER1_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER1(value)        (RTC_MODE1_INTENSET_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 2 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER2_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 2 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER2(value)        (RTC_MODE1_INTENSET_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 3 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER3_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 3 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER3(value)        (RTC_MODE1_INTENSET_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 4 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER4_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 4 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER4(value)        (RTC_MODE1_INTENSET_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 5 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER5_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 5 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER5(value)        (RTC_MODE1_INTENSET_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 6 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER6_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 6 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER6(value)        (RTC_MODE1_INTENSET_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 7 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_PER7_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Periodic Interval 7 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER7(value)        (RTC_MODE1_INTENSET_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP0_Pos           _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Compare 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_CMP0_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Compare 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP0(value)        (RTC_MODE1_INTENSET_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP1_Pos           _UINT16_(9)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET) Compare 1 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_CMP1_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET) Compare 1 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP1(value)        (RTC_MODE1_INTENSET_CMP1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_CMP1_Pos)) </span><span class="comment">/* Assigment of value for CMP1 in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE1_INTENSET) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTENSET_OVF_Pos)        </span><span class="comment">/* (RTC_MODE1_INTENSET) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_OVF(value)         (RTC_MODE1_INTENSET_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE1_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_Msk                _UINT16_(0x83FF)                                     </span><span class="comment">/* (RTC_MODE1_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET Position) Periodic Interval x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE1_INTENSET_PER_Pos)       </span><span class="comment">/* (RTC_MODE1_INTENSET Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_PER(value)         (RTC_MODE1_INTENSET_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_PER_Pos)) </span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTENSET Position) Compare x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP_Msk            (_UINT16_(0x3) &lt;&lt; RTC_MODE1_INTENSET_CMP_Pos)        </span><span class="comment">/* (RTC_MODE1_INTENSET Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_CMP(value)         (RTC_MODE1_INTENSET_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTENSET_CMP_Pos)) </span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* -------- RTC_MODE2_INTENSET : (RTC Offset: 0x0A) (R/W 16) MODE2 Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_RESETVALUE         _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_INTENSET) MODE2 Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER0_Pos           _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 0 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER0_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER0_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 0 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER0(value)        (RTC_MODE2_INTENSET_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER1_Pos           _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 1 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER1_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER1_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 1 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER1(value)        (RTC_MODE2_INTENSET_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER2_Pos           _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 2 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER2_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER2_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 2 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER2(value)        (RTC_MODE2_INTENSET_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER3_Pos           _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 3 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER3_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER3_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 3 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER3(value)        (RTC_MODE2_INTENSET_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER4_Pos           _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 4 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER4_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER4_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 4 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER4(value)        (RTC_MODE2_INTENSET_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER5_Pos           _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 5 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER5_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER5_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 5 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER5(value)        (RTC_MODE2_INTENSET_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER6_Pos           _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 6 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER6_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER6_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 6 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER6(value)        (RTC_MODE2_INTENSET_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER7_Pos           _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 7 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER7_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_PER7_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET) Periodic Interval 7 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER7(value)        (RTC_MODE2_INTENSET_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM0_Pos         _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET) Alarm 0 Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM0_Msk         (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_ALARM0_Pos)     </span><span class="comment">/* (RTC_MODE2_INTENSET) Alarm 0 Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM0(value)      (RTC_MODE2_INTENSET_ALARM0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_ALARM0_Pos)) </span><span class="comment">/* Assigment of value for ALARM0 in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_OVF_Pos            _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE2_INTENSET) Overflow Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_OVF_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_OVF_Pos)        </span><span class="comment">/* (RTC_MODE2_INTENSET) Overflow Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_OVF(value)         (RTC_MODE2_INTENSET_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE2_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_Msk                _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE2_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET Position) Periodic Interval x Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER_Msk            (_UINT16_(0xFF) &lt;&lt; RTC_MODE2_INTENSET_PER_Pos)       </span><span class="comment">/* (RTC_MODE2_INTENSET Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_PER(value)         (RTC_MODE2_INTENSET_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_PER_Pos)) </span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM_Pos          _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTENSET Position) Alarm x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM_Msk          (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTENSET_ALARM_Pos)      </span><span class="comment">/* (RTC_MODE2_INTENSET Mask) ALARM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_ALARM(value)       (RTC_MODE2_INTENSET_ALARM_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTENSET_ALARM_Pos)) </span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* -------- RTC_MODE0_INTFLAG : (RTC Offset: 0x0C) (R/W 16) MODE0 Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_RESETVALUE          _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_INTFLAG) MODE0 Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER0_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER0_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER0_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER0(value)         (RTC_MODE0_INTFLAG_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER1_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER1_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER1_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER1(value)         (RTC_MODE0_INTFLAG_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER2_Pos            _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER2_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER2_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER2(value)         (RTC_MODE0_INTFLAG_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER3_Pos            _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER3_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER3_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER3(value)         (RTC_MODE0_INTFLAG_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER4_Pos            _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER4_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER4_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER4(value)         (RTC_MODE0_INTFLAG_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER5_Pos            _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER5_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER5_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER5(value)         (RTC_MODE0_INTFLAG_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER6_Pos            _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER6_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER6_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER6(value)         (RTC_MODE0_INTFLAG_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER7_Pos            _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER7_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_PER7_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Periodic Interval 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER7(value)         (RTC_MODE0_INTFLAG_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP0_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG) Compare 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP0_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_CMP0_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG) Compare 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP0(value)         (RTC_MODE0_INTFLAG_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_OVF_Pos             _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE0_INTFLAG) Overflow Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_OVF_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_OVF_Pos)         </span><span class="comment">/* (RTC_MODE0_INTFLAG) Overflow Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_OVF(value)          (RTC_MODE0_INTFLAG_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE0_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_Msk                 _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE0_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG Position) Periodic Interval x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER_Msk             (_UINT16_(0xFF) &lt;&lt; RTC_MODE0_INTFLAG_PER_Pos)        </span><span class="comment">/* (RTC_MODE0_INTFLAG Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_PER(value)          (RTC_MODE0_INTFLAG_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_PER_Pos)) </span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP_Pos             _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE0_INTFLAG Position) Compare x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE0_INTFLAG_CMP_Pos)         </span><span class="comment">/* (RTC_MODE0_INTFLAG Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_CMP(value)          (RTC_MODE0_INTFLAG_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE0_INTFLAG_CMP_Pos)) </span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/* -------- RTC_MODE1_INTFLAG : (RTC Offset: 0x0C) (R/W 16) MODE1 Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_RESETVALUE          _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_INTFLAG) MODE1 Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER0_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER0_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER0_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER0(value)         (RTC_MODE1_INTFLAG_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER1_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER1_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER1_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER1(value)         (RTC_MODE1_INTFLAG_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER2_Pos            _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER2_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER2_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER2(value)         (RTC_MODE1_INTFLAG_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER3_Pos            _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER3_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER3_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER3(value)         (RTC_MODE1_INTFLAG_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER4_Pos            _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER4_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER4_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER4(value)         (RTC_MODE1_INTFLAG_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER5_Pos            _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER5_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER5_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER5(value)         (RTC_MODE1_INTFLAG_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER6_Pos            _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER6_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER6_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER6(value)         (RTC_MODE1_INTFLAG_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER7_Pos            _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER7_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_PER7_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Periodic Interval 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER7(value)         (RTC_MODE1_INTFLAG_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP0_Pos            _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Compare 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP0_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_CMP0_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Compare 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP0(value)         (RTC_MODE1_INTFLAG_CMP0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_CMP0_Pos)) </span><span class="comment">/* Assigment of value for CMP0 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP1_Pos            _UINT16_(9)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG) Compare 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP1_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_CMP1_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG) Compare 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP1(value)         (RTC_MODE1_INTFLAG_CMP1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_CMP1_Pos)) </span><span class="comment">/* Assigment of value for CMP1 in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_OVF_Pos             _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE1_INTFLAG) Overflow Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_OVF_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE1_INTFLAG_OVF_Pos)         </span><span class="comment">/* (RTC_MODE1_INTFLAG) Overflow Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_OVF(value)          (RTC_MODE1_INTFLAG_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE1_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_Msk                 _UINT16_(0x83FF)                                     </span><span class="comment">/* (RTC_MODE1_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG Position) Periodic Interval x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER_Msk             (_UINT16_(0xFF) &lt;&lt; RTC_MODE1_INTFLAG_PER_Pos)        </span><span class="comment">/* (RTC_MODE1_INTFLAG Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_PER(value)          (RTC_MODE1_INTFLAG_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_PER_Pos)) </span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP_Pos             _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE1_INTFLAG Position) Compare x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP_Msk             (_UINT16_(0x3) &lt;&lt; RTC_MODE1_INTFLAG_CMP_Pos)         </span><span class="comment">/* (RTC_MODE1_INTFLAG Mask) CMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_CMP(value)          (RTC_MODE1_INTFLAG_CMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_INTFLAG_CMP_Pos)) </span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* -------- RTC_MODE2_INTFLAG : (RTC Offset: 0x0C) (R/W 16) MODE2 Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_RESETVALUE          _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_INTFLAG) MODE2 Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER0_Pos            _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER0_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER0_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER0(value)         (RTC_MODE2_INTFLAG_PER0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER0_Pos)) </span><span class="comment">/* Assigment of value for PER0 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER1_Pos            _UINT16_(1)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER1_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER1_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER1(value)         (RTC_MODE2_INTFLAG_PER1_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER1_Pos)) </span><span class="comment">/* Assigment of value for PER1 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER2_Pos            _UINT16_(2)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER2_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER2_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER2(value)         (RTC_MODE2_INTFLAG_PER2_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER2_Pos)) </span><span class="comment">/* Assigment of value for PER2 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER3_Pos            _UINT16_(3)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER3_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER3_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER3(value)         (RTC_MODE2_INTFLAG_PER3_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER3_Pos)) </span><span class="comment">/* Assigment of value for PER3 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER4_Pos            _UINT16_(4)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER4_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER4_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER4(value)         (RTC_MODE2_INTFLAG_PER4_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER4_Pos)) </span><span class="comment">/* Assigment of value for PER4 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER5_Pos            _UINT16_(5)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER5_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER5_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER5(value)         (RTC_MODE2_INTFLAG_PER5_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER5_Pos)) </span><span class="comment">/* Assigment of value for PER5 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER6_Pos            _UINT16_(6)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER6_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER6_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER6(value)         (RTC_MODE2_INTFLAG_PER6_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER6_Pos)) </span><span class="comment">/* Assigment of value for PER6 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER7_Pos            _UINT16_(7)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER7_Msk            (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_PER7_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG) Periodic Interval 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER7(value)         (RTC_MODE2_INTFLAG_PER7_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER7_Pos)) </span><span class="comment">/* Assigment of value for PER7 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM0_Pos          _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG) Alarm 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM0_Msk          (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_ALARM0_Pos)      </span><span class="comment">/* (RTC_MODE2_INTFLAG) Alarm 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM0(value)       (RTC_MODE2_INTFLAG_ALARM0_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_ALARM0_Pos)) </span><span class="comment">/* Assigment of value for ALARM0 in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_OVF_Pos             _UINT16_(15)                                         </span><span class="comment">/* (RTC_MODE2_INTFLAG) Overflow Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_OVF_Msk             (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_OVF_Pos)         </span><span class="comment">/* (RTC_MODE2_INTFLAG) Overflow Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_OVF(value)          (RTC_MODE2_INTFLAG_OVF_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_OVF_Pos)) </span><span class="comment">/* Assigment of value for OVF in the RTC_MODE2_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_Msk                 _UINT16_(0x81FF)                                     </span><span class="comment">/* (RTC_MODE2_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG Position) Periodic Interval x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER_Msk             (_UINT16_(0xFF) &lt;&lt; RTC_MODE2_INTFLAG_PER_Pos)        </span><span class="comment">/* (RTC_MODE2_INTFLAG Mask) PER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_PER(value)          (RTC_MODE2_INTFLAG_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_PER_Pos)) </span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM_Pos           _UINT16_(8)                                          </span><span class="comment">/* (RTC_MODE2_INTFLAG Position) Alarm x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM_Msk           (_UINT16_(0x1) &lt;&lt; RTC_MODE2_INTFLAG_ALARM_Pos)       </span><span class="comment">/* (RTC_MODE2_INTFLAG Mask) ALARM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_ALARM(value)        (RTC_MODE2_INTFLAG_ALARM_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE2_INTFLAG_ALARM_Pos)) </span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* -------- RTC_DBGCTRL : (RTC Offset: 0x0E) (R/W 8) Debug Control -------- */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (RTC_DBGCTRL) Debug Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_DBGRUN_Pos                _UINT8_(0)                                           </span><span class="comment">/* (RTC_DBGCTRL) Run During Debug Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_DBGRUN_Msk                (_UINT8_(0x1) &lt;&lt; RTC_DBGCTRL_DBGRUN_Pos)             </span><span class="comment">/* (RTC_DBGCTRL) Run During Debug Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_DBGRUN(value)             (RTC_DBGCTRL_DBGRUN_Msk &amp; (_UINT8_(value) &lt;&lt; RTC_DBGCTRL_DBGRUN_Pos)) </span><span class="comment">/* Assigment of value for DBGRUN in the RTC_DBGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_Msk                       _UINT8_(0x01)                                        </span><span class="comment">/* (RTC_DBGCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* -------- RTC_MODE0_SYNCBUSY : (RTC Offset: 0x10) ( R/ 32) MODE0 Synchronization Busy Status -------- */</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_RESETVALUE         _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_SYNCBUSY) MODE0 Synchronization Busy Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_SWRST_Pos          _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Software Reset Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_SWRST_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_SWRST_Pos)      </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Software Reset Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_SWRST(value)       (RTC_MODE0_SYNCBUSY_SWRST_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_ENABLE_Pos         _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_ENABLE_Msk         (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_ENABLE_Pos)     </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_ENABLE(value)      (RTC_MODE0_SYNCBUSY_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_FREQCORR_Pos       _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) FREQCORR Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_FREQCORR_Msk       (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_FREQCORR_Pos)   </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) FREQCORR Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_FREQCORR(value)    (RTC_MODE0_SYNCBUSY_FREQCORR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_FREQCORR_Pos)) </span><span class="comment">/* Assigment of value for FREQCORR in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNT_Pos          _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) COUNT Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNT_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_COUNT_Pos)      </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) COUNT Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNT(value)       (RTC_MODE0_SYNCBUSY_COUNT_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_COUNT_Pos)) </span><span class="comment">/* Assigment of value for COUNT in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP0_Pos          _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) COMP 0 Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP0_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_COMP0_Pos)      </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) COMP 0 Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP0(value)       (RTC_MODE0_SYNCBUSY_COMP0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_COMP0_Pos)) </span><span class="comment">/* Assigment of value for COMP0 in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNTSYNC_Pos      _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Count Read Synchronization Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNTSYNC_Msk      (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_COUNTSYNC_Pos)  </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Count Read Synchronization Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COUNTSYNC(value)   (RTC_MODE0_SYNCBUSY_COUNTSYNC_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_COUNTSYNC_Pos)) </span><span class="comment">/* Assigment of value for COUNTSYNC in the RTC_MODE0_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_Msk                _UINT32_(0x0000802F)                                 </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP_Pos           _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE0_SYNCBUSY Position) COMP x Register Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE0_SYNCBUSY_COMP_Pos)       </span><span class="comment">/* (RTC_MODE0_SYNCBUSY Mask) COMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_COMP(value)        (RTC_MODE0_SYNCBUSY_COMP_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_SYNCBUSY_COMP_Pos)) </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* -------- RTC_MODE1_SYNCBUSY : (RTC Offset: 0x10) ( R/ 32) MODE1 Synchronization Busy Status -------- */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_RESETVALUE         _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_SYNCBUSY) MODE1 Synchronization Busy Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_SWRST_Pos          _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Software Reset Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_SWRST_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_SWRST_Pos)      </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Software Reset Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_SWRST(value)       (RTC_MODE1_SYNCBUSY_SWRST_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_ENABLE_Pos         _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_ENABLE_Msk         (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_ENABLE_Pos)     </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_ENABLE(value)      (RTC_MODE1_SYNCBUSY_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_FREQCORR_Pos       _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) FREQCORR Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_FREQCORR_Msk       (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_FREQCORR_Pos)   </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) FREQCORR Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_FREQCORR(value)    (RTC_MODE1_SYNCBUSY_FREQCORR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_FREQCORR_Pos)) </span><span class="comment">/* Assigment of value for FREQCORR in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNT_Pos          _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COUNT Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNT_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_COUNT_Pos)      </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COUNT Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNT(value)       (RTC_MODE1_SYNCBUSY_COUNT_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_COUNT_Pos)) </span><span class="comment">/* Assigment of value for COUNT in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_PER_Pos            _UINT32_(4)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) PER Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_PER_Msk            (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_PER_Pos)        </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) PER Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_PER(value)         (RTC_MODE1_SYNCBUSY_PER_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_PER_Pos)) </span><span class="comment">/* Assigment of value for PER in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP0_Pos          _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COMP 0 Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP0_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP0_Pos)      </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COMP 0 Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP0(value)       (RTC_MODE1_SYNCBUSY_COMP0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP0_Pos)) </span><span class="comment">/* Assigment of value for COMP0 in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP1_Pos          _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COMP 1 Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP1_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP1_Pos)      </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) COMP 1 Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP1(value)       (RTC_MODE1_SYNCBUSY_COMP1_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP1_Pos)) </span><span class="comment">/* Assigment of value for COMP1 in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNTSYNC_Pos      _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Count Read Synchronization Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNTSYNC_Msk      (_UINT32_(0x1) &lt;&lt; RTC_MODE1_SYNCBUSY_COUNTSYNC_Pos)  </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Count Read Synchronization Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COUNTSYNC(value)   (RTC_MODE1_SYNCBUSY_COUNTSYNC_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_COUNTSYNC_Pos)) </span><span class="comment">/* Assigment of value for COUNTSYNC in the RTC_MODE1_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_Msk                _UINT32_(0x0000807F)                                 </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP_Pos           _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE1_SYNCBUSY Position) COMP x Register Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP_Msk           (_UINT32_(0x3) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP_Pos)       </span><span class="comment">/* (RTC_MODE1_SYNCBUSY Mask) COMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_COMP(value)        (RTC_MODE1_SYNCBUSY_COMP_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE1_SYNCBUSY_COMP_Pos)) </span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* -------- RTC_MODE2_SYNCBUSY : (RTC Offset: 0x10) ( R/ 32) MODE2 Synchronization Busy Status -------- */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_RESETVALUE         _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_SYNCBUSY) MODE2 Synchronization Busy Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_SWRST_Pos          _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Software Reset Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_SWRST_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_SWRST_Pos)      </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Software Reset Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_SWRST(value)       (RTC_MODE2_SYNCBUSY_SWRST_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ENABLE_Pos         _UINT32_(1)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ENABLE_Msk         (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_ENABLE_Pos)     </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ENABLE(value)      (RTC_MODE2_SYNCBUSY_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_FREQCORR_Pos       _UINT32_(2)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) FREQCORR Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_FREQCORR_Msk       (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_FREQCORR_Pos)   </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) FREQCORR Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_FREQCORR(value)    (RTC_MODE2_SYNCBUSY_FREQCORR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_FREQCORR_Pos)) </span><span class="comment">/* Assigment of value for FREQCORR in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCK_Pos          _UINT32_(3)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) CLOCK Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCK_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_CLOCK_Pos)      </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) CLOCK Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCK(value)       (RTC_MODE2_SYNCBUSY_CLOCK_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_CLOCK_Pos)) </span><span class="comment">/* Assigment of value for CLOCK in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM0_Pos         _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) ALARM 0 Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM0_Msk         (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_ALARM0_Pos)     </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) ALARM 0 Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM0(value)      (RTC_MODE2_SYNCBUSY_ALARM0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_ALARM0_Pos)) </span><span class="comment">/* Assigment of value for ALARM0 in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK0_Pos          _UINT32_(11)                                         </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) MASK 0 Register Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK0_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_MASK0_Pos)      </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) MASK 0 Register Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK0(value)       (RTC_MODE2_SYNCBUSY_MASK0_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_MASK0_Pos)) </span><span class="comment">/* Assigment of value for MASK0 in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCKSYNC_Pos      _UINT32_(15)                                         </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Clock Read Synchronization Enable Bit Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCKSYNC_Msk      (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_CLOCKSYNC_Pos)  </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Clock Read Synchronization Enable Bit Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_CLOCKSYNC(value)   (RTC_MODE2_SYNCBUSY_CLOCKSYNC_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_CLOCKSYNC_Pos)) </span><span class="comment">/* Assigment of value for CLOCKSYNC in the RTC_MODE2_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_Msk                _UINT32_(0x0000882F)                                 </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM_Pos          _UINT32_(5)                                          </span><span class="comment">/* (RTC_MODE2_SYNCBUSY Position) ALARM x Register Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM_Msk          (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_ALARM_Pos)      </span><span class="comment">/* (RTC_MODE2_SYNCBUSY Mask) ALARM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_ALARM(value)       (RTC_MODE2_SYNCBUSY_ALARM_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_ALARM_Pos)) </span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK_Pos           _UINT32_(11)                                         </span><span class="comment">/* (RTC_MODE2_SYNCBUSY Position) MASK x Register Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK_Msk           (_UINT32_(0x1) &lt;&lt; RTC_MODE2_SYNCBUSY_MASK_Pos)       </span><span class="comment">/* (RTC_MODE2_SYNCBUSY Mask) MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_MASK(value)        (RTC_MODE2_SYNCBUSY_MASK_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_SYNCBUSY_MASK_Pos)) </span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/* -------- RTC_FREQCORR : (RTC Offset: 0x14) (R/W 8) Frequency Correction -------- */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (RTC_FREQCORR) Frequency Correction  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_VALUE_Pos                _UINT8_(0)                                           </span><span class="comment">/* (RTC_FREQCORR) Correction Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_VALUE_Msk                (_UINT8_(0x7F) &lt;&lt; RTC_FREQCORR_VALUE_Pos)            </span><span class="comment">/* (RTC_FREQCORR) Correction Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_VALUE(value)             (RTC_FREQCORR_VALUE_Msk &amp; (_UINT8_(value) &lt;&lt; RTC_FREQCORR_VALUE_Pos)) </span><span class="comment">/* Assigment of value for VALUE in the RTC_FREQCORR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_SIGN_Pos                 _UINT8_(7)                                           </span><span class="comment">/* (RTC_FREQCORR) Correction Sign Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_SIGN_Msk                 (_UINT8_(0x1) &lt;&lt; RTC_FREQCORR_SIGN_Pos)              </span><span class="comment">/* (RTC_FREQCORR) Correction Sign Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_SIGN(value)              (RTC_FREQCORR_SIGN_Msk &amp; (_UINT8_(value) &lt;&lt; RTC_FREQCORR_SIGN_Pos)) </span><span class="comment">/* Assigment of value for SIGN in the RTC_FREQCORR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_Msk                      _UINT8_(0xFF)                                        </span><span class="comment">/* (RTC_FREQCORR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; </div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* -------- RTC_MODE0_COUNT : (RTC Offset: 0x18) (R/W 32) MODE0 Counter Value -------- */</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_RESETVALUE            _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_COUNT) MODE0 Counter Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_COUNT_Pos             _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE0_COUNT) Counter Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_COUNT_Msk             (_UINT32_(0xFFFFFFFF) &lt;&lt; RTC_MODE0_COUNT_COUNT_Pos)  </span><span class="comment">/* (RTC_MODE0_COUNT) Counter Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_COUNT(value)          (RTC_MODE0_COUNT_COUNT_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_COUNT_COUNT_Pos)) </span><span class="comment">/* Assigment of value for COUNT in the RTC_MODE0_COUNT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_Msk                   _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (RTC_MODE0_COUNT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* -------- RTC_MODE1_COUNT : (RTC Offset: 0x18) (R/W 16) MODE1 Counter Value -------- */</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_RESETVALUE            _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_COUNT) MODE1 Counter Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160; </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_COUNT_Pos             _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_COUNT) Counter Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_COUNT_Msk             (_UINT16_(0xFFFF) &lt;&lt; RTC_MODE1_COUNT_COUNT_Pos)      </span><span class="comment">/* (RTC_MODE1_COUNT) Counter Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_COUNT(value)          (RTC_MODE1_COUNT_COUNT_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_COUNT_COUNT_Pos)) </span><span class="comment">/* Assigment of value for COUNT in the RTC_MODE1_COUNT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_Msk                   _UINT16_(0xFFFF)                                     </span><span class="comment">/* (RTC_MODE1_COUNT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160; </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/* -------- RTC_MODE2_CLOCK : (RTC Offset: 0x18) (R/W 32) MODE2 Clock Value -------- */</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_RESETVALUE            _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_CLOCK) MODE2 Clock Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_SECOND_Pos            _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE2_CLOCK) Second Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_SECOND_Msk            (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_CLOCK_SECOND_Pos)       </span><span class="comment">/* (RTC_MODE2_CLOCK) Second Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_SECOND(value)         (RTC_MODE2_CLOCK_SECOND_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_SECOND_Pos)) </span><span class="comment">/* Assigment of value for SECOND in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MINUTE_Pos            _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE2_CLOCK) Minute Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MINUTE_Msk            (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_CLOCK_MINUTE_Pos)       </span><span class="comment">/* (RTC_MODE2_CLOCK) Minute Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MINUTE(value)         (RTC_MODE2_CLOCK_MINUTE_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_MINUTE_Pos)) </span><span class="comment">/* Assigment of value for MINUTE in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_HOUR_Pos              _UINT32_(12)                                         </span><span class="comment">/* (RTC_MODE2_CLOCK) Hour Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_HOUR_Msk              (_UINT32_(0x1F) &lt;&lt; RTC_MODE2_CLOCK_HOUR_Pos)         </span><span class="comment">/* (RTC_MODE2_CLOCK) Hour Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_HOUR(value)           (RTC_MODE2_CLOCK_HOUR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_HOUR_Pos)) </span><span class="comment">/* Assigment of value for HOUR in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CLOCK_HOUR_AM_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (RTC_MODE2_CLOCK) AM when CLKREP in 12-hour  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define   RTC_MODE2_CLOCK_HOUR_PM_Val         _UINT32_(0x10)                                       </span><span class="comment">/* (RTC_MODE2_CLOCK) PM when CLKREP in 12-hour  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_HOUR_AM               (RTC_MODE2_CLOCK_HOUR_AM_Val &lt;&lt; RTC_MODE2_CLOCK_HOUR_Pos) </span><span class="comment">/* (RTC_MODE2_CLOCK) AM when CLKREP in 12-hour Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_HOUR_PM               (RTC_MODE2_CLOCK_HOUR_PM_Val &lt;&lt; RTC_MODE2_CLOCK_HOUR_Pos) </span><span class="comment">/* (RTC_MODE2_CLOCK) PM when CLKREP in 12-hour Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_DAY_Pos               _UINT32_(17)                                         </span><span class="comment">/* (RTC_MODE2_CLOCK) Day Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_DAY_Msk               (_UINT32_(0x1F) &lt;&lt; RTC_MODE2_CLOCK_DAY_Pos)          </span><span class="comment">/* (RTC_MODE2_CLOCK) Day Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_DAY(value)            (RTC_MODE2_CLOCK_DAY_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_DAY_Pos)) </span><span class="comment">/* Assigment of value for DAY in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MONTH_Pos             _UINT32_(22)                                         </span><span class="comment">/* (RTC_MODE2_CLOCK) Month Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MONTH_Msk             (_UINT32_(0xF) &lt;&lt; RTC_MODE2_CLOCK_MONTH_Pos)         </span><span class="comment">/* (RTC_MODE2_CLOCK) Month Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_MONTH(value)          (RTC_MODE2_CLOCK_MONTH_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_MONTH_Pos)) </span><span class="comment">/* Assigment of value for MONTH in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_YEAR_Pos              _UINT32_(26)                                         </span><span class="comment">/* (RTC_MODE2_CLOCK) Year Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_YEAR_Msk              (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_CLOCK_YEAR_Pos)         </span><span class="comment">/* (RTC_MODE2_CLOCK) Year Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_YEAR(value)           (RTC_MODE2_CLOCK_YEAR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_CLOCK_YEAR_Pos)) </span><span class="comment">/* Assigment of value for YEAR in the RTC_MODE2_CLOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_Msk                   _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (RTC_MODE2_CLOCK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* -------- RTC_MODE1_PER : (RTC Offset: 0x1C) (R/W 16) MODE1 Counter Period -------- */</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_RESETVALUE              _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_PER) MODE1 Counter Period  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160; </div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_PER_Pos                 _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_PER) Counter Period Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_PER_Msk                 (_UINT16_(0xFFFF) &lt;&lt; RTC_MODE1_PER_PER_Pos)          </span><span class="comment">/* (RTC_MODE1_PER) Counter Period Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_PER(value)              (RTC_MODE1_PER_PER_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_PER_PER_Pos)) </span><span class="comment">/* Assigment of value for PER in the RTC_MODE1_PER register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_Msk                     _UINT16_(0xFFFF)                                     </span><span class="comment">/* (RTC_MODE1_PER) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/* -------- RTC_MODE0_COMP : (RTC Offset: 0x20) (R/W 32) MODE0 Compare n Value -------- */</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE0_COMP) MODE0 Compare n Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160; </div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_COMP_Pos               _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE0_COMP) Compare Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_COMP_Msk               (_UINT32_(0xFFFFFFFF) &lt;&lt; RTC_MODE0_COMP_COMP_Pos)    </span><span class="comment">/* (RTC_MODE0_COMP) Compare Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_COMP(value)            (RTC_MODE0_COMP_COMP_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE0_COMP_COMP_Pos)) </span><span class="comment">/* Assigment of value for COMP in the RTC_MODE0_COMP register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_Msk                    _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (RTC_MODE0_COMP) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* -------- RTC_MODE1_COMP : (RTC Offset: 0x20) (R/W 16) MODE1 Compare n Value -------- */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_RESETVALUE             _UINT16_(0x00)                                       </span><span class="comment">/*  (RTC_MODE1_COMP) MODE1 Compare n Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_COMP_Pos               _UINT16_(0)                                          </span><span class="comment">/* (RTC_MODE1_COMP) Compare Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_COMP_Msk               (_UINT16_(0xFFFF) &lt;&lt; RTC_MODE1_COMP_COMP_Pos)        </span><span class="comment">/* (RTC_MODE1_COMP) Compare Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_COMP(value)            (RTC_MODE1_COMP_COMP_Msk &amp; (_UINT16_(value) &lt;&lt; RTC_MODE1_COMP_COMP_Pos)) </span><span class="comment">/* Assigment of value for COMP in the RTC_MODE1_COMP register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_Msk                    _UINT16_(0xFFFF)                                     </span><span class="comment">/* (RTC_MODE1_COMP) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* -------- RTC_MODE2_ALARM : (RTC Offset: 0x20) (R/W 32) MODE2_ALARM Alarm n Value -------- */</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_RESETVALUE            _UINT32_(0x00)                                       </span><span class="comment">/*  (RTC_MODE2_ALARM) MODE2_ALARM Alarm n Value  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_SECOND_Pos            _UINT32_(0)                                          </span><span class="comment">/* (RTC_MODE2_ALARM) Second Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_SECOND_Msk            (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_ALARM_SECOND_Pos)       </span><span class="comment">/* (RTC_MODE2_ALARM) Second Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_SECOND(value)         (RTC_MODE2_ALARM_SECOND_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_SECOND_Pos)) </span><span class="comment">/* Assigment of value for SECOND in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MINUTE_Pos            _UINT32_(6)                                          </span><span class="comment">/* (RTC_MODE2_ALARM) Minute Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MINUTE_Msk            (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_ALARM_MINUTE_Pos)       </span><span class="comment">/* (RTC_MODE2_ALARM) Minute Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MINUTE(value)         (RTC_MODE2_ALARM_MINUTE_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_MINUTE_Pos)) </span><span class="comment">/* Assigment of value for MINUTE in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_HOUR_Pos              _UINT32_(12)                                         </span><span class="comment">/* (RTC_MODE2_ALARM) Hour Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_HOUR_Msk              (_UINT32_(0x1F) &lt;&lt; RTC_MODE2_ALARM_HOUR_Pos)         </span><span class="comment">/* (RTC_MODE2_ALARM) Hour Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_HOUR(value)           (RTC_MODE2_ALARM_HOUR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_HOUR_Pos)) </span><span class="comment">/* Assigment of value for HOUR in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define   RTC_MODE2_ALARM_HOUR_AM_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (RTC_MODE2_ALARM) Morning hour  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define   RTC_MODE2_ALARM_HOUR_PM_Val         _UINT32_(0x10)                                       </span><span class="comment">/* (RTC_MODE2_ALARM) Afternoon hour  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_HOUR_AM               (RTC_MODE2_ALARM_HOUR_AM_Val &lt;&lt; RTC_MODE2_ALARM_HOUR_Pos) </span><span class="comment">/* (RTC_MODE2_ALARM) Morning hour Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_HOUR_PM               (RTC_MODE2_ALARM_HOUR_PM_Val &lt;&lt; RTC_MODE2_ALARM_HOUR_Pos) </span><span class="comment">/* (RTC_MODE2_ALARM) Afternoon hour Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_DAY_Pos               _UINT32_(17)                                         </span><span class="comment">/* (RTC_MODE2_ALARM) Day Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_DAY_Msk               (_UINT32_(0x1F) &lt;&lt; RTC_MODE2_ALARM_DAY_Pos)          </span><span class="comment">/* (RTC_MODE2_ALARM) Day Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_DAY(value)            (RTC_MODE2_ALARM_DAY_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_DAY_Pos)) </span><span class="comment">/* Assigment of value for DAY in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MONTH_Pos             _UINT32_(22)                                         </span><span class="comment">/* (RTC_MODE2_ALARM) Month Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MONTH_Msk             (_UINT32_(0xF) &lt;&lt; RTC_MODE2_ALARM_MONTH_Pos)         </span><span class="comment">/* (RTC_MODE2_ALARM) Month Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_MONTH(value)          (RTC_MODE2_ALARM_MONTH_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_MONTH_Pos)) </span><span class="comment">/* Assigment of value for MONTH in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_YEAR_Pos              _UINT32_(26)                                         </span><span class="comment">/* (RTC_MODE2_ALARM) Year Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_YEAR_Msk              (_UINT32_(0x3F) &lt;&lt; RTC_MODE2_ALARM_YEAR_Pos)         </span><span class="comment">/* (RTC_MODE2_ALARM) Year Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_YEAR(value)           (RTC_MODE2_ALARM_YEAR_Msk &amp; (_UINT32_(value) &lt;&lt; RTC_MODE2_ALARM_YEAR_Pos)) </span><span class="comment">/* Assigment of value for YEAR in the RTC_MODE2_ALARM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_Msk                   _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (RTC_MODE2_ALARM) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* -------- RTC_MODE2_MASK : (RTC Offset: 0x24) (R/W 8) MODE2_ALARM Alarm n Mask -------- */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (RTC_MODE2_MASK) MODE2_ALARM Alarm n Mask  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_Pos                _UINT8_(0)                                           </span><span class="comment">/* (RTC_MODE2_MASK) Alarm Mask Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_Msk                (_UINT8_(0x7) &lt;&lt; RTC_MODE2_MASK_SEL_Pos)             </span><span class="comment">/* (RTC_MODE2_MASK) Alarm Mask Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL(value)             (RTC_MODE2_MASK_SEL_Msk &amp; (_UINT8_(value) &lt;&lt; RTC_MODE2_MASK_SEL_Pos)) </span><span class="comment">/* Assigment of value for SEL in the RTC_MODE2_MASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_OFF_Val          _UINT8_(0x0)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Alarm Disabled  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_SS_Val           _UINT8_(0x1)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds only  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_MMSS_Val         _UINT8_(0x2)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds and minutes only  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_HHMMSS_Val       _UINT8_(0x3)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, and hours only  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_DDHHMMSS_Val     _UINT8_(0x4)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, and days only  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_MMDDHHMMSS_Val   _UINT8_(0x5)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, days, and months only  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define   RTC_MODE2_MASK_SEL_YYMMDDHHMMSS_Val _UINT8_(0x6)                                         </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, days, months, and years  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_OFF                (RTC_MODE2_MASK_SEL_OFF_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Alarm Disabled Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_SS                 (RTC_MODE2_MASK_SEL_SS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds only Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_MMSS               (RTC_MODE2_MASK_SEL_MMSS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds and minutes only Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_HHMMSS             (RTC_MODE2_MASK_SEL_HHMMSS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, and hours only Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_DDHHMMSS           (RTC_MODE2_MASK_SEL_DDHHMMSS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, and days only Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_MMDDHHMMSS         (RTC_MODE2_MASK_SEL_MMDDHHMMSS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, days, and months only Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_SEL_YYMMDDHHMMSS       (RTC_MODE2_MASK_SEL_YYMMDDHHMMSS_Val &lt;&lt; RTC_MODE2_MASK_SEL_Pos) </span><span class="comment">/* (RTC_MODE2_MASK) Match seconds, minutes, hours, days, months, and years Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_Msk                    _UINT8_(0x07)                                        </span><span class="comment">/* (RTC_MODE2_MASK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define RTC_MODE0_CTRLA_REG_OFST       _UINT32_(0x00)      </span><span class="comment">/* (RTC_MODE0_CTRLA) MODE0 Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define RTC_MODE1_CTRLA_REG_OFST       _UINT32_(0x00)      </span><span class="comment">/* (RTC_MODE1_CTRLA) MODE1 Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define RTC_MODE2_CTRLA_REG_OFST       _UINT32_(0x00)      </span><span class="comment">/* (RTC_MODE2_CTRLA) MODE2 Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define RTC_MODE0_EVCTRL_REG_OFST      _UINT32_(0x04)      </span><span class="comment">/* (RTC_MODE0_EVCTRL) MODE0 Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define RTC_MODE1_EVCTRL_REG_OFST      _UINT32_(0x04)      </span><span class="comment">/* (RTC_MODE1_EVCTRL) MODE1 Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define RTC_MODE2_EVCTRL_REG_OFST      _UINT32_(0x04)      </span><span class="comment">/* (RTC_MODE2_EVCTRL) MODE2 Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENCLR_REG_OFST    _UINT32_(0x08)      </span><span class="comment">/* (RTC_MODE0_INTENCLR) MODE0 Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENCLR_REG_OFST    _UINT32_(0x08)      </span><span class="comment">/* (RTC_MODE1_INTENCLR) MODE1 Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENCLR_REG_OFST    _UINT32_(0x08)      </span><span class="comment">/* (RTC_MODE2_INTENCLR) MODE2 Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTENSET_REG_OFST    _UINT32_(0x0A)      </span><span class="comment">/* (RTC_MODE0_INTENSET) MODE0 Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTENSET_REG_OFST    _UINT32_(0x0A)      </span><span class="comment">/* (RTC_MODE1_INTENSET) MODE1 Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTENSET_REG_OFST    _UINT32_(0x0A)      </span><span class="comment">/* (RTC_MODE2_INTENSET) MODE2 Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define RTC_MODE0_INTFLAG_REG_OFST     _UINT32_(0x0C)      </span><span class="comment">/* (RTC_MODE0_INTFLAG) MODE0 Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define RTC_MODE1_INTFLAG_REG_OFST     _UINT32_(0x0C)      </span><span class="comment">/* (RTC_MODE1_INTFLAG) MODE1 Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define RTC_MODE2_INTFLAG_REG_OFST     _UINT32_(0x0C)      </span><span class="comment">/* (RTC_MODE2_INTFLAG) MODE2 Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define RTC_DBGCTRL_REG_OFST           _UINT32_(0x0E)      </span><span class="comment">/* (RTC_DBGCTRL) Debug Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define RTC_MODE0_SYNCBUSY_REG_OFST    _UINT32_(0x10)      </span><span class="comment">/* (RTC_MODE0_SYNCBUSY) MODE0 Synchronization Busy Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define RTC_MODE1_SYNCBUSY_REG_OFST    _UINT32_(0x10)      </span><span class="comment">/* (RTC_MODE1_SYNCBUSY) MODE1 Synchronization Busy Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define RTC_MODE2_SYNCBUSY_REG_OFST    _UINT32_(0x10)      </span><span class="comment">/* (RTC_MODE2_SYNCBUSY) MODE2 Synchronization Busy Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define RTC_FREQCORR_REG_OFST          _UINT32_(0x14)      </span><span class="comment">/* (RTC_FREQCORR) Frequency Correction Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define RTC_MODE0_COUNT_REG_OFST       _UINT32_(0x18)      </span><span class="comment">/* (RTC_MODE0_COUNT) MODE0 Counter Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define RTC_MODE1_COUNT_REG_OFST       _UINT32_(0x18)      </span><span class="comment">/* (RTC_MODE1_COUNT) MODE1 Counter Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define RTC_MODE2_CLOCK_REG_OFST       _UINT32_(0x18)      </span><span class="comment">/* (RTC_MODE2_CLOCK) MODE2 Clock Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define RTC_MODE1_PER_REG_OFST         _UINT32_(0x1C)      </span><span class="comment">/* (RTC_MODE1_PER) MODE1 Counter Period Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define RTC_MODE0_COMP_REG_OFST        _UINT32_(0x20)      </span><span class="comment">/* (RTC_MODE0_COMP) MODE0 Compare n Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP_REG_OFST        _UINT32_(0x20)      </span><span class="comment">/* (RTC_MODE1_COMP) MODE1 Compare n Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP0_REG_OFST       _UINT32_(0x20)      </span><span class="comment">/* (RTC_MODE1_COMP0) MODE1 Compare n Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define RTC_MODE1_COMP1_REG_OFST       _UINT32_(0x22)      </span><span class="comment">/* (RTC_MODE1_COMP1) MODE1 Compare n Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define RTC_MODE2_ALARM_REG_OFST       _UINT32_(0x20)      </span><span class="comment">/* (RTC_MODE2_ALARM) MODE2_ALARM Alarm n Value Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define RTC_MODE2_MASK_REG_OFST        _UINT32_(0x24)      </span><span class="comment">/* (RTC_MODE2_MASK) MODE2_ALARM Alarm n Mask Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html">  981</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;{  <span class="comment">/* Real-Time Counter */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">  983</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode0__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">RTC_CTRLA</a>;          </div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x02];</div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">  985</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode0__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">RTC_EVCTRL</a>;         </div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a96eee53813bead78385827b8c2b51077">  986</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode0__registers__t.html#a96eee53813bead78385827b8c2b51077">RTC_INTENCLR</a>;       </div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">  987</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode0__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">RTC_INTENSET</a>;       </div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">  988</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode0__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">RTC_INTFLAG</a>;        </div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">  989</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode0__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">RTC_DBGCTRL</a>;        </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x01];</div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a10f39bdacb83a12011b42127612b1c21">  991</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structrtc__mode0__registers__t.html#a10f39bdacb83a12011b42127612b1c21">RTC_SYNCBUSY</a>;       </div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">  992</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode0__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">RTC_FREQCORR</a>;       </div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#a0520ad5dc56adfb055b0215f97fd7628">  994</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode0__registers__t.html#a0520ad5dc56adfb055b0215f97fd7628">RTC_COUNT</a>;          </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x04];</div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="structrtc__mode0__registers__t.html#ab50aa307cf2c89a8a812f94030c82f29">  996</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode0__registers__t.html#ab50aa307cf2c89a8a812f94030c82f29">RTC_COMP</a>;           </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;} <a class="code" href="structrtc__mode0__registers__t.html">rtc_mode0_registers_t</a>;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html"> 1000</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{  <span class="comment">/* Real-Time Counter */</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319"> 1002</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">RTC_CTRLA</a>;          </div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x02];</div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231"> 1004</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode1__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">RTC_EVCTRL</a>;         </div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a96eee53813bead78385827b8c2b51077"> 1005</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#a96eee53813bead78385827b8c2b51077">RTC_INTENCLR</a>;       </div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4"> 1006</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">RTC_INTENSET</a>;       </div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#afb9d00298d6ff431b00dabcb43482af2"> 1007</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">RTC_INTFLAG</a>;        </div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997"> 1008</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode1__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">RTC_DBGCTRL</a>;        </div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x01];</div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a10f39bdacb83a12011b42127612b1c21"> 1010</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structrtc__mode1__registers__t.html#a10f39bdacb83a12011b42127612b1c21">RTC_SYNCBUSY</a>;       </div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3"> 1011</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode1__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">RTC_FREQCORR</a>;       </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a559647be0f2b17414796dcf73fb34947"> 1013</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#a559647be0f2b17414796dcf73fb34947">RTC_COUNT</a>;          </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x02];</div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a6a2358b2968054eeef6a78856d116804"> 1015</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode1__registers__t.html#a6a2358b2968054eeef6a78856d116804">RTC_PER</a>;            </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved5[0x02];</div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="structrtc__mode1__registers__t.html#a839df0a1520682b889a6917653e05ada"> 1017</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       RTC_COMP[2];        </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;} <a class="code" href="structrtc__mode1__registers__t.html">rtc_mode1_registers_t</a>;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html"> 1021</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;{  <span class="comment">/* Real-Time Counter */</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319"> 1023</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode2__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">RTC_CTRLA</a>;          </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x02];</div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231"> 1025</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode2__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">RTC_EVCTRL</a>;         </div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a96eee53813bead78385827b8c2b51077"> 1026</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode2__registers__t.html#a96eee53813bead78385827b8c2b51077">RTC_INTENCLR</a>;       </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4"> 1027</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode2__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">RTC_INTENSET</a>;       </div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#afb9d00298d6ff431b00dabcb43482af2"> 1028</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structrtc__mode2__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">RTC_INTFLAG</a>;        </div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997"> 1029</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode2__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">RTC_DBGCTRL</a>;        </div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x01];</div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a10f39bdacb83a12011b42127612b1c21"> 1031</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structrtc__mode2__registers__t.html#a10f39bdacb83a12011b42127612b1c21">RTC_SYNCBUSY</a>;       </div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3"> 1032</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode2__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">RTC_FREQCORR</a>;       </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a642b39c98b9f045877d5c68103dca191"> 1034</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode2__registers__t.html#a642b39c98b9f045877d5c68103dca191">RTC_CLOCK</a>;          </div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x04];</div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a9a311ef8290c4eb98cabd11e4fef4a98"> 1036</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structrtc__mode2__registers__t.html#a9a311ef8290c4eb98cabd11e4fef4a98">RTC_ALARM</a>;          </div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structrtc__mode2__registers__t.html#a8663a22c5f6d9dbb24970dd2da1f8c08"> 1037</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structrtc__mode2__registers__t.html#a8663a22c5f6d9dbb24970dd2da1f8c08">RTC_MASK</a>;           </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;} <a class="code" href="structrtc__mode2__registers__t.html">rtc_mode2_registers_t</a>;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="unionrtc__registers__t.html"> 1041</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;{  <span class="comment">/* Real-Time Counter */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="unionrtc__registers__t.html#a34ded7cb48adc2245f6cdab3fc903820"> 1043</a></span>&#160;       <a class="code" href="structrtc__mode0__registers__t.html">rtc_mode0_registers_t</a>          <a class="code" href="unionrtc__registers__t.html#a34ded7cb48adc2245f6cdab3fc903820">MODE0</a>;          </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="unionrtc__registers__t.html#a40fc3a0ee6d33cc499909a4ac11f6462"> 1044</a></span>&#160;       <a class="code" href="structrtc__mode1__registers__t.html">rtc_mode1_registers_t</a>          <a class="code" href="unionrtc__registers__t.html#a40fc3a0ee6d33cc499909a4ac11f6462">MODE1</a>;          </div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="unionrtc__registers__t.html#a5aa2e9e6477de1c511a8c62a9b192846"> 1045</a></span>&#160;       <a class="code" href="structrtc__mode2__registers__t.html">rtc_mode2_registers_t</a>          <a class="code" href="unionrtc__registers__t.html#a5aa2e9e6477de1c511a8c62a9b192846">MODE2</a>;          </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;} <a class="code" href="unionrtc__registers__t.html">rtc_registers_t</a>;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160; </div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_RTC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html"><div class="ttname"><a href="structrtc__mode0__registers__t.html">rtc_mode0_registers_t</a></div><div class="ttdoc">RTC register API structure.</div><div class="ttdef"><b>Definition:</b> rtc.h:982</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a0520ad5dc56adfb055b0215f97fd7628"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a0520ad5dc56adfb055b0215f97fd7628">rtc_mode0_registers_t::RTC_COUNT</a></div><div class="ttdeci">__IO uint32_t RTC_COUNT</div><div class="ttdef"><b>Definition:</b> rtc.h:994</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a10f39bdacb83a12011b42127612b1c21"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a10f39bdacb83a12011b42127612b1c21">rtc_mode0_registers_t::RTC_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t RTC_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> rtc.h:991</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a198d2a3ae1e23eb9ef2875b4326104c3"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">rtc_mode0_registers_t::RTC_FREQCORR</a></div><div class="ttdeci">__IO uint8_t RTC_FREQCORR</div><div class="ttdef"><b>Definition:</b> rtc.h:992</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a2f8ea3d3ca4ece1162418c8536d61319"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">rtc_mode0_registers_t::RTC_CTRLA</a></div><div class="ttdeci">__IO uint16_t RTC_CTRLA</div><div class="ttdef"><b>Definition:</b> rtc.h:983</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a5ad9d443c84a4fd7e76218ef5fffc997"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">rtc_mode0_registers_t::RTC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t RTC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:989</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a68db3504c0b00d3f350f3c6d335222c4"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">rtc_mode0_registers_t::RTC_INTENSET</a></div><div class="ttdeci">__IO uint16_t RTC_INTENSET</div><div class="ttdef"><b>Definition:</b> rtc.h:987</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_a96eee53813bead78385827b8c2b51077"><div class="ttname"><a href="structrtc__mode0__registers__t.html#a96eee53813bead78385827b8c2b51077">rtc_mode0_registers_t::RTC_INTENCLR</a></div><div class="ttdeci">__IO uint16_t RTC_INTENCLR</div><div class="ttdef"><b>Definition:</b> rtc.h:986</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_ab50aa307cf2c89a8a812f94030c82f29"><div class="ttname"><a href="structrtc__mode0__registers__t.html#ab50aa307cf2c89a8a812f94030c82f29">rtc_mode0_registers_t::RTC_COMP</a></div><div class="ttdeci">__IO uint32_t RTC_COMP</div><div class="ttdef"><b>Definition:</b> rtc.h:996</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_ad77983cbeebfc3aa3c5d9cd1ba289231"><div class="ttname"><a href="structrtc__mode0__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">rtc_mode0_registers_t::RTC_EVCTRL</a></div><div class="ttdeci">__IO uint32_t RTC_EVCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:985</div></div>
<div class="ttc" id="astructrtc__mode0__registers__t_html_afb9d00298d6ff431b00dabcb43482af2"><div class="ttname"><a href="structrtc__mode0__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">rtc_mode0_registers_t::RTC_INTFLAG</a></div><div class="ttdeci">__IO uint16_t RTC_INTFLAG</div><div class="ttdef"><b>Definition:</b> rtc.h:988</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html"><div class="ttname"><a href="structrtc__mode1__registers__t.html">rtc_mode1_registers_t</a></div><div class="ttdoc">RTC register API structure.</div><div class="ttdef"><b>Definition:</b> rtc.h:1001</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a10f39bdacb83a12011b42127612b1c21"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a10f39bdacb83a12011b42127612b1c21">rtc_mode1_registers_t::RTC_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t RTC_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> rtc.h:1010</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a198d2a3ae1e23eb9ef2875b4326104c3"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">rtc_mode1_registers_t::RTC_FREQCORR</a></div><div class="ttdeci">__IO uint8_t RTC_FREQCORR</div><div class="ttdef"><b>Definition:</b> rtc.h:1011</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a2f8ea3d3ca4ece1162418c8536d61319"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">rtc_mode1_registers_t::RTC_CTRLA</a></div><div class="ttdeci">__IO uint16_t RTC_CTRLA</div><div class="ttdef"><b>Definition:</b> rtc.h:1002</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a559647be0f2b17414796dcf73fb34947"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a559647be0f2b17414796dcf73fb34947">rtc_mode1_registers_t::RTC_COUNT</a></div><div class="ttdeci">__IO uint16_t RTC_COUNT</div><div class="ttdef"><b>Definition:</b> rtc.h:1013</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a5ad9d443c84a4fd7e76218ef5fffc997"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">rtc_mode1_registers_t::RTC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t RTC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:1008</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a68db3504c0b00d3f350f3c6d335222c4"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">rtc_mode1_registers_t::RTC_INTENSET</a></div><div class="ttdeci">__IO uint16_t RTC_INTENSET</div><div class="ttdef"><b>Definition:</b> rtc.h:1006</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a6a2358b2968054eeef6a78856d116804"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a6a2358b2968054eeef6a78856d116804">rtc_mode1_registers_t::RTC_PER</a></div><div class="ttdeci">__IO uint16_t RTC_PER</div><div class="ttdef"><b>Definition:</b> rtc.h:1015</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_a96eee53813bead78385827b8c2b51077"><div class="ttname"><a href="structrtc__mode1__registers__t.html#a96eee53813bead78385827b8c2b51077">rtc_mode1_registers_t::RTC_INTENCLR</a></div><div class="ttdeci">__IO uint16_t RTC_INTENCLR</div><div class="ttdef"><b>Definition:</b> rtc.h:1005</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_ad77983cbeebfc3aa3c5d9cd1ba289231"><div class="ttname"><a href="structrtc__mode1__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">rtc_mode1_registers_t::RTC_EVCTRL</a></div><div class="ttdeci">__IO uint32_t RTC_EVCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:1004</div></div>
<div class="ttc" id="astructrtc__mode1__registers__t_html_afb9d00298d6ff431b00dabcb43482af2"><div class="ttname"><a href="structrtc__mode1__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">rtc_mode1_registers_t::RTC_INTFLAG</a></div><div class="ttdeci">__IO uint16_t RTC_INTFLAG</div><div class="ttdef"><b>Definition:</b> rtc.h:1007</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html"><div class="ttname"><a href="structrtc__mode2__registers__t.html">rtc_mode2_registers_t</a></div><div class="ttdoc">RTC register API structure.</div><div class="ttdef"><b>Definition:</b> rtc.h:1022</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a10f39bdacb83a12011b42127612b1c21"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a10f39bdacb83a12011b42127612b1c21">rtc_mode2_registers_t::RTC_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t RTC_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> rtc.h:1031</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a198d2a3ae1e23eb9ef2875b4326104c3"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a198d2a3ae1e23eb9ef2875b4326104c3">rtc_mode2_registers_t::RTC_FREQCORR</a></div><div class="ttdeci">__IO uint8_t RTC_FREQCORR</div><div class="ttdef"><b>Definition:</b> rtc.h:1032</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a2f8ea3d3ca4ece1162418c8536d61319"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a2f8ea3d3ca4ece1162418c8536d61319">rtc_mode2_registers_t::RTC_CTRLA</a></div><div class="ttdeci">__IO uint16_t RTC_CTRLA</div><div class="ttdef"><b>Definition:</b> rtc.h:1023</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a5ad9d443c84a4fd7e76218ef5fffc997"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a5ad9d443c84a4fd7e76218ef5fffc997">rtc_mode2_registers_t::RTC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t RTC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:1029</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a642b39c98b9f045877d5c68103dca191"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a642b39c98b9f045877d5c68103dca191">rtc_mode2_registers_t::RTC_CLOCK</a></div><div class="ttdeci">__IO uint32_t RTC_CLOCK</div><div class="ttdef"><b>Definition:</b> rtc.h:1034</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a68db3504c0b00d3f350f3c6d335222c4"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a68db3504c0b00d3f350f3c6d335222c4">rtc_mode2_registers_t::RTC_INTENSET</a></div><div class="ttdeci">__IO uint16_t RTC_INTENSET</div><div class="ttdef"><b>Definition:</b> rtc.h:1027</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a8663a22c5f6d9dbb24970dd2da1f8c08"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a8663a22c5f6d9dbb24970dd2da1f8c08">rtc_mode2_registers_t::RTC_MASK</a></div><div class="ttdeci">__IO uint8_t RTC_MASK</div><div class="ttdef"><b>Definition:</b> rtc.h:1037</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a96eee53813bead78385827b8c2b51077"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a96eee53813bead78385827b8c2b51077">rtc_mode2_registers_t::RTC_INTENCLR</a></div><div class="ttdeci">__IO uint16_t RTC_INTENCLR</div><div class="ttdef"><b>Definition:</b> rtc.h:1026</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_a9a311ef8290c4eb98cabd11e4fef4a98"><div class="ttname"><a href="structrtc__mode2__registers__t.html#a9a311ef8290c4eb98cabd11e4fef4a98">rtc_mode2_registers_t::RTC_ALARM</a></div><div class="ttdeci">__IO uint32_t RTC_ALARM</div><div class="ttdef"><b>Definition:</b> rtc.h:1036</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_ad77983cbeebfc3aa3c5d9cd1ba289231"><div class="ttname"><a href="structrtc__mode2__registers__t.html#ad77983cbeebfc3aa3c5d9cd1ba289231">rtc_mode2_registers_t::RTC_EVCTRL</a></div><div class="ttdeci">__IO uint32_t RTC_EVCTRL</div><div class="ttdef"><b>Definition:</b> rtc.h:1025</div></div>
<div class="ttc" id="astructrtc__mode2__registers__t_html_afb9d00298d6ff431b00dabcb43482af2"><div class="ttname"><a href="structrtc__mode2__registers__t.html#afb9d00298d6ff431b00dabcb43482af2">rtc_mode2_registers_t::RTC_INTFLAG</a></div><div class="ttdeci">__IO uint16_t RTC_INTFLAG</div><div class="ttdef"><b>Definition:</b> rtc.h:1028</div></div>
<div class="ttc" id="aunionrtc__registers__t_html"><div class="ttname"><a href="unionrtc__registers__t.html">rtc_registers_t</a></div><div class="ttdoc">RTC hardware registers.</div><div class="ttdef"><b>Definition:</b> rtc.h:1042</div></div>
<div class="ttc" id="aunionrtc__registers__t_html_a34ded7cb48adc2245f6cdab3fc903820"><div class="ttname"><a href="unionrtc__registers__t.html#a34ded7cb48adc2245f6cdab3fc903820">rtc_registers_t::MODE0</a></div><div class="ttdeci">rtc_mode0_registers_t MODE0</div><div class="ttdef"><b>Definition:</b> rtc.h:1043</div></div>
<div class="ttc" id="aunionrtc__registers__t_html_a40fc3a0ee6d33cc499909a4ac11f6462"><div class="ttname"><a href="unionrtc__registers__t.html#a40fc3a0ee6d33cc499909a4ac11f6462">rtc_registers_t::MODE1</a></div><div class="ttdeci">rtc_mode1_registers_t MODE1</div><div class="ttdef"><b>Definition:</b> rtc.h:1044</div></div>
<div class="ttc" id="aunionrtc__registers__t_html_a5aa2e9e6477de1c511a8c62a9b192846"><div class="ttname"><a href="unionrtc__registers__t.html#a5aa2e9e6477de1c511a8c62a9b192846">rtc_registers_t::MODE2</a></div><div class="ttdeci">rtc_mode2_registers_t MODE2</div><div class="ttdef"><b>Definition:</b> rtc.h:1045</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>rtc.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
