// Seed: 2682387996
module module_0 (
    output supply1 id_0,
    input wand id_1
);
  for (id_3 = (1); 1; id_3 = 1'h0) begin
    for (id_4 = 1; 1; id_3 = id_1) begin : id_5
      wire id_6;
    end
  end
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1
    , id_6,
    input  tri   id_2,
    output wire  id_3,
    input  tri0  id_4
);
  assign id_6 = 1;
  always @(posedge 1 or 1) begin
    id_0 <= 1;
  end
  module_0(
      id_3, id_4
  );
endmodule
