{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731911034950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731911034950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:23:54 2024 " "Processing started: Mon Nov 18 14:23:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731911034950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731911034950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731911034950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1731911035163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_caseg_time_disp_serial " "Found entity 1: top_caseg_time_disp_serial" {  } { { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731911035193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731911035193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/time_to_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/time_to_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_to_bit " "Found entity 1: time_to_bit" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731911035195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731911035195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cnt " "Found entity 1: time_cnt" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731911035197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731911035197 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit caseg_to_hc595.v(20) " "Verilog HDL Declaration warning at caseg_to_hc595.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1731911035199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_to_hc595 " "Found entity 1: caseg_to_hc595" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731911035199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731911035199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_serial/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731911035202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731911035202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_caseg_time_disp_serial " "Elaborating entity \"top_caseg_time_disp_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731911035225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cnt time_cnt:time_cnt_inst " "Elaborating entity \"time_cnt\" for hierarchy \"time_cnt:time_cnt_inst\"" {  } { { "../rtl/top_caseg_time_disp_serial.v" "time_cnt_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731911035237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 time_cnt.v(21) " "Verilog HDL assignment warning at time_cnt.v(21): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_cnt.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035238 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(28) " "Verilog HDL assignment warning at time_cnt.v(28): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_cnt.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035238 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(39) " "Verilog HDL assignment warning at time_cnt.v(39): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_cnt.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035238 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(51) " "Verilog HDL assignment warning at time_cnt.v(51): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_cnt.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035238 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_to_bit time_to_bit:time_to_bit_inst " "Elaborating entity \"time_to_bit\" for hierarchy \"time_to_bit:time_to_bit_inst\"" {  } { { "../rtl/top_caseg_time_disp_serial.v" "time_to_bit_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731911035239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_to_bit.v(43) " "Verilog HDL assignment warning at time_to_bit.v(43): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(69) " "Verilog HDL assignment warning at time_to_bit.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(70) " "Verilog HDL assignment warning at time_to_bit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(84) " "Verilog HDL assignment warning at time_to_bit.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(85) " "Verilog HDL assignment warning at time_to_bit.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(99) " "Verilog HDL assignment warning at time_to_bit.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(100) " "Verilog HDL assignment warning at time_to_bit.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035241 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_caseg_time_disp_serial.v" "bit_to_caseg_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731911035242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035243 "|top_caseg_time_disp_parallel|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035244 "|top_caseg_time_disp_parallel|bit_to_caseg:bit_to_caseg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_to_hc595 caseg_to_hc595:caseg_to_hc595_inst " "Elaborating entity \"caseg_to_hc595\" for hierarchy \"caseg_to_hc595:caseg_to_hc595_inst\"" {  } { { "../rtl/top_caseg_time_disp_serial.v" "caseg_to_hc595_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731911035245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 caseg_to_hc595.v(33) " "Verilog HDL assignment warning at caseg_to_hc595.v(33): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035246 "|top_caseg_time_disp_serial|caseg_to_hc595:caseg_to_hc595_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_to_hc595.v(40) " "Verilog HDL assignment warning at caseg_to_hc595.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/caseg_to_hc595.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731911035246 "|top_caseg_time_disp_serial|caseg_to_hc595:caseg_to_hc595_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/time_to_bit.v" 116 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731911035617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731911035617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731911035721 "|top_caseg_time_disp_serial|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731911035721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731911035794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731911036043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731911036043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731911036085 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731911036085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731911036085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731911036085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731911036103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:23:56 2024 " "Processing ended: Mon Nov 18 14:23:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731911036103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731911036103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731911036103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731911036103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731911037070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731911037070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:23:56 2024 " "Processing started: Mon Nov 18 14:23:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731911037070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731911037070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731911037070 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731911037141 ""}
{ "Info" "0" "" "Project  = caseg_time_disp_serial" {  } {  } 0 0 "Project  = caseg_time_disp_serial" 0 0 "Fitter" 0 0 1731911037141 ""}
{ "Info" "0" "" "Revision = caseg_time_disp_serial" {  } {  } 0 0 "Revision = caseg_time_disp_serial" 0 0 "Fitter" 0 0 1731911037141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731911037180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "caseg_time_disp_serial EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"caseg_time_disp_serial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731911037194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731911037226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731911037226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731911037226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731911037279 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731911037429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731911037429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731911037429 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731911037429 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731911037431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731911037431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731911037431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731911037431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731911037431 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731911037431 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731911037432 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 6 " "No exact pin location assignment(s) for 4 pins of 6 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds " "Pin ds not assigned to an exact location on the device" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ds } } } { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 6 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731911037633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shcp " "Pin shcp not assigned to an exact location on the device" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { shcp } } } { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 7 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shcp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731911037633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stcp " "Pin stcp not assigned to an exact location on the device" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { stcp } } } { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 8 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stcp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731911037633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oe " "Pin oe not assigned to an exact location on the device" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { oe } } } { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 10 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731911037633 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731911037633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "caseg_time_disp_serial.sdc " "Synopsys Design Constraints File file not found: 'caseg_time_disp_serial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731911037800 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731911037800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731911037803 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1731911037803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731911037804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731911037819 ""}  } { { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 3 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731911037819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731911037820 ""}  } { { "../rtl/top_caseg_time_disp_serial.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/rtl/top_caseg_time_disp_serial.v" 4 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731911037820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731911038036 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731911038036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731911038036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731911038037 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731911038037 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731911038038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731911038038 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731911038038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731911038053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731911038053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731911038053 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731911038054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731911038054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731911038054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731911038055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731911038055 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731911038055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731911038061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731911038441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731911038530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731911038538 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731911038920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731911038920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731911039169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731911039508 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731911039508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731911039967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731911039968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731911039968 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731911039976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731911040021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731911040141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731911040185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731911040315 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731911040569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/output_files/caseg_time_disp_serial.fit.smsg " "Generated suppressed messages file D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/output_files/caseg_time_disp_serial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731911040795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6000 " "Peak virtual memory: 6000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731911041091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:24:01 2024 " "Processing ended: Mon Nov 18 14:24:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731911041091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731911041091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731911041091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731911041091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731911041946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731911041946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:24:01 2024 " "Processing started: Mon Nov 18 14:24:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731911041946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731911041946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731911041946 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731911042407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731911042421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731911042584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:24:02 2024 " "Processing ended: Mon Nov 18 14:24:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731911042584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731911042584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731911042584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731911042584 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731911043157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731911043547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731911043548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:24:03 2024 " "Processing started: Mon Nov 18 14:24:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731911043548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731911043548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta caseg_time_disp_serial -c caseg_time_disp_serial " "Command: quartus_sta caseg_time_disp_serial -c caseg_time_disp_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731911043548 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731911043620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1731911043712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731911043713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731911043740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731911043740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "caseg_time_disp_serial.sdc " "Synopsys Design Constraints File file not found: 'caseg_time_disp_serial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731911043915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731911043916 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731911043917 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731911043917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1731911043994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731911043994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731911043995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1731911044002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731911044020 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731911044020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.456 " "Worst-case setup slack is -3.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456      -353.957 clk  " "   -3.456      -353.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 clk  " "    0.433         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -243.894 clk  " "   -3.000      -243.894 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731911044058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731911044076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731911044266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731911044332 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731911044332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.269 " "Worst-case setup slack is -3.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269      -321.964 clk  " "   -3.269      -321.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clk  " "    0.382         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -243.894 clk  " "   -3.000      -243.894 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044346 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731911044373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731911044518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731911044518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.989 " "Worst-case setup slack is -0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989       -68.716 clk  " "   -0.989       -68.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 clk  " "    0.178         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731911044532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -175.771 clk  " "   -3.000      -175.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731911044535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731911044535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731911044806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731911044806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731911044850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:24:04 2024 " "Processing ended: Mon Nov 18 14:24:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731911044850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731911044850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731911044850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731911044850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731911045703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731911045703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:24:05 2024 " "Processing started: Mon Nov 18 14:24:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731911045703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731911045703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off caseg_time_disp_serial -c caseg_time_disp_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731911045704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_8_1200mv_85c_slow.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_8_1200mv_85c_slow.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911045991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_8_1200mv_0c_slow.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_8_1200mv_0c_slow.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_min_1200mv_0c_fast.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_min_1200mv_0c_fast.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_8_1200mv_85c_v_slow.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_8_1200mv_85c_v_slow.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_8_1200mv_0c_v_slow.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_8_1200mv_0c_v_slow.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_min_1200mv_0c_v_fast.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_min_1200mv_0c_v_fast.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "caseg_time_disp_serial_v.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/ simulation " "Generated file caseg_time_disp_serial_v.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_serial/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731911046281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731911046317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:24:06 2024 " "Processing ended: Mon Nov 18 14:24:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731911046317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731911046317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731911046317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731911046317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731911046905 ""}
