INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Sun Nov 05 10:59:09 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.501 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.604 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rpais/Desktop 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rpais/Desktop
Execute     config_export -output=C:/Users/rpais/Desktop 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.72 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.104 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/rpais/Desktop -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rpais/Desktop -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 91.070 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.674 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.658 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.21 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.659 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.657 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.195 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.665 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.662 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.193 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.651 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.013 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.187 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.496 seconds; current allocated memory: 92.480 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.104 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.108 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.443 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.727 sec.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.111 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.108 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:44:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:50:7)
INFO: [HLS 214-291] Loop 'PAD' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:95:8)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:106:3)
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:44:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:50:7)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv3.cpp:41:11) in function 'conv3' partially with a factor of 2 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv3.cpp:44:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv3.cpp:50:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-188] Unrolling loop 'EXPORTH' (src/conv3.cpp:134:11) in function 'export_output_buffer_c3' partially with a factor of 2 (src/conv3.cpp:131:0)
INFO: [HLS 214-359] Unrolling loop 'CLEARH' (src/conv3.cpp:70:10) in function 'clear_buffer_c3': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv3.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'CLEARH' (src/conv3.cpp:70:10) in function 'clear_buffer_c3' completely with a factor of 3 (src/conv3.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'PAD' (src/conv3.cpp:95:8) in function 'load_input_buffer_c3' completely with a factor of 2 (src/conv3.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv3.cpp:106:3) in function 'load_input_buffer_c3' completely with a factor of 255 (src/conv3.cpp:84:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv2.cpp:46:10) in function 'conv2' partially with a factor of 6 (src/conv2.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv2.cpp:109:6) in function 'export_output_buffer_c2' partially with a factor of 2 (src/conv2.cpp:106:0)
INFO: [HLS 214-359] Unrolling loop 'BH' (src/conv2.cpp:63:6) in function 'clear_buffer_c2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv2.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'BH' (src/conv2.cpp:63:6) in function 'clear_buffer_c2' completely with a factor of 3 (src/conv2.cpp:61:0)
INFO: [HLS 214-188] Unrolling loop 'TILE_OUT' (src/conv1.cpp:32:13) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv1.cpp:41:11) in function 'conv1' partially with a factor of 3 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv1.cpp:44:7) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv1.cpp:50:7) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:134:6) in function 'export_output_buffer_c1' partially with a factor of 2 (src/conv1.cpp:131:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:71:6) in function 'clear_buffer_c1' partially with a factor of 2 (src/conv1.cpp:69:0)
INFO: [HLS 214-188] Unrolling loop 'K' (src/conv1.cpp:116:5) in function 'load_weight_buffer_c1' partially with a factor of 2 (src/conv1.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' (src/conv1.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c1(float (*) [15][255])' into 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' (src/conv1.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c1(float (*) [1][9][9], float (*) [1][9][9], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c2(float (*) [3][255])' into 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' (src/conv2.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c2(float (*) [3][255], float (*) [255][255], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c2(float (*) [64][1][1], float (*) [64][1][1], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c3(float (*) [7][259], float (*) [255][255], int, int)' (src/conv3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c3(float (*) [3][255])' into 'export_output_buffer_c3(float (*) [3][255], float (*) [255][255], float*, int, int)' (src/conv3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c3(float (*) [32][5][5], float (*) [32][5][5], int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c3(float (*) [3][255], float (*) [255][255], float*, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/conv3.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer': Block partitioning with factor 3 on dimension 3. (src/conv2.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer': Block partitioning with factor 3 on dimension 3. (src/conv2.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (src/conv1.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer': Block partitioning with factor 3 on dimension 3. (src/conv1.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv1.cpp:15:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:87:6) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:13:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'EXPORT'(src/conv1.cpp:133:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:133:10)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:147:3) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:147:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:104:3) has been inferred on bundle 'i1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:104:3)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(src/conv1.cpp:120:2) has been inferred on bundle 'w1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:120:2)
INFO: [HLS 214-115] Multiple burst reads of length 765 and bit width 32 in loop 'BH'(src/conv2.cpp:80:6) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:80:6)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:36:13) has been inferred on bundle 'w2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:36:13)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:36:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:36:13)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv2.cpp:122:3) has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:122:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:91:18)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'WEIGHTI'(src/conv3.cpp:117:11) has been inferred on bundle 'w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:117:11)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv3.cpp:147:3) has been inferred on bundle 'o'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:147:3)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.572 seconds; current allocated memory: 92.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 92.480 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.924 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 92.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.623 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 92.480 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.2' in function 'export_output_buffer_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.4' in function 'export_output_buffer_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'export_output_buffer_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'export_output_buffer_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.2' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.4' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:72) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:72) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:72) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.2' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.4' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:65) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:65) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:65) in function 'conv2' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 128 to 127 for loop 'COL' (src/conv3.cpp:41:20) in function 'conv3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 128 to 127 for loop 'COL' (src/conv3.cpp:41:20) in function 'conv3'.
INFO: [XFORM 203-102] Partitioning array 'output_fm_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0' in dimension 1 automatically.
Command         transform done; 4.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.892 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.068 seconds; current allocated memory: 92.480 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LOADI' (src/conv3.cpp:85:9) in function 'load_input_buffer_c3'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:134:6) in function 'export_output_buffer_c1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:133:10) in function 'export_output_buffer_c1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:71:6) in function 'export_output_buffer_c1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv1.cpp:70:9) in function 'export_output_buffer_c1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTK' (src/conv3.cpp:118:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTI' (src/conv3.cpp:117:11) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'ROW' (src/conv3.cpp:39:10) in function 'conv3' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv3.cpp:37:8) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORTH' (src/conv3.cpp:134:11) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv3.cpp:30:12) in function 'conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'BH' (src/conv2.cpp:80:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_INPUT' (src/conv2.cpp:79:14) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_WEIGHTS' (src/conv2.cpp:93:16) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'ROW' (src/conv2.cpp:45:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv2.cpp:41:8) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv2.cpp:40:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv2.cpp:109:6) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv2.cpp:108:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv2.cpp:62:9) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv2.cpp:36:13) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv2.cpp:32:12) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:40:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:37:7) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:40:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:37:7) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:32:13) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:28:12) in function 'conv1' more than one sub loop.
Execute           auto_get_db
Command         transform done; 6.665 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.666 seconds; current allocated memory: 330.102 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.351 sec.
Command     elaborate done; 46.56 sec.
Execute     ap_eval exec zip -j C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.254 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW5 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW4 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW 
Execute       preproc_iomode -model conv3_Pipeline_6 
Execute       preproc_iomode -model conv3_Pipeline_RELU3 
Execute       preproc_iomode -model conv3_Pipeline_4 
Execute       preproc_iomode -model conv3_Pipeline_RELU 
Execute       preproc_iomode -model conv3_Pipeline_COL 
Execute       preproc_iomode -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       preproc_iomode -model load_input_buffer_c3 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv2_Pipeline_BW8 
Execute       preproc_iomode -model conv2_Pipeline_BW7 
Execute       preproc_iomode -model conv2_Pipeline_BW 
Execute       preproc_iomode -model conv2_Pipeline_7 
Execute       preproc_iomode -model conv2_Pipeline_RELU6 
Execute       preproc_iomode -model conv2_Pipeline_5 
Execute       preproc_iomode -model conv2_Pipeline_RELU 
Execute       preproc_iomode -model conv2_Pipeline_COL 
Execute       preproc_iomode -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       preproc_iomode -model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       preproc_iomode -model conv1 
Execute       preproc_iomode -model conv1_Pipeline_OUT_ROW_COL9 
Execute       preproc_iomode -model export_output_buffer_c1 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_BW2 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_BW 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_4 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_RELU1 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_2 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_RELU 
Execute       preproc_iomode -model conv1_Pipeline_OUT_ROW_COL 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO-FLOW: Configuring Module : conv1_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       apply_spec_resource_limit conv1_Pipeline_OUT_ROW_COL 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_RELU ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_RELU 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_2 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_2 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_2 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_RELU1 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_RELU1 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_4 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_4 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_4 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_BW ...
Execute       set_default_model export_output_buffer_c1_Pipeline_BW 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_BW 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_BW2 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_BW2 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_BW2 
INFO-FLOW: Configuring Module : export_output_buffer_c1 ...
Execute       set_default_model export_output_buffer_c1 
Execute       apply_spec_resource_limit export_output_buffer_c1 
INFO-FLOW: Configuring Module : conv1_Pipeline_OUT_ROW_COL9 ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL9 
Execute       apply_spec_resource_limit conv1_Pipeline_OUT_ROW_COL9 
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : conv2_Pipeline_LOAD_INPUT_BH_L ...
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       apply_spec_resource_limit conv2_Pipeline_LOAD_INPUT_BH_L 
INFO-FLOW: Configuring Module : conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       apply_spec_resource_limit conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Configuring Module : conv2_Pipeline_COL ...
Execute       set_default_model conv2_Pipeline_COL 
Execute       apply_spec_resource_limit conv2_Pipeline_COL 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       apply_spec_resource_limit conv2_Pipeline_5 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU6 ...
Execute       set_default_model conv2_Pipeline_RELU6 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU6 
INFO-FLOW: Configuring Module : conv2_Pipeline_7 ...
Execute       set_default_model conv2_Pipeline_7 
Execute       apply_spec_resource_limit conv2_Pipeline_7 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       apply_spec_resource_limit conv2_Pipeline_BW 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW7 ...
Execute       set_default_model conv2_Pipeline_BW7 
Execute       apply_spec_resource_limit conv2_Pipeline_BW7 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW8 ...
Execute       set_default_model conv2_Pipeline_BW8 
Execute       apply_spec_resource_limit conv2_Pipeline_BW8 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       apply_spec_resource_limit load_input_buffer_c3 
INFO-FLOW: Configuring Module : conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       apply_spec_resource_limit conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Configuring Module : conv3_Pipeline_COL ...
Execute       set_default_model conv3_Pipeline_COL 
Execute       apply_spec_resource_limit conv3_Pipeline_COL 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       apply_spec_resource_limit conv3_Pipeline_4 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU3 ...
Execute       set_default_model conv3_Pipeline_RELU3 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU3 
INFO-FLOW: Configuring Module : conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       apply_spec_resource_limit conv3_Pipeline_6 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW4 ...
Execute       set_default_model conv3_Pipeline_CLEARW4 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW4 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW5 ...
Execute       set_default_model conv3_Pipeline_CLEARW5 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW5 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO-FLOW: Preprocessing Module: conv1_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       cdfg_preprocess -model conv1_Pipeline_OUT_ROW_COL 
Command       cdfg_preprocess done; 0.131 sec.
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_RELU ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_RELU 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_2 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_2 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_2 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_2 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_RELU1 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_RELU1 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU1 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_4 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_4 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_4 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_4 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_BW ...
Execute       set_default_model export_output_buffer_c1_Pipeline_BW 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_BW 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_BW 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_BW2 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_BW2 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_BW2 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_BW2 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1 ...
Execute       set_default_model export_output_buffer_c1 
Execute       cdfg_preprocess -model export_output_buffer_c1 
Execute       rtl_gen_preprocess export_output_buffer_c1 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_OUT_ROW_COL9 ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL9 
Execute       cdfg_preprocess -model conv1_Pipeline_OUT_ROW_COL9 
Command       cdfg_preprocess done; 0.129 sec.
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL9 
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_LOAD_INPUT_BH_L ...
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       cdfg_preprocess -model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_INPUT_BH_L 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       cdfg_preprocess -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_COL ...
Execute       set_default_model conv2_Pipeline_COL 
Execute       cdfg_preprocess -model conv2_Pipeline_COL 
Execute       rtl_gen_preprocess conv2_Pipeline_COL 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       cdfg_preprocess -model conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU6 ...
Execute       set_default_model conv2_Pipeline_RELU6 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU6 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU6 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_7 ...
Execute       set_default_model conv2_Pipeline_7 
Execute       cdfg_preprocess -model conv2_Pipeline_7 
Execute       rtl_gen_preprocess conv2_Pipeline_7 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       cdfg_preprocess -model conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW7 ...
Execute       set_default_model conv2_Pipeline_BW7 
Execute       cdfg_preprocess -model conv2_Pipeline_BW7 
Execute       rtl_gen_preprocess conv2_Pipeline_BW7 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW8 ...
Execute       set_default_model conv2_Pipeline_BW8 
Execute       cdfg_preprocess -model conv2_Pipeline_BW8 
Execute       rtl_gen_preprocess conv2_Pipeline_BW8 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       cdfg_preprocess -model load_input_buffer_c3 
Execute       rtl_gen_preprocess load_input_buffer_c3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       cdfg_preprocess -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_COL ...
Execute       set_default_model conv3_Pipeline_COL 
Execute       cdfg_preprocess -model conv3_Pipeline_COL 
Execute       rtl_gen_preprocess conv3_Pipeline_COL 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       cdfg_preprocess -model conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU3 ...
Execute       set_default_model conv3_Pipeline_RELU3 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU3 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       cdfg_preprocess -model conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW4 ...
Execute       set_default_model conv3_Pipeline_CLEARW4 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW4 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW4 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW5 ...
Execute       set_default_model conv3_Pipeline_CLEARW5 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW5 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW5 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       schedule -model conv1_Pipeline_OUT_ROW_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 51, Final II = 51, Depth = 94, loop 'OUT_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 32.872 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 34 seconds. CPU system time: 0 seconds. Elapsed time: 33.544 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.794 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.sched.adb -f 
Command       db_write done; 0.427 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_OUT_ROW_COL.
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       bind -model conv1_Pipeline_OUT_ROW_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.227 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.449 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.435 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.bind.adb -f 
Command       db_write done; 0.554 sec.
INFO-FLOW: Finish binding conv1_Pipeline_OUT_ROW_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       schedule -model export_output_buffer_c1_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_RELU.
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       bind -model export_output_buffer_c1_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_2 
Execute       schedule -model export_output_buffer_c1_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_2.
Execute       set_default_model export_output_buffer_c1_Pipeline_2 
Execute       bind -model export_output_buffer_c1_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       schedule -model export_output_buffer_c1_Pipeline_RELU1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_RELU1.
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       bind -model export_output_buffer_c1_Pipeline_RELU1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.13 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_RELU1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_4 
Execute       schedule -model export_output_buffer_c1_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_4.
Execute       set_default_model export_output_buffer_c1_Pipeline_4 
Execute       bind -model export_output_buffer_c1_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_BW 
Execute       schedule -model export_output_buffer_c1_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_BW.
Execute       set_default_model export_output_buffer_c1_Pipeline_BW 
Execute       bind -model export_output_buffer_c1_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_BW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_BW2 
Execute       schedule -model export_output_buffer_c1_Pipeline_BW2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_BW2.
Execute       set_default_model export_output_buffer_c1_Pipeline_BW2 
Execute       bind -model export_output_buffer_c1_Pipeline_BW2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_BW2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1 
Execute       schedule -model export_output_buffer_c1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.217 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1.
Execute       set_default_model export_output_buffer_c1 
Execute       bind -model export_output_buffer_c1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 378.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_OUT_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL9 
Execute       schedule -model conv1_Pipeline_OUT_ROW_COL9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 51, Final II = 51, Depth = 94, loop 'OUT_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 32.683 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 32.794 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.788 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.sched.adb -f 
Command       db_write done; 0.435 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_OUT_ROW_COL9.
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL9 
Execute       bind -model conv1_Pipeline_OUT_ROW_COL9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.434 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.431 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.bind.adb -f 
Command       db_write done; 0.558 sec.
INFO-FLOW: Finish binding conv1_Pipeline_OUT_ROW_COL9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln114) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.771 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.78 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.945 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.653 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.662 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.405 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_INPUT_BH_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       schedule -model conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_INPUT_BH_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'LOAD_INPUT_BH_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.237 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_LOAD_INPUT_BH_L.
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       bind -model conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_LOAD_INPUT_BH_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       schedule -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_WEIGHTS_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOAD_WEIGHTS_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_LOAD_WEIGHTS_L.
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       bind -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_LOAD_WEIGHTS_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_COL 
Execute       schedule -model conv2_Pipeline_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 37, loop 'COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.899 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.249 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_COL.
Execute       set_default_model conv2_Pipeline_COL 
Execute       bind -model conv2_Pipeline_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU 
Execute       schedule -model conv2_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.243 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.392 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU.
Execute       set_default_model conv2_Pipeline_RELU 
Execute       bind -model conv2_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_5 
Execute       schedule -model conv2_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.159 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_5.
Execute       set_default_model conv2_Pipeline_5 
Execute       bind -model conv2_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU6 
Execute       schedule -model conv2_Pipeline_RELU6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.311 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU6.
Execute       set_default_model conv2_Pipeline_RELU6 
Execute       bind -model conv2_Pipeline_RELU6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_7 
Execute       schedule -model conv2_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_7.
Execute       set_default_model conv2_Pipeline_7 
Execute       bind -model conv2_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW 
Execute       schedule -model conv2_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW.
Execute       set_default_model conv2_Pipeline_BW 
Execute       bind -model conv2_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW7 
Execute       schedule -model conv2_Pipeline_BW7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW7.
Execute       set_default_model conv2_Pipeline_BW7 
Execute       bind -model conv2_Pipeline_BW7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW8 
Execute       schedule -model conv2_Pipeline_BW8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW8.
Execute       set_default_model conv2_Pipeline_BW8 
Execute       bind -model conv2_Pipeline_BW8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.508 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 409.930 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.265 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 410.414 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_buffer_c3 
Execute       schedule -model load_input_buffer_c3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOADI_LOADH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 266, loop 'LOADI_LOADH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.883 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.05 seconds; current allocated memory: 433.371 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.696 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.sched.adb -f 
Command       db_write done; 0.201 sec.
INFO-FLOW: Finish scheduling load_input_buffer_c3.
Execute       set_default_model load_input_buffer_c3 
Execute       bind -model load_input_buffer_c3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.169 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.067 seconds; current allocated memory: 433.371 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.433 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.bind.adb -f 
Command       db_write done; 0.247 sec.
INFO-FLOW: Finish binding load_input_buffer_c3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       schedule -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTI_WEIGHTK_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHTI_WEIGHTK_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 433.371 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_WEIGHTI_WEIGHTK_L.
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       bind -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 433.371 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_WEIGHTI_WEIGHTK_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_COL 
Execute       schedule -model conv3_Pipeline_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 46, loop 'COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 15.397 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 15.473 seconds; current allocated memory: 433.410 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.308 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_COL.
Execute       set_default_model conv3_Pipeline_COL 
Execute       bind -model conv3_Pipeline_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.233 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU 
Execute       schedule -model conv3_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.464 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU.
Execute       set_default_model conv3_Pipeline_RELU 
Execute       bind -model conv3_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_4 
Execute       schedule -model conv3_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_4.
Execute       set_default_model conv3_Pipeline_4 
Execute       bind -model conv3_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU3 
Execute       schedule -model conv3_Pipeline_RELU3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.367 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU3.
Execute       set_default_model conv3_Pipeline_RELU3 
Execute       bind -model conv3_Pipeline_RELU3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_6 
Execute       schedule -model conv3_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_6.
Execute       set_default_model conv3_Pipeline_6 
Execute       bind -model conv3_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       schedule -model conv3_Pipeline_CLEARW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW.
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       bind -model conv3_Pipeline_CLEARW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW4 
Execute       schedule -model conv3_Pipeline_CLEARW4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW4.
Execute       set_default_model conv3_Pipeline_CLEARW4 
Execute       bind -model conv3_Pipeline_CLEARW4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW5 
Execute       schedule -model conv3_Pipeline_CLEARW5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.115 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW5.
Execute       set_default_model conv3_Pipeline_CLEARW5 
Execute       bind -model conv3_Pipeline_CLEARW5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 433.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.441 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 433.457 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.244 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 433.457 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 433.617 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 433.750 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_2 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU1 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_4 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_BW 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_BW2 
Execute       rtl_gen_preprocess export_output_buffer_c1 
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL9 
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_COL 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU6 
Execute       rtl_gen_preprocess conv2_Pipeline_7 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW7 
Execute       rtl_gen_preprocess conv2_Pipeline_BW8 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess load_input_buffer_c3 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_COL 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU3 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW4 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW5 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_OUT_ROW_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUT_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_OUT_ROW_COL' pipeline 'OUT_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_OUT_ROW_COL'.
Command       create_rtl_model done; 1.071 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 453.094 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_OUT_ROW_COL 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL 
Execute       syn_report -csynth -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.448 sec.
Execute       syn_report -rtlxml -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.851 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.adb 
Command       db_write done; 1.012 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_OUT_ROW_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 6.421 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_RELU 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_2/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_2'.
Command       create_rtl_model done; 0.347 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_2 
Execute       gen_rtl export_output_buffer_c1_Pipeline_2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_2 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_RELU1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_RELU1' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_RELU1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_RELU1 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU1 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_RELU1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1_Pipeline_4/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_4'.
Command       create_rtl_model done; 0.415 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.697 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_4 
Execute       gen_rtl export_output_buffer_c1_Pipeline_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_4 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_BW 
Execute       gen_rtl export_output_buffer_c1_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_BW 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_BW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_BW2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_BW2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_BW2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_BW2 
Execute       gen_rtl export_output_buffer_c1_Pipeline_BW2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_BW2 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_BW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_BW2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_BW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_BW2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_BW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_BW2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_BW2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_BW2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 504.270 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1 
Execute       gen_rtl export_output_buffer_c1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1 
Execute       syn_report -csynth -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.136 sec.
Execute       db_write -model export_output_buffer_c1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.adb 
Execute       db_write -model export_output_buffer_c1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_OUT_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_OUT_ROW_COL9 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUT_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_OUT_ROW_COL9' pipeline 'OUT_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_OUT_ROW_COL9'.
Command       create_rtl_model done; 1.061 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 522.211 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL9 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_OUT_ROW_COL9 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL9 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL9 
Execute       syn_report -csynth -model conv1_Pipeline_OUT_ROW_COL9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL9_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.451 sec.
Execute       syn_report -rtlxml -model conv1_Pipeline_OUT_ROW_COL9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL9_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_OUT_ROW_COL9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.851 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL9 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.adb 
Command       db_write done; 0.984 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL9 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_OUT_ROW_COL9 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_RAM_2P_LUTRAdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_497_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_501_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_505_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_509_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_4ns_6ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_8ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 6.673 seconds; current allocated memory: 572.711 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Execute       syn_report -csynth -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.197 sec.
Execute       syn_report -rtlxml -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.335 sec.
Execute       db_write -model conv1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.209 sec.
Execute       db_write -model conv1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_INPUT_BH_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_LOAD_INPUT_BH_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_INPUT_BH_L' pipeline 'LOAD_INPUT_BH_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_INPUT_BH_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.411 seconds; current allocated memory: 578.102 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_LOAD_INPUT_BH_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       gen_rtl conv2_Pipeline_LOAD_INPUT_BH_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       syn_report -csynth -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_INPUT_BH_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_INPUT_BH_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_LOAD_INPUT_BH_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.adb 
Execute       db_write -model conv2_Pipeline_LOAD_INPUT_BH_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_LOAD_INPUT_BH_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_LOAD_WEIGHTS_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_WEIGHTS_L' pipeline 'LOAD_WEIGHTS_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_WEIGHTS_L'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 583.184 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       syn_report -csynth -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.adb 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_LOAD_WEIGHTS_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_COL' pipeline 'COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_COL'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 586.062 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_COL 
Execute       gen_rtl conv2_Pipeline_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_COL 
Execute       syn_report -csynth -model conv2_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model conv2_Pipeline_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.adb 
Command       db_write done; 0.101 sec.
Execute       db_write -model conv2_Pipeline_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 588.629 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU 
Execute       syn_report -csynth -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.adb 
Execute       db_write -model conv2_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_5'.
Command       create_rtl_model done; 0.682 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 592.512 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_5 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_5 
Execute       syn_report -csynth -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.adb 
Execute       db_write -model conv2_Pipeline_5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU6' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 595.051 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU6 
Execute       gen_rtl conv2_Pipeline_RELU6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU6 
Execute       syn_report -csynth -model conv2_Pipeline_RELU6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_RELU6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.adb 
Execute       db_write -model conv2_Pipeline_RELU6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_7'.
Command       create_rtl_model done; 0.283 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.626 seconds; current allocated memory: 596.359 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_7 
Execute       gen_rtl conv2_Pipeline_7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_7 
Execute       syn_report -csynth -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.adb 
Execute       db_write -model conv2_Pipeline_7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 597.918 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW 
Execute       syn_report -csynth -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.adb 
Execute       db_write -model conv2_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW7' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 599.188 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW7 
Execute       gen_rtl conv2_Pipeline_BW7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW7 
Execute       syn_report -csynth -model conv2_Pipeline_BW7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.adb 
Execute       db_write -model conv2_Pipeline_BW7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW8 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW8' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 600.734 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW8 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW8 
Execute       gen_rtl conv2_Pipeline_BW8 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW8 
Execute       syn_report -csynth -model conv2_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW8_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW8_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW8 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.adb 
Execute       db_write -model conv2_Pipeline_BW8 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW8 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_497_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_8ns_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.228 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 601.750 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.287 sec.
Execute       db_write -model conv2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 0.139 sec.
Execute       db_write -model conv2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_input_buffer_c3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c3' pipeline 'LOADI_LOADH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_10ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c3'.
Command       create_rtl_model done; 1.378 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.279 seconds; current allocated memory: 622.340 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_input_buffer_c3 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_input_buffer_c3 
Execute       syn_report -csynth -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.373 sec.
Execute       syn_report -rtlxml -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.772 sec.
Execute       db_write -model load_input_buffer_c3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.adb 
Command       db_write done; 0.598 sec.
Execute       db_write -model load_input_buffer_c3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_buffer_c3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_WEIGHTI_WEIGHTK_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' pipeline 'WEIGHTI_WEIGHTK_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'.
Command       create_rtl_model done; 0.252 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.115 seconds; current allocated memory: 646.633 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       syn_report -csynth -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.adb 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_WEIGHTI_WEIGHTK_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_COL' pipeline 'COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_COL'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 652.773 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_COL 
Execute       gen_rtl conv3_Pipeline_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_COL 
Execute       syn_report -csynth -model conv3_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.194 sec.
Execute       db_write -model conv3_Pipeline_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.adb 
Command       db_write done; 0.138 sec.
Execute       db_write -model conv3_Pipeline_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.022 seconds; current allocated memory: 657.043 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU 
Execute       syn_report -csynth -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.adb 
Execute       db_write -model conv3_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_4'.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 661.445 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_4 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_4 
Execute       syn_report -csynth -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.adb 
Execute       db_write -model conv3_Pipeline_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU3' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 663.258 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU3 
Execute       gen_rtl conv3_Pipeline_RELU3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU3 
Execute       syn_report -csynth -model conv3_Pipeline_RELU3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.adb 
Execute       db_write -model conv3_Pipeline_RELU3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_6'.
Command       create_rtl_model done; 0.329 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 664.016 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_6 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_6 
Execute       syn_report -csynth -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.adb 
Execute       db_write -model conv3_Pipeline_6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 664.781 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.adb 
Execute       db_write -model conv3_Pipeline_CLEARW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 665.820 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW4 
Execute       gen_rtl conv3_Pipeline_CLEARW4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW4 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.adb 
Execute       db_write -model conv3_Pipeline_CLEARW4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 666.316 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW5 
Execute       gen_rtl conv3_Pipeline_CLEARW5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW5 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.adb 
Execute       db_write -model conv3_Pipeline_CLEARW5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_RAM_AUTO_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_RAM_AUTO_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_RAM_AUTO_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_RAM_AUTO_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_RAM_AUTO_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_RAM_AUTO_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_RAM_AUTO_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_RAM_AUTO_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_RAM_AUTO_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_RAM_AUTO_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_RAM_AUTO_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_RAM_AUTO_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_RAM_AUTO_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_RAM_AUTO_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_RAM_AUTO_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_RAM_AUTO_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_RAM_AUTO_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_RAM_AUTO_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_RAM_AUTO_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_RAM_AUTO_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_RAM_AUTO_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_RAM_AUTO_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_RAM_AUTO_1R1W' to 'conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_RAM_AUTO_CeG' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_497_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_501_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_505_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_509_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_10ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 667.090 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.109 sec.
Execute       syn_report -rtlxml -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -model conv3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model conv3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/o' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv1_output_ftmap', 'conv2_weights', 'conv2_biases', 'conv2_output_ftmap', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
Command       create_rtl_model done; 0.589 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.775 seconds; current allocated memory: 672.066 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.478 sec.
Execute       db_write -model srcnn -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 2.274 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO-FLOW: Handling components in module [conv1_Pipeline_OUT_ROW_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component srcnn_mul_3ns_8ns_10_1_1.
INFO-FLOW: Append model srcnn_mul_3ns_8ns_10_1_1
INFO-FLOW: Found component srcnn_urem_9ns_8ns_9_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_8ns_9_13_1
INFO-FLOW: Found component srcnn_mul_4ns_8ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_8ns_11_1_1
INFO-FLOW: Found component srcnn_urem_8ns_8ns_8_12_1.
INFO-FLOW: Append model srcnn_urem_8ns_8ns_8_12_1
INFO-FLOW: Found component srcnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component srcnn_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component srcnn_mux_2_1_32_1_1.
INFO-FLOW: Append model srcnn_mux_2_1_32_1_1
INFO-FLOW: Found component srcnn_mul_5ns_8ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_8ns_11_1_1
INFO-FLOW: Found component srcnn_urem_4ns_3ns_2_8_1.
INFO-FLOW: Append model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_RELU1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_BW2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_7ns_19ns_25_1_1.
INFO-FLOW: Append model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [conv1_Pipeline_OUT_ROW_COL9] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_64s_8ns_64_1_1.
INFO-FLOW: Append model srcnn_mul_64s_8ns_64_1_1
INFO-FLOW: Found component srcnn_urem_9ns_8ns_9_13_seq_1.
INFO-FLOW: Append model srcnn_urem_9ns_8ns_9_13_seq_1
INFO-FLOW: Found component srcnn_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component srcnn_am_addmul_4ns_6ns_9ns_16_4_1.
INFO-FLOW: Append model srcnn_am_addmul_4ns_6ns_9ns_16_4_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv2_Pipeline_LOAD_INPUT_BH_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_11s_8ns_14_1_1.
INFO-FLOW: Append model srcnn_mul_11s_8ns_14_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_LOAD_WEIGHTS_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_11ns_18_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_18_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW8] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_7s_8ns_10_1_1.
INFO-FLOW: Append model srcnn_mul_7s_8ns_10_1_1
INFO-FLOW: Found component srcnn_mul_5ns_19ns_23_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: Found component srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_input_buffer_c3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_6ns_19ns_24_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: Found component srcnn_mul_11s_10ns_21_1_1.
INFO-FLOW: Append model srcnn_mul_11s_10ns_21_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_WEIGHTI_WEIGHTK_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_11s_10ns_16_1_1.
INFO-FLOW: Append model srcnn_mul_11s_10ns_16_1_1
INFO-FLOW: Found component srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg.
INFO-FLOW: Append model srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
INFO-FLOW: Found component srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_i1_m_axi.
INFO-FLOW: Append model srcnn_i1_m_axi
INFO-FLOW: Found component srcnn_w1_m_axi.
INFO-FLOW: Append model srcnn_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_m_axi.
INFO-FLOW: Append model srcnn_gmem_m_axi
INFO-FLOW: Found component srcnn_i2_m_axi.
INFO-FLOW: Append model srcnn_i2_m_axi
INFO-FLOW: Found component srcnn_w2_m_axi.
INFO-FLOW: Append model srcnn_w2_m_axi
INFO-FLOW: Found component srcnn_i3_m_axi.
INFO-FLOW: Append model srcnn_i3_m_axi
INFO-FLOW: Found component srcnn_w3_m_axi.
INFO-FLOW: Append model srcnn_w3_m_axi
INFO-FLOW: Found component srcnn_o_m_axi.
INFO-FLOW: Append model srcnn_o_m_axi
INFO-FLOW: Found component srcnn_control_s_axi.
INFO-FLOW: Append model srcnn_control_s_axi
INFO-FLOW: Append model conv1_Pipeline_OUT_ROW_COL
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_RELU
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_2
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_RELU1
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_4
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_BW
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_BW2
INFO-FLOW: Append model export_output_buffer_c1
INFO-FLOW: Append model conv1_Pipeline_OUT_ROW_COL9
INFO-FLOW: Append model conv1
INFO-FLOW: Append model conv2_Pipeline_LOAD_INPUT_BH_L
INFO-FLOW: Append model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: Append model conv2_Pipeline_COL
INFO-FLOW: Append model conv2_Pipeline_RELU
INFO-FLOW: Append model conv2_Pipeline_5
INFO-FLOW: Append model conv2_Pipeline_RELU6
INFO-FLOW: Append model conv2_Pipeline_7
INFO-FLOW: Append model conv2_Pipeline_BW
INFO-FLOW: Append model conv2_Pipeline_BW7
INFO-FLOW: Append model conv2_Pipeline_BW8
INFO-FLOW: Append model conv2
INFO-FLOW: Append model load_input_buffer_c3
INFO-FLOW: Append model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: Append model conv3_Pipeline_COL
INFO-FLOW: Append model conv3_Pipeline_RELU
INFO-FLOW: Append model conv3_Pipeline_4
INFO-FLOW: Append model conv3_Pipeline_RELU3
INFO-FLOW: Append model conv3_Pipeline_6
INFO-FLOW: Append model conv3_Pipeline_CLEARW
INFO-FLOW: Append model conv3_Pipeline_CLEARW4
INFO-FLOW: Append model conv3_Pipeline_CLEARW5
INFO-FLOW: Append model conv3
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_mux_3_2_32_1_1 srcnn_mul_4ns_6ns_9_1_1 srcnn_mul_3ns_8ns_10_1_1 srcnn_urem_9ns_8ns_9_13_1 srcnn_mul_4ns_8ns_11_1_1 srcnn_urem_8ns_8ns_8_12_1 srcnn_mul_8ns_10ns_17_1_1 srcnn_mul_9ns_11ns_19_1_1 srcnn_mux_2_1_32_1_1 srcnn_mul_5ns_8ns_11_1_1 srcnn_urem_4ns_3ns_2_8_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_7ns_19ns_25_1_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_64s_8ns_64_1_1 srcnn_urem_9ns_8ns_9_13_seq_1 srcnn_mul_6ns_10ns_15_1_1 srcnn_am_addmul_4ns_6ns_9ns_16_4_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W srcnn_mul_11s_8ns_14_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_9ns_11ns_18_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_7s_8ns_10_1_1 srcnn_mul_5ns_19ns_23_1_1 srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W srcnn_conv2_weight_buffer_RAM_AUTO_1R1W srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W srcnn_mul_6ns_19ns_24_1_1 srcnn_mul_11s_10ns_21_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_11s_10ns_16_1_1 srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_i1_m_axi srcnn_w1_m_axi srcnn_gmem_m_axi srcnn_i2_m_axi srcnn_w2_m_axi srcnn_i3_m_axi srcnn_w3_m_axi srcnn_o_m_axi srcnn_control_s_axi conv1_Pipeline_OUT_ROW_COL export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_2 export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1_Pipeline_4 export_output_buffer_c1_Pipeline_BW export_output_buffer_c1_Pipeline_BW2 export_output_buffer_c1 conv1_Pipeline_OUT_ROW_COL9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU6 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW7 conv2_Pipeline_BW8 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU3 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW4 conv3_Pipeline_CLEARW5 conv3 srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model srcnn_mul_3ns_8ns_10_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_8ns_9_13_1
INFO-FLOW: To file: write model srcnn_mul_4ns_8ns_11_1_1
INFO-FLOW: To file: write model srcnn_urem_8ns_8ns_8_12_1
INFO-FLOW: To file: write model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model srcnn_mux_2_1_32_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_8ns_11_1_1
INFO-FLOW: To file: write model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_64s_8ns_64_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_8ns_9_13_seq_1
INFO-FLOW: To file: write model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model srcnn_am_addmul_4ns_6ns_9ns_16_4_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_mul_11s_8ns_14_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_18_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_7s_8ns_10_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: To file: write model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: To file: write model srcnn_mul_11s_10ns_21_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_11s_10ns_16_1_1
INFO-FLOW: To file: write model srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
INFO-FLOW: To file: write model srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_i1_m_axi
INFO-FLOW: To file: write model srcnn_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_m_axi
INFO-FLOW: To file: write model srcnn_i2_m_axi
INFO-FLOW: To file: write model srcnn_w2_m_axi
INFO-FLOW: To file: write model srcnn_i3_m_axi
INFO-FLOW: To file: write model srcnn_w3_m_axi
INFO-FLOW: To file: write model srcnn_o_m_axi
INFO-FLOW: To file: write model srcnn_control_s_axi
INFO-FLOW: To file: write model conv1_Pipeline_OUT_ROW_COL
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_RELU
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_2
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_RELU1
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_4
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_BW
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_BW2
INFO-FLOW: To file: write model export_output_buffer_c1
INFO-FLOW: To file: write model conv1_Pipeline_OUT_ROW_COL9
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model conv2_Pipeline_LOAD_INPUT_BH_L
INFO-FLOW: To file: write model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: To file: write model conv2_Pipeline_COL
INFO-FLOW: To file: write model conv2_Pipeline_RELU
INFO-FLOW: To file: write model conv2_Pipeline_5
INFO-FLOW: To file: write model conv2_Pipeline_RELU6
INFO-FLOW: To file: write model conv2_Pipeline_7
INFO-FLOW: To file: write model conv2_Pipeline_BW
INFO-FLOW: To file: write model conv2_Pipeline_BW7
INFO-FLOW: To file: write model conv2_Pipeline_BW8
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model load_input_buffer_c3
INFO-FLOW: To file: write model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: To file: write model conv3_Pipeline_COL
INFO-FLOW: To file: write model conv3_Pipeline_RELU
INFO-FLOW: To file: write model conv3_Pipeline_4
INFO-FLOW: To file: write model conv3_Pipeline_RELU3
INFO-FLOW: To file: write model conv3_Pipeline_6
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW4
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW5
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_mux_3_2_32_1_1
srcnn_mul_4ns_6ns_9_1_1
srcnn_mul_3ns_8ns_10_1_1
srcnn_urem_9ns_8ns_9_13_1
srcnn_mul_4ns_8ns_11_1_1
srcnn_urem_8ns_8ns_8_12_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_9ns_11ns_19_1_1
srcnn_mux_2_1_32_1_1
srcnn_mul_5ns_8ns_11_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7ns_19ns_25_1_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_64s_8ns_64_1_1
srcnn_urem_9ns_8ns_9_13_seq_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_am_addmul_4ns_6ns_9ns_16_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_11s_8ns_14_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_18_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7s_8ns_10_1_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W
srcnn_mul_6ns_19ns_24_1_1
srcnn_mul_11s_10ns_21_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_11s_10ns_16_1_1
srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_gmem_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_OUT_ROW_COL
export_output_buffer_c1_Pipeline_RELU
export_output_buffer_c1_Pipeline_2
export_output_buffer_c1_Pipeline_RELU1
export_output_buffer_c1_Pipeline_4
export_output_buffer_c1_Pipeline_BW
export_output_buffer_c1_Pipeline_BW2
export_output_buffer_c1
conv1_Pipeline_OUT_ROW_COL9
conv1
conv2_Pipeline_LOAD_INPUT_BH_L
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_COL
conv2_Pipeline_RELU
conv2_Pipeline_5
conv2_Pipeline_RELU6
conv2_Pipeline_7
conv2_Pipeline_BW
conv2_Pipeline_BW7
conv2_Pipeline_BW8
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_COL
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU3
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW4
conv3_Pipeline_CLEARW5
conv3
srcnn
' expOnly='0'
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.354 seconds; current allocated memory: 700.109 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name srcnn
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_mux_3_2_32_1_1
srcnn_mul_4ns_6ns_9_1_1
srcnn_mul_3ns_8ns_10_1_1
srcnn_urem_9ns_8ns_9_13_1
srcnn_mul_4ns_8ns_11_1_1
srcnn_urem_8ns_8ns_8_12_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_9ns_11ns_19_1_1
srcnn_mux_2_1_32_1_1
srcnn_mul_5ns_8ns_11_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7ns_19ns_25_1_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_64s_8ns_64_1_1
srcnn_urem_9ns_8ns_9_13_seq_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_am_addmul_4ns_6ns_9ns_16_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_11s_8ns_14_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_18_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7s_8ns_10_1_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W
srcnn_mul_6ns_19ns_24_1_1
srcnn_mul_11s_10ns_21_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_11s_10ns_16_1_1
srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_gmem_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_OUT_ROW_COL
export_output_buffer_c1_Pipeline_RELU
export_output_buffer_c1_Pipeline_2
export_output_buffer_c1_Pipeline_RELU1
export_output_buffer_c1_Pipeline_4
export_output_buffer_c1_Pipeline_BW
export_output_buffer_c1_Pipeline_BW2
export_output_buffer_c1
conv1_Pipeline_OUT_ROW_COL9
conv1
conv2_Pipeline_LOAD_INPUT_BH_L
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_COL
conv2_Pipeline_RELU
conv2_Pipeline_5
conv2_Pipeline_RELU6
conv2_Pipeline_7
conv2_Pipeline_BW
conv2_Pipeline_BW7
conv2_Pipeline_BW8
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_COL
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU3
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW4
conv3_Pipeline_CLEARW5
conv3
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i3 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME o_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME o DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w3 DSP 0 BRAM 16 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn conv1 grp_conv1_fu_280 conv1_Pipeline_OUT_ROW_COL grp_conv1_Pipeline_OUT_ROW_COL_fu_778 export_output_buffer_c1 grp_export_output_buffer_c1_fu_798 export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_RELU_fu_202 export_output_buffer_c1_Pipeline_2 grp_export_output_buffer_c1_Pipeline_2_fu_212 export_output_buffer_c1_Pipeline_RELU1 grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 export_output_buffer_c1_Pipeline_4 grp_export_output_buffer_c1_Pipeline_4_fu_234 export_output_buffer_c1_Pipeline_BW grp_export_output_buffer_c1_Pipeline_BW_fu_246 export_output_buffer_c1_Pipeline_BW2 grp_export_output_buffer_c1_Pipeline_BW2_fu_255 conv1_Pipeline_OUT_ROW_COL9 grp_conv1_Pipeline_OUT_ROW_COL9_fu_814 conv2 grp_conv2_fu_316 conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409 conv2_Pipeline_COL grp_conv2_Pipeline_COL_fu_418 conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_437 conv2_Pipeline_5 grp_conv2_Pipeline_5_fu_449 conv2_Pipeline_RELU6 grp_conv2_Pipeline_RELU6_fu_463 conv2_Pipeline_7 grp_conv2_Pipeline_7_fu_475 conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_489 conv2_Pipeline_BW7 grp_conv2_Pipeline_BW7_fu_500 conv2_Pipeline_BW8 grp_conv2_Pipeline_BW8_fu_511 conv3 grp_conv3_fu_346 load_input_buffer_c3 grp_load_input_buffer_c3_fu_619 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 conv3_Pipeline_COL grp_conv3_Pipeline_COL_fu_686 conv3_Pipeline_RELU grp_conv3_Pipeline_RELU_fu_750 conv3_Pipeline_4 grp_conv3_Pipeline_4_fu_758 conv3_Pipeline_RELU3 grp_conv3_Pipeline_RELU3_fu_768 conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW_fu_776 conv3_Pipeline_6 grp_conv3_Pipeline_6_fu_782 conv3_Pipeline_CLEARW4 grp_conv3_Pipeline_CLEARW4_fu_792 conv3_Pipeline_CLEARW5 grp_conv3_Pipeline_CLEARW5_fu_798} INST2MODULE {srcnn srcnn grp_conv1_fu_280 conv1 grp_conv1_Pipeline_OUT_ROW_COL_fu_778 conv1_Pipeline_OUT_ROW_COL grp_export_output_buffer_c1_fu_798 export_output_buffer_c1 grp_export_output_buffer_c1_Pipeline_RELU_fu_202 export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_2_fu_212 export_output_buffer_c1_Pipeline_2 grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 export_output_buffer_c1_Pipeline_RELU1 grp_export_output_buffer_c1_Pipeline_4_fu_234 export_output_buffer_c1_Pipeline_4 grp_export_output_buffer_c1_Pipeline_BW_fu_246 export_output_buffer_c1_Pipeline_BW grp_export_output_buffer_c1_Pipeline_BW2_fu_255 export_output_buffer_c1_Pipeline_BW2 grp_conv1_Pipeline_OUT_ROW_COL9_fu_814 conv1_Pipeline_OUT_ROW_COL9 grp_conv2_fu_316 conv2 grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_COL_fu_418 conv2_Pipeline_COL grp_conv2_Pipeline_RELU_fu_437 conv2_Pipeline_RELU grp_conv2_Pipeline_5_fu_449 conv2_Pipeline_5 grp_conv2_Pipeline_RELU6_fu_463 conv2_Pipeline_RELU6 grp_conv2_Pipeline_7_fu_475 conv2_Pipeline_7 grp_conv2_Pipeline_BW_fu_489 conv2_Pipeline_BW grp_conv2_Pipeline_BW7_fu_500 conv2_Pipeline_BW7 grp_conv2_Pipeline_BW8_fu_511 conv2_Pipeline_BW8 grp_conv3_fu_346 conv3 grp_load_input_buffer_c3_fu_619 load_input_buffer_c3 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_COL_fu_686 conv3_Pipeline_COL grp_conv3_Pipeline_RELU_fu_750 conv3_Pipeline_RELU grp_conv3_Pipeline_4_fu_758 conv3_Pipeline_4 grp_conv3_Pipeline_RELU3_fu_768 conv3_Pipeline_RELU3 grp_conv3_Pipeline_CLEARW_fu_776 conv3_Pipeline_CLEARW grp_conv3_Pipeline_6_fu_782 conv3_Pipeline_6 grp_conv3_Pipeline_CLEARW4_fu_792 conv3_Pipeline_CLEARW4 grp_conv3_Pipeline_CLEARW5_fu_798 conv3_Pipeline_CLEARW5} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_conv1_fu_280 grp_conv2_fu_316 grp_conv3_fu_346}} grp_conv1_fu_280 {DEPTH 2 CHILDREN {grp_conv1_Pipeline_OUT_ROW_COL_fu_778 grp_export_output_buffer_c1_fu_798 grp_conv1_Pipeline_OUT_ROW_COL9_fu_814}} grp_conv1_Pipeline_OUT_ROW_COL_fu_778 {DEPTH 3 CHILDREN {}} grp_export_output_buffer_c1_fu_798 {DEPTH 3 CHILDREN {grp_export_output_buffer_c1_Pipeline_RELU_fu_202 grp_export_output_buffer_c1_Pipeline_2_fu_212 grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 grp_export_output_buffer_c1_Pipeline_4_fu_234 grp_export_output_buffer_c1_Pipeline_BW_fu_246 grp_export_output_buffer_c1_Pipeline_BW2_fu_255}} grp_export_output_buffer_c1_Pipeline_RELU_fu_202 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_2_fu_212 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_4_fu_234 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_BW_fu_246 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_BW2_fu_255 {DEPTH 4 CHILDREN {}} grp_conv1_Pipeline_OUT_ROW_COL9_fu_814 {DEPTH 3 CHILDREN {}} grp_conv2_fu_316 {DEPTH 2 CHILDREN {grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409 grp_conv2_Pipeline_COL_fu_418 grp_conv2_Pipeline_RELU_fu_437 grp_conv2_Pipeline_5_fu_449 grp_conv2_Pipeline_RELU6_fu_463 grp_conv2_Pipeline_7_fu_475 grp_conv2_Pipeline_BW_fu_489 grp_conv2_Pipeline_BW7_fu_500 grp_conv2_Pipeline_BW8_fu_511}} grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_COL_fu_418 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU_fu_437 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_5_fu_449 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU6_fu_463 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_7_fu_475 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW_fu_489 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW7_fu_500 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW8_fu_511 {DEPTH 3 CHILDREN {}} grp_conv3_fu_346 {DEPTH 2 CHILDREN {grp_load_input_buffer_c3_fu_619 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 grp_conv3_Pipeline_COL_fu_686 grp_conv3_Pipeline_RELU_fu_750 grp_conv3_Pipeline_4_fu_758 grp_conv3_Pipeline_RELU3_fu_768 grp_conv3_Pipeline_CLEARW_fu_776 grp_conv3_Pipeline_6_fu_782 grp_conv3_Pipeline_CLEARW4_fu_792 grp_conv3_Pipeline_CLEARW5_fu_798}} grp_load_input_buffer_c3_fu_619 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_COL_fu_686 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU_fu_750 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_4_fu_758 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU3_fu_768 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW_fu_776 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_6_fu_782 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW4_fu_792 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW5_fu_798 {DEPTH 3 CHILDREN {}}} MODULEDATA {conv1_Pipeline_OUT_ROW_COL {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U38 SOURCE src/conv1.cpp:37 VARIABLE mul_ln37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U39 SOURCE src/conv1.cpp:37 VARIABLE empty LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_534_fu_10616_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_534 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_535_fu_9083_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_535 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_536_fu_9104_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_536 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_537_fu_9258_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_537 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_538_fu_9398_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_538 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_539_fu_9544_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_539 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_540_fu_9764_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_540 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_541_fu_10048_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_541 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_542_fu_10332_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_542 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_543_fu_9116_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_543 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_544_fu_9183_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_544 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_545_fu_9270_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_545 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_546_fu_9410_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_546 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_547_fu_9619_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_547 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_548_fu_9834_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_548 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_549_fu_10060_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_549 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_550_fu_10344_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_550 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_551_fu_10628_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_551 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_552_fu_9195_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_552 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_553_fu_9328_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_553 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_554_fu_9468_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_554 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_555_fu_9631_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_555 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_556_fu_9846_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_556 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_557_fu_10122_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_557 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_558_fu_10406_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_558 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_559_fu_10686_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_559 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_560_fu_10896_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_560 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_561_fu_9340_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_561 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_562_fu_9480_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_562 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_563_fu_9694_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_563 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_564_fu_9908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_564 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_565_fu_10134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_565 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_566_fu_10418_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_566 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_567_fu_10698_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_567 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_568_fu_10970_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_568 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_569_fu_11180_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_569 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_570_fu_9556_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_570 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_571_fu_9706_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_571 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_572_fu_9920_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_572 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_573_fu_10192_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_573 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_574_fu_10476_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_574 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_575_fu_10756_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_575 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_576_fu_10982_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_576 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_577_fu_11192_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_577 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_578_fu_11394_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_578 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_579_fu_9776_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_579 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_580_fu_9978_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_580 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_581_fu_10204_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_581 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_582_fu_10488_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_582 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_583_fu_10768_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_583 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_584_fu_11040_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_584 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_585_fu_11250_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_585 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_586_fu_11406_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_586 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_587_fu_11534_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_587 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_588_fu_9990_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_588 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_589_fu_10262_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_589 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_590_fu_10546_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_590 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_591_fu_10826_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_591 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_592_fu_11052_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_592 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_593_fu_11262_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_593 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_594_fu_11464_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_594 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_595_fu_11604_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_595 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_596_fu_11674_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_596 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_597_fu_10274_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_597 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_598_fu_10558_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_598 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_599_fu_10838_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_599 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_600_fu_11110_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_600 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_601_fu_11320_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_601 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_602_fu_11476_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_602 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_603_fu_11616_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_603 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_604_fu_11744_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_604 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_605_fu_11814_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_605 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_606_fu_10908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_606 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_607_fu_11122_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_607 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_608_fu_11332_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_608 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_609_fu_11546_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_609 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_610_fu_11686_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_610 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_611_fu_11756_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_611 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_612_fu_11826_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_612 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_613_fu_11884_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_613 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next500_fu_8544_p2 SOURCE {} VARIABLE indvars_iv_next500 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_614_fu_8549_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_614 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_615_fu_8686_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_615 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_616_fu_8691_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_616 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_617_fu_8804_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_617 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_618_fu_8809_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_618 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_619_fu_8814_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_619 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_620_fu_8819_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_620 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_8150_p2 SOURCE src/conv1.cpp:37 VARIABLE add_ln37_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_8159_p2 SOURCE src/conv1.cpp:37 VARIABLE add_ln37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U40 SOURCE src/conv1.cpp:37 VARIABLE mul_ln37_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U41 SOURCE src/conv1.cpp:37 VARIABLE empty_622 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_624_fu_9134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_624 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_625_fu_9207_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_625 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_626_fu_9352_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_626 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_627_fu_9492_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_627 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_628_fu_9643_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_628 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_629_fu_9858_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_629 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_630_fu_10146_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_630 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_631_fu_10430_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_631 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_632_fu_9219_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_632 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_633_fu_9282_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_633 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_634_fu_9364_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_634 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_635_fu_9504_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_635 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_636_fu_9718_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_636 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_637_fu_9932_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_637 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_638_fu_10158_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_638 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_639_fu_10442_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_639 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_640_fu_10710_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_640 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_641_fu_9294_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_641 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_642_fu_9422_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_642 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_643_fu_9568_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_643 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_644_fu_9730_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_644 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_645_fu_9944_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_645 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_646_fu_10216_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_646 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_647_fu_10500_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_647 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_648_fu_10780_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_648 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_649_fu_10994_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_649 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_650_fu_9434_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_650 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_651_fu_9580_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_651 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_652_fu_9788_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_652 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_653_fu_10002_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_653 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_654_fu_10228_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_654 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_655_fu_10512_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_655 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_656_fu_10792_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_656 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_657_fu_11064_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_657 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_658_fu_11274_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_658 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_659_fu_9655_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_659 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_660_fu_9800_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_660 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_661_fu_10014_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_661 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_662_fu_10286_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_662 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_663_fu_10570_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_663 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_664_fu_10850_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_664 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_665_fu_11076_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_665 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_666_fu_11286_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_666 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_667_fu_11488_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_667 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_668_fu_9870_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_668 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_669_fu_10072_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_669 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_670_fu_10298_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_670 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_671_fu_10582_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_671 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_672_fu_10862_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_672 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_673_fu_11134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_673 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_674_fu_11344_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_674 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_675_fu_11500_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_675 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_676_fu_11628_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_676 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_677_fu_10084_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_677 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_678_fu_10356_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_678 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_679_fu_10640_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_679 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_680_fu_10920_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_680 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_681_fu_11146_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_681 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_682_fu_11356_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_682 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_683_fu_11558_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_683 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_684_fu_11698_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_684 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_685_fu_11768_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_685 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_686_fu_10368_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_686 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_687_fu_10652_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_687 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_688_fu_10932_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_688 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_689_fu_11204_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_689 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_690_fu_11418_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_690 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_691_fu_11570_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_691 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_692_fu_11710_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_692 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_693_fu_11838_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_693 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_694_fu_11896_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_694 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_695_fu_10722_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_695 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_696_fu_11006_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_696 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_697_fu_11216_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_697 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_698_fu_11430_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_698 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_699_fu_11640_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_699 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_700_fu_11780_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_700 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_701_fu_11850_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_701 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_702_fu_11908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_702 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_703_fu_11942_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_703 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next500_dup_fu_8261_p2 SOURCE src/conv1.cpp:37 VARIABLE indvars_iv_next500_dup LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U43 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next500_mid1_fu_8572_p2 SOURCE src/conv1.cpp:37 VARIABLE indvars_iv_next500_mid1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U50 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_8594_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U51 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid18_fu_8710_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid18 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U57 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid110_fu_8732_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid110 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U58 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_8857_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid112 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U62 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid114_fu_8879_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid114 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U63 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid116_fu_8901_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid116 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U66 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid118_fu_8913_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid118 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U67 SOURCE src/conv1.cpp:40 VARIABLE mul_ln40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_36_fu_9150_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_36 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_37_fu_9231_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_38_fu_9376_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_38 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_39_fu_9446_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_40_fu_9812_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_41_fu_10026_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_42_fu_10310_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_42 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_43_fu_10664_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_44_fu_11018_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_44 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U45 SOURCE src/conv1.cpp:41 VARIABLE mul_ln41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_8439_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_8329_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_45_fu_9246_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_45 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_46_fu_9306_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_46 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_47_fu_9387_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_47 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_48_fu_9592_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_48 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_49_fu_9823_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_49 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_50_fu_10096_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_50 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_51_fu_10380_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_51 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_52_fu_10675_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_53_fu_11029_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_53 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U46 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_12 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_8355_p0 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_8472_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_8477_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_54_fu_9166_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_55_fu_9317_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_55 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_56_fu_9457_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_56 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_57_fu_9742_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_57 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_58_fu_10037_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_58 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_59_fu_10321_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_59 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_60_fu_10594_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_60 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_61_fu_10944_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_61 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_62_fu_11298_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_62 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U47 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_13 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_8622_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_8361_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_63_fu_9520_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_63 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_64_fu_9532_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_64 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_65_fu_9753_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_65 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_66_fu_9956_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_66 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_67_fu_10240_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_67 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_68_fu_10605_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_68 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_69_fu_10874_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_69 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_70_fu_11228_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_70 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_71_fu_11582_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_71 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U53 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_14 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_5_fu_8647_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_72_fu_9607_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_72 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_73_fu_9667_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_73 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_74_fu_9967_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_74 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_75_fu_10251_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_75 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_76_fu_10524_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_76 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_77_fu_10885_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_77 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_78_fu_11239_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_78 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_79_fu_11512_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_79 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_80_fu_11792_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_80 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U54 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_15 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_6_fu_8754_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_81_fu_9682_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_81 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_82_fu_9882_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_82 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_83_fu_10170_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_83 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_84_fu_10535_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_84 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_85_fu_10804_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_85 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_86_fu_11158_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_86 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_87_fu_11523_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_87 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_88_fu_11803_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_88 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_89_fu_11954_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_89 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U59 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_16 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_7_fu_8779_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_90_fu_9896_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_90 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_91_fu_10181_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_91 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_92_fu_10454_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_92 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_93_fu_10815_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_93 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_94_fu_11169_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_94 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_95_fu_11442_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_95 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_96_fu_11722_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_96 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_97_fu_11965_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_97 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_98_fu_12020_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_98 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U60 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_17 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_8_fu_8925_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_99_fu_10110_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_99 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_100_fu_10465_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_100 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_101_fu_10734_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_101 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_102_fu_11088_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_102 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_103_fu_11453_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_103 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_104_fu_11733_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_104 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_105_fu_11920_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_105 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_106_fu_11998_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_106 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_107_fu_12064_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_107 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U64 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_18 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_9_fu_8950_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_108_fu_10394_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_108 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_109_fu_10745_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_109 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_110_fu_11099_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_110 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_111_fu_11368_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_111 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_112_fu_11652_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_112 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_113_fu_11931_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_113 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_114_fu_12009_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_114 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_115_fu_12042_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_115 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_116_fu_12090_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_116 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U65 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_19 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_10_fu_8998_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_117_fu_10958_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_117 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_118_fu_11309_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_118 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_119_fu_11593_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_119 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_120_fu_11862_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_120 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_121_fu_11976_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_121 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_122_fu_12031_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_122 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_123_fu_12075_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_123 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_124_fu_12112_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_124 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_125_fu_12123_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_125 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U69 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_20 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_11_fu_9023_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_126_fu_11382_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_126 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_127_fu_11663_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_127 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_128_fu_11873_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_128 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_129_fu_11987_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_129 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_130_fu_12053_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_130 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_131_fu_12101_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_131 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_132_fu_12086_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_132 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_133_fu_12133_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_133 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_134_fu_12137_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_134 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U70 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_21 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_8367_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_131_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_RELU1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_131_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_94_p2 SOURCE src/conv1.cpp:73 VARIABLE add_ln73 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_BW2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_94_p2 SOURCE src/conv1.cpp:73 VARIABLE add_ln73 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_276_p2 SOURCE src/conv1.cpp:133 VARIABLE add_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_5_fu_314_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_333_p2 SOURCE src/conv1.cpp:133 VARIABLE add_ln133_1 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_386_p2 SOURCE src/conv1.cpp:140 VARIABLE sub_ln140 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_320_fu_343_p2 SOURCE src/conv1.cpp:133 VARIABLE empty_320 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_19ns_25_1_1_U129 SOURCE src/conv1.cpp:137 VARIABLE mul_ln137 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_362_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_410_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_420_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_fu_449_p2 SOURCE src/conv1.cpp:137 VARIABLE sub_ln137 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_459_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_474_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_1_fu_503_p2 SOURCE src/conv1.cpp:137 VARIABLE sub_ln137_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_513_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_545_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_566_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_595_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_617_p2 SOURCE src/conv1.cpp:75 VARIABLE sub_ln75 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_637_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_660_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_671_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} conv1_Pipeline_OUT_ROW_COL9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U179 SOURCE src/conv1.cpp:37 VARIABLE mul_ln37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U180 SOURCE src/conv1.cpp:37 VARIABLE empty LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_363_fu_10616_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_363 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_364_fu_9083_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_364 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_365_fu_9104_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_365 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_366_fu_9258_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_366 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_367_fu_9398_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_367 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_368_fu_9544_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_368 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_369_fu_9764_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_369 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_370_fu_10048_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_370 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_371_fu_10332_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_371 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_372_fu_9116_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_372 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_373_fu_9183_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_373 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_374_fu_9270_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_374 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_375_fu_9410_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_375 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_376_fu_9619_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_376 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_377_fu_9834_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_377 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_378_fu_10060_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_378 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_379_fu_10344_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_379 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_380_fu_10628_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_380 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_381_fu_9195_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_381 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_382_fu_9328_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_382 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_383_fu_9468_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_383 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_384_fu_9631_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_384 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_385_fu_9846_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_385 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_386_fu_10122_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_386 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_387_fu_10406_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_387 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_388_fu_10686_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_388 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_389_fu_10896_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_389 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_390_fu_9340_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_390 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_391_fu_9480_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_391 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_392_fu_9694_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_392 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_393_fu_9908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_393 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_394_fu_10134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_394 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_395_fu_10418_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_395 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_396_fu_10698_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_396 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_397_fu_10970_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_397 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_398_fu_11180_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_398 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_399_fu_9556_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_399 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_400_fu_9706_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_400 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_401_fu_9920_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_401 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_402_fu_10192_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_402 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_403_fu_10476_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_403 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_404_fu_10756_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_404 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_405_fu_10982_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_405 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_406_fu_11192_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_406 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_407_fu_11394_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_407 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_408_fu_9776_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_408 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_409_fu_9978_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_409 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_410_fu_10204_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_410 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_411_fu_10488_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_411 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_412_fu_10768_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_412 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_413_fu_11040_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_413 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_414_fu_11250_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_414 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_415_fu_11406_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_415 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_416_fu_11534_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_416 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_417_fu_9990_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_417 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_418_fu_10262_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_418 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_419_fu_10546_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_419 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_420_fu_10826_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_420 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_421_fu_11052_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_421 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_422_fu_11262_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_422 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_423_fu_11464_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_423 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_424_fu_11604_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_424 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_425_fu_11674_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_425 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_426_fu_10274_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_426 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_427_fu_10558_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_427 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_428_fu_10838_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_428 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_429_fu_11110_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_429 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_430_fu_11320_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_430 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_431_fu_11476_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_431 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_432_fu_11616_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_432 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_433_fu_11744_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_433 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_434_fu_11814_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_434 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_435_fu_10908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_435 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_436_fu_11122_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_436 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_437_fu_11332_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_437 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_438_fu_11546_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_438 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_439_fu_11686_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_439 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_440_fu_11756_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_440 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_441_fu_11826_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_441 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_442_fu_11884_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_442 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next533_fu_8544_p2 SOURCE {} VARIABLE indvars_iv_next533 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_443_fu_8549_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_443 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_444_fu_8686_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_444 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_445_fu_8691_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_445 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_446_fu_8804_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_446 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_447_fu_8809_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_447 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_448_fu_8814_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_448 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_449_fu_8819_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_449 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_8150_p2 SOURCE src/conv1.cpp:37 VARIABLE add_ln37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_8159_p2 SOURCE src/conv1.cpp:37 VARIABLE add_ln37_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U181 SOURCE src/conv1.cpp:37 VARIABLE mul_ln37_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U182 SOURCE src/conv1.cpp:37 VARIABLE empty_451 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_453_fu_9134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_453 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_454_fu_9207_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_454 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_455_fu_9352_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_455 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_456_fu_9492_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_456 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_457_fu_9643_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_457 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_458_fu_9858_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_458 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_459_fu_10146_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_459 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_460_fu_10430_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_460 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_461_fu_9219_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_461 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_462_fu_9282_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_462 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_463_fu_9364_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_463 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_464_fu_9504_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_464 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_465_fu_9718_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_465 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_466_fu_9932_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_466 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_467_fu_10158_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_467 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_468_fu_10442_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_468 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_469_fu_10710_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_469 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_470_fu_9294_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_470 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_471_fu_9422_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_471 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_472_fu_9568_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_472 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_473_fu_9730_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_473 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_474_fu_9944_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_474 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_475_fu_10216_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_475 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_476_fu_10500_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_476 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_477_fu_10780_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_477 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_478_fu_10994_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_478 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_479_fu_9434_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_479 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_480_fu_9580_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_480 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_481_fu_9788_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_481 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_482_fu_10002_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_482 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_483_fu_10228_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_483 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_484_fu_10512_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_484 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_485_fu_10792_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_485 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_486_fu_11064_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_486 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_487_fu_11274_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_487 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_488_fu_9655_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_488 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_489_fu_9800_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_489 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_490_fu_10014_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_490 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_491_fu_10286_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_491 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_492_fu_10570_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_492 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_493_fu_10850_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_493 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_494_fu_11076_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_494 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_495_fu_11286_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_495 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_496_fu_11488_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_496 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_497_fu_9870_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_497 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_498_fu_10072_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_498 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_499_fu_10298_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_499 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_500_fu_10582_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_500 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_501_fu_10862_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_501 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_502_fu_11134_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_502 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_503_fu_11344_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_503 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_504_fu_11500_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_504 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_505_fu_11628_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_505 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_506_fu_10084_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_506 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_507_fu_10356_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_507 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_508_fu_10640_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_508 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_509_fu_10920_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_509 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_510_fu_11146_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_510 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_511_fu_11356_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_511 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_512_fu_11558_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_512 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_513_fu_11698_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_513 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_514_fu_11768_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_514 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_515_fu_10368_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_515 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_516_fu_10652_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_516 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_517_fu_10932_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_517 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_518_fu_11204_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_518 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_519_fu_11418_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_519 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_520_fu_11570_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_520 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_521_fu_11710_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_521 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_522_fu_11838_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_522 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_523_fu_11896_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_523 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_524_fu_10722_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_524 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_525_fu_11006_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_525 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_526_fu_11216_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_526 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_527_fu_11430_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_527 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_528_fu_11640_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_528 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_529_fu_11780_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_529 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_530_fu_11850_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_530 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_531_fu_11908_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_531 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_532_fu_11942_p2 SOURCE src/conv1.cpp:37 VARIABLE empty_532 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next533_dup_fu_8261_p2 SOURCE src/conv1.cpp:37 VARIABLE indvars_iv_next533_dup LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U184 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next533_mid1_fu_8572_p2 SOURCE src/conv1.cpp:37 VARIABLE indvars_iv_next533_mid1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U191 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1364_fu_8594_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1364 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U192 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_25 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1366_fu_8710_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1366 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U198 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_26 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1368_fu_8732_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1368 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U199 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_27 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1370_fu_8857_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1370 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U203 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_28 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1372_fu_8879_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1372 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U204 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_29 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1374_fu_8901_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1374 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U207 SOURCE src/conv1.cpp:40 VARIABLE mul_ln54_30 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1376_fu_8913_p2 SOURCE src/conv1.cpp:40 VARIABLE p_mid1376 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U208 SOURCE src/conv1.cpp:40 VARIABLE mul_ln40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_9150_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_31_fu_9231_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_31 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_32_fu_9376_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_32 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_33_fu_9446_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_33 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_34_fu_9812_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_34 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_35_fu_10026_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_35 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_36_fu_10310_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_36 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_37_fu_10664_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_38_fu_11018_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_38 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U186 SOURCE src/conv1.cpp:41 VARIABLE mul_ln41_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_8439_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_8329_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_39_fu_9246_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_40_fu_9306_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_41_fu_9387_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_42_fu_9592_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_42 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_43_fu_9823_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_44_fu_10096_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_44 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_45_fu_10380_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_45 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_46_fu_10675_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_46 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_47_fu_11029_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_47 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U187 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_8355_p0 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_6_fu_8472_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_7_fu_8477_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_48_fu_9166_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_48 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_49_fu_9317_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_49 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_50_fu_9457_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_50 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_51_fu_9742_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_51 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_52_fu_10037_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_53_fu_10321_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_53 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_54_fu_10594_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_55_fu_10944_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_55 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_56_fu_11298_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_56 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U188 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_8_fu_8622_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_9_fu_8361_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_57_fu_9520_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_57 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_58_fu_9532_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_58 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_59_fu_9753_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_59 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_60_fu_9956_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_60 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_61_fu_10240_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_61 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_62_fu_10605_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_62 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_63_fu_10874_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_63 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_64_fu_11228_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_64 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_65_fu_11582_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_65 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U194 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_5_fu_8647_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_66_fu_9607_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_66 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_67_fu_9667_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_67 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_68_fu_9967_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_68 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_69_fu_10251_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_69 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_70_fu_10524_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_70 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_71_fu_10885_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_71 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_72_fu_11239_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_72 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_73_fu_11512_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_73 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_74_fu_11792_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_74 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U195 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_6_fu_8754_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_75_fu_9682_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_75 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_76_fu_9882_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_76 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_77_fu_10170_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_77 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_78_fu_10535_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_78 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_79_fu_10804_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_79 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_80_fu_11158_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_80 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_81_fu_11523_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_81 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_82_fu_11803_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_82 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_83_fu_11954_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_83 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U200 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_7_fu_8779_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_84_fu_9896_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_84 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_85_fu_10181_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_85 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_86_fu_10454_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_86 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_87_fu_10815_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_87 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_88_fu_11169_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_88 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_89_fu_11442_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_89 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_90_fu_11722_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_90 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_91_fu_11965_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_91 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_92_fu_12020_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_92 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U201 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_8_fu_8925_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_93_fu_10110_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_93 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_94_fu_10465_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_94 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_95_fu_10734_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_95 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_96_fu_11088_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_96 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_97_fu_11453_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_97 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_98_fu_11733_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_98 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_99_fu_11920_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_99 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_100_fu_11998_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_100 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_101_fu_12064_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_101 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U205 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_9_fu_8950_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_102_fu_10394_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_102 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_103_fu_10745_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_103 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_104_fu_11099_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_104 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_105_fu_11368_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_105 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_106_fu_11652_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_106 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_107_fu_11931_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_107 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_108_fu_12009_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_108 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_109_fu_12042_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_109 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_110_fu_12090_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_110 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U206 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_10_fu_8998_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_111_fu_10958_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_111 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_112_fu_11309_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_112 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_113_fu_11593_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_113 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_114_fu_11862_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_114 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_115_fu_11976_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_115 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_116_fu_12031_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_116 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_117_fu_12075_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_117 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_118_fu_12112_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_118 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_119_fu_12123_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_119 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U210 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_11_fu_9023_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_120_fu_11382_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_120 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_121_fu_11663_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_121 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_122_fu_11873_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_122 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_123_fu_11987_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_123 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_124_fu_12053_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_124 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_125_fu_12101_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_125 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_126_fu_12086_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_126 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_127_fu_12133_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_127 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_128_fu_12137_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_128 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U211 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_8367_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_866_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_884_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_903_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_954_p2 SOURCE src/conv1.cpp:93 VARIABLE sub_ln93 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_964_p2 SOURCE src/conv1.cpp:93 VARIABLE add_ln93 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_989_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_8ns_64_1_1_U227 SOURCE src/conv1.cpp:99 VARIABLE mul_ln99 LOOP PAD BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_1060_p2 SOURCE src/conv1.cpp:97 VARIABLE add_ln97 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1072_p0 SOURCE src/conv1.cpp:100 VARIABLE add_ln100 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_1082_p2 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_2 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_705_fu_1102_p2 SOURCE {} VARIABLE empty_705 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx36612_sum_i_0_fu_1108_p2 SOURCE {} VARIABLE arrayidx36612_sum_i_0 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_708_fu_1304_p2 SOURCE src/conv1.cpp:99 VARIABLE empty_708 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U230 SOURCE {} VARIABLE mul671 LOOP BH.2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_8ns_64_1_1_U227 SOURCE src/conv1.cpp:99 VARIABLE mul_ln99_1 LOOP BH BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_3_fu_1162_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_1181_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_1232_p2 SOURCE src/conv1.cpp:93 VARIABLE sub_ln93_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_1242_p2 SOURCE src/conv1.cpp:93 VARIABLE add_ln93_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_1267_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_1356_p2 SOURCE src/conv1.cpp:97 VARIABLE add_ln97_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1368_p0 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_3_fu_1378_p2 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_3 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_740_fu_1398_p2 SOURCE {} VARIABLE empty_740 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx36612_sum_i_1_fu_1404_p2 SOURCE {} VARIABLE arrayidx36612_sum_i_1 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_743_fu_1453_p2 SOURCE src/conv1.cpp:87 VARIABLE empty_743 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U233 SOURCE {} VARIABLE mul758 LOOP BH.4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1436_p2 SOURCE src/conv1.cpp:87 VARIABLE add_ln87 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_1487_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_3 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1499_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_1 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U234 SOURCE src/conv1.cpp:120 VARIABLE mul_ln120 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_1565_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_710_fu_1574_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_710 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_712_fu_1585_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_712 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_1621_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_1 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_714_fu_1650_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_714 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_715_fu_1668_p2 SOURCE {} VARIABLE empty_715 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_717_fu_1684_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_717 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_719_fu_1695_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_719 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_4_fu_1701_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_4 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_1710_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_3 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_721_fu_1769_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_721 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_722_fu_1780_p2 SOURCE {} VARIABLE empty_722 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_1796_p2 SOURCE src/conv1.cpp:116 VARIABLE add_ln116 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_5_fu_1741_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_5 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_1811_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_4 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_1827_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_2 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_4ns_6ns_9ns_16_4_1_U235 SOURCE src/conv1.cpp:114 VARIABLE add_ln114 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_4ns_6ns_9ns_16_4_1_U235 SOURCE src/conv1.cpp:120 VARIABLE mul_ln120_1 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_1868_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_2 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_725_fu_1877_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_725 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_727_fu_1888_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_727 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_5_fu_1924_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_5 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_729_fu_1953_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_729 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_730_fu_1971_p2 SOURCE {} VARIABLE empty_730 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_732_fu_1987_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_732 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_734_fu_1998_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_734 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_6_fu_2004_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_6 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_7_fu_2013_p2 SOURCE src/conv1.cpp:120 VARIABLE add_ln120_7 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_736_fu_2072_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_736 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_737_fu_2083_p2 SOURCE {} VARIABLE empty_737 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_2099_p2 SOURCE src/conv1.cpp:116 VARIABLE add_ln116_1 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_6_fu_2044_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_6 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_1843_p2 SOURCE src/conv1.cpp:32 VARIABLE add_ln32 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1477_p2 SOURCE src/conv1.cpp:28 VARIABLE add_ln28 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U SOURCE src/conv1.cpp:23 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U SOURCE src/conv1.cpp:23 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_U SOURCE src/conv1.cpp:23 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 38 BRAM 72 URAM 0}} conv2_Pipeline_LOAD_INPUT_BH_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_3_fu_257_p2 SOURCE src/conv2.cpp:79 VARIABLE add_ln79_3 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_269_p2 SOURCE src/conv2.cpp:79 VARIABLE add_ln79 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_346_fu_491_p2 SOURCE src/conv2.cpp:79 VARIABLE empty_346 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_19ns_25_1_1_U266 SOURCE src/conv2.cpp:79 VARIABLE mul_ln79 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_501_p2 SOURCE src/conv2.cpp:80 VARIABLE add_ln80 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_347_fu_518_p2 SOURCE src/conv2.cpp:79 VARIABLE empty_347 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_8ns_14_1_1_U269 SOURCE src/conv2.cpp:79 VARIABLE empty_348 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_343_fu_538_p2 SOURCE src/conv2.cpp:79 VARIABLE empty_343 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U268 SOURCE src/conv2.cpp:80 VARIABLE mul67 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_411_p2 SOURCE src/conv2.cpp:80 VARIABLE empty LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_417_p2 SOURCE src/conv2.cpp:80 VARIABLE add_ln80_1 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} conv2_Pipeline_LOAD_WEIGHTS_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_128_p2 SOURCE src/conv2.cpp:93 VARIABLE add_ln93_1 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_151_p2 SOURCE src/conv2.cpp:93 VARIABLE add_ln93 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_341_fu_200_p2 SOURCE src/conv2.cpp:93 VARIABLE empty_341 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_640_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_652_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_1 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_18_1_1_U288 SOURCE src/conv2.cpp:46 VARIABLE mul_ln46 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_672_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_684_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U289 SOURCE src/conv2.cpp:50 VARIABLE mul_ln50_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_520_p0 SOURCE src/conv2.cpp:46 VARIABLE add_ln46 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_4_fu_786_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_4 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_5_fu_798_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_5 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U290 SOURCE src/conv2.cpp:50 VARIABLE mul_ln50_3 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_526_p2 SOURCE src/conv2.cpp:46 VARIABLE add_ln46_1 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_6_fu_855_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_6 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_7_fu_963_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_7 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U291 SOURCE src/conv2.cpp:46 VARIABLE mul_ln46_1 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_558_p0 SOURCE src/conv2.cpp:46 VARIABLE add_ln46_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_8_fu_882_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_8 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_9_fu_978_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_9 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U296 SOURCE src/conv2.cpp:50 VARIABLE mul_ln50_4 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_569_p0 SOURCE src/conv2.cpp:46 VARIABLE add_ln46_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_10_fu_898_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_10 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_11_fu_993_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_11 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U297 SOURCE src/conv2.cpp:50 VARIABLE mul_ln50_5 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_543_p2 SOURCE src/conv2.cpp:46 VARIABLE add_ln46_4 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} conv2_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_182_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_192_p2 SOURCE src/conv2.cpp:115 VARIABLE add_ln115 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_238_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_3 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_4_fu_205_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_4 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_169_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem512_fu_178_p2 SOURCE {} VARIABLE next_urem512 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_353_fu_202_p2 SOURCE {} VARIABLE empty_353 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul510_fu_233_p2 SOURCE {} VARIABLE next_mul510 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_182_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_192_p2 SOURCE src/conv2.cpp:115 VARIABLE add_ln115 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_238_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_1 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_205_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_2 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_169_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem522_fu_178_p2 SOURCE {} VARIABLE next_urem522 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_350_fu_202_p2 SOURCE {} VARIABLE empty_350 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul520_fu_233_p2 SOURCE {} VARIABLE next_mul520 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_138_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_154_p2 SOURCE src/conv2.cpp:67 VARIABLE add_ln67 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_166_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_4 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_185_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_5 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_138_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_154_p2 SOURCE src/conv2.cpp:67 VARIABLE add_ln67_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_166_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_185_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_3 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_138_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_154_p2 SOURCE src/conv2.cpp:67 VARIABLE add_ln67 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_166_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_185_p2 SOURCE src/conv2.cpp:65 VARIABLE add_ln65_2 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_600_p2 SOURCE src/conv2.cpp:80 VARIABLE sub_ln80 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_616_p2 SOURCE src/conv2.cpp:36 VARIABLE add_ln36_1 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_658_p2 SOURCE src/conv2.cpp:40 VARIABLE add_ln40_1 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_664_p2 SOURCE src/conv2.cpp:40 VARIABLE add_ln40 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_fu_708_p2 SOURCE src/conv2.cpp:50 VARIABLE sub_ln50 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_756_p2 SOURCE src/conv2.cpp:41 VARIABLE add_ln41 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_1_fu_800_p2 SOURCE src/conv2.cpp:50 VARIABLE sub_ln50_1 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_847_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_8ns_14_1_1_U358 SOURCE src/conv2.cpp:50 VARIABLE mul_ln50 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_863_p2 SOURCE src/conv2.cpp:50 VARIABLE add_ln50_1 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_8ns_10_1_1_U359 SOURCE src/conv2.cpp:45 VARIABLE mul_ln45 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_879_p2 SOURCE src/conv2.cpp:45 VARIABLE add_ln45 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_885_p2 SOURCE src/conv2.cpp:41 VARIABLE add_ln41_1 LOOP OUT_IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_910_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_960_p2 SOURCE src/conv2.cpp:115 VARIABLE sub_ln115 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_356_fu_920_p2 SOURCE src/conv2.cpp:108 VARIABLE empty_356 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_19ns_23_1_1_U360 SOURCE src/conv2.cpp:112 VARIABLE mul_ln112 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_939_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_984_p2 SOURCE src/conv2.cpp:115 VARIABLE add_ln115 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_8ns_10_1_1_U361 SOURCE src/conv2.cpp:109 VARIABLE mul_ln109 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_1008_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln112_fu_1037_p2 SOURCE src/conv2.cpp:112 VARIABLE sub_ln112 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_1047_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_1072_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln112_1_fu_1101_p2 SOURCE src/conv2.cpp:112 VARIABLE sub_ln112_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_4_fu_1111_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_1120_p2 SOURCE src/conv2.cpp:115 VARIABLE add_ln115_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_8ns_10_1_1_U362 SOURCE src/conv2.cpp:109 VARIABLE mul_ln109_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1160_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_1186_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_1204_p2 SOURCE src/conv2.cpp:67 VARIABLE sub_ln67 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_1217_p2 SOURCE src/conv2.cpp:67 VARIABLE add_ln67 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_1223_p2 SOURCE src/conv2.cpp:67 VARIABLE add_ln67_1 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_1211_p2 SOURCE src/conv2.cpp:36 VARIABLE add_ln36 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_622_p2 SOURCE src/conv2.cpp:32 VARIABLE add_ln32 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_i_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buffer_U SOURCE {} VARIABLE weight_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_U SOURCE {} VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 9 BRAM 97 URAM 0}} load_input_buffer_c3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_2769_p2 SOURCE src/conv3.cpp:85 VARIABLE add_ln85_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_2781_p2 SOURCE src/conv3.cpp:85 VARIABLE add_ln85 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln97_fu_3004_p2 SOURCE src/conv3.cpp:97 VARIABLE sub_ln97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_3017_p2 SOURCE src/conv3.cpp:97 VARIABLE add_ln97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_21_1_1_U380 SOURCE src/conv3.cpp:97 VARIABLE mul_ln97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_6862_p2 SOURCE src/conv3.cpp:98 VARIABLE add_ln98 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_3041_p2 SOURCE src/conv3.cpp:97 VARIABLE add_ln97_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_6872_p2 SOURCE src/conv3.cpp:98 VARIABLE add_ln98_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_3057_p2 SOURCE src/conv3.cpp:97 VARIABLE empty LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_3067_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_61 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_3082_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_62 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_3097_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_63 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_3112_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_64 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_3127_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_65 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_3142_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_66 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_3157_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_67 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_3172_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_68 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_3187_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_69 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_3202_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_70 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_3217_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_71 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_3232_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_72 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_3247_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_73 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_3262_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_74 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_3277_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_75 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_3292_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_76 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_3307_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_77 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_3322_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_78 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_3337_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_79 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_3352_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_80 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_3367_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_81 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_3382_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_82 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_3397_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_83 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_3412_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_84 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_3427_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_85 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_3442_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_86 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_3457_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_87 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_3472_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_88 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_3487_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_89 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_3502_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_90 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_3517_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_3532_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_92 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_3547_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_93 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_3562_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_94 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_3577_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_95 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_3592_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_96 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_3607_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_3622_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_98 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_3637_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_99 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_3652_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_100 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_3667_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_101 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_3682_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_102 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_3697_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_103 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_3712_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_104 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_3727_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_105 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_3742_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_106 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_3757_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_107 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_3772_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_108 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_3787_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_109 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_3802_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_110 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_3817_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_111 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_3832_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_112 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_3847_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_113 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_3862_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_114 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_3877_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_115 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_3892_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_116 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_3907_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_117 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_3922_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_118 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_3937_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_119 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_3952_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_120 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_3967_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_121 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_3982_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_122 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_3997_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_123 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_4012_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_124 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_4027_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_125 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_4042_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_126 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_4057_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_127 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_4072_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_128 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_4087_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_129 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_4102_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_130 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_4117_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_131 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_4132_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_132 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_4147_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_133 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_4162_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_134 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_4177_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_135 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_4192_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_136 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_4207_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_137 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_4222_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_138 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_4237_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_139 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_4252_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_140 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_4267_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_141 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_4282_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_142 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_4297_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_143 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_4312_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_144 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_4327_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_145 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_4342_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_146 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_4357_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_147 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_4372_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_148 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_4387_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_149 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_4402_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_150 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_4417_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_151 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_4432_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_152 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_4447_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_153 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_4462_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_154 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_4477_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_155 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_4492_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_156 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_4507_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_157 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_4522_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_158 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_4537_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_159 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_4552_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_160 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_161_fu_4567_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_161 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_4582_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_162 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_4597_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_163 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_4612_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_164 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_4627_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_165 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_166_fu_4642_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_166 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_4657_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_167 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_4672_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_168 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_4687_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_169 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_4702_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_170 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_4717_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_171 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_4732_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_172 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_4747_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_173 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_4762_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_174 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_4777_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_175 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_4792_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_176 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_4807_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_177 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_4822_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_178 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_4837_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_179 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_180_fu_4852_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_180 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_4867_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_181 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_4882_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_182 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_183_fu_4897_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_183 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_4912_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_184 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_4927_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_185 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_186_fu_4942_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_186 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_187_fu_4957_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_187 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_4972_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_188 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_189_fu_4987_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_189 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_190_fu_5002_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_190 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_5017_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_191 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_5032_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_192 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_193_fu_5047_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_193 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_5062_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_194 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_5077_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_195 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_5092_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_196 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_5107_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_197 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_5122_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_198 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_5137_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_199 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_5152_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_200 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_5167_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_201 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_5182_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_202 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_5197_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_203 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_204_fu_5212_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_204 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_5227_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_205 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_5242_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_206 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_207_fu_5257_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_207 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_208_fu_5272_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_208 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_209_fu_5287_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_209 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_210_fu_5302_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_210 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_5317_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_211 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_5332_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_212 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_213_fu_5347_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_213 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_5362_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_214 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_5377_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_215 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_216_fu_5392_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_216 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_217_fu_5407_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_217 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_5422_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_218 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_219_fu_5437_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_219 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_5452_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_220 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_221_fu_5467_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_221 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_5482_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_222 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_223_fu_5497_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_223 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_5512_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_224 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_225_fu_5527_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_225 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_5542_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_226 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_227_fu_5557_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_227 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_228_fu_5572_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_228 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_229_fu_5587_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_229 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_230_fu_5602_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_230 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_231_fu_5617_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_231 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_232_fu_5632_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_232 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_233_fu_5647_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_233 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_5662_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_234 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_5677_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_235 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_236_fu_5692_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_236 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_237_fu_5707_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_237 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_238_fu_5722_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_238 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_239_fu_5737_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_239 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_240_fu_5752_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_240 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_241_fu_5767_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_241 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_242_fu_5782_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_242 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_243_fu_5797_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_243 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_244_fu_5812_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_244 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_245_fu_5827_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_245 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_246_fu_5842_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_246 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_247_fu_5857_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_247 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_5872_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_248 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_249_fu_5887_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_249 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_250_fu_5902_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_250 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_251_fu_5917_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_251 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_252_fu_5932_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_252 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_253_fu_5947_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_253 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_254_fu_5962_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_254 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_5977_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_255 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_256_fu_5992_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_256 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_257_fu_6007_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_257 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_258_fu_6022_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_258 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_259_fu_6037_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_259 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_260_fu_6052_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_260 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_261_fu_6067_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_261 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_262_fu_6082_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_262 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_263_fu_6097_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_263 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_264_fu_6112_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_264 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_265_fu_6127_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_265 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_266_fu_6142_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_266 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_267_fu_6157_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_267 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_268_fu_6172_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_268 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_269_fu_6187_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_269 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_270_fu_6202_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_270 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_271_fu_6217_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_271 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_272_fu_6232_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_272 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_273_fu_6247_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_273 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_274_fu_6262_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_274 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_275_fu_6277_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_275 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_276_fu_6292_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_276 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_277_fu_6307_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_277 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_278_fu_6322_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_278 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_279_fu_6337_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_279 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_280_fu_6352_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_280 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_281_fu_6367_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_281 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_282_fu_6382_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_282 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_283_fu_6397_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_283 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_284_fu_6412_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_284 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_285_fu_6427_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_285 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_286_fu_6442_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_286 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_287_fu_6457_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_287 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_288_fu_6472_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_288 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_289_fu_6487_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_289 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_290_fu_6502_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_290 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_291_fu_6517_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_291 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_292_fu_6532_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_292 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_293_fu_6547_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_293 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_294_fu_6562_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_294 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_295_fu_6577_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_295 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_296_fu_6592_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_296 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_297_fu_6607_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_297 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_298_fu_6622_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_298 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_299_fu_6637_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_299 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_300_fu_6652_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_300 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_301_fu_6667_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_301 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_302_fu_6682_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_302 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_303_fu_6697_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_303 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_304_fu_6712_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_304 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_305_fu_6727_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_305 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_306_fu_6742_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_306 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_307_fu_6757_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_307 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_308_fu_6772_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_308 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_309_fu_6787_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_309 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_310_fu_6802_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_310 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_311_fu_6817_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_311 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_312_fu_6832_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_312 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_313_fu_6847_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_313 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_314_fu_6888_p2 SOURCE src/conv3.cpp:97 VARIABLE empty_314 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_2821_p2 SOURCE src/conv3.cpp:89 VARIABLE add_ln89 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_2831_p2 SOURCE src/conv3.cpp:89 VARIABLE add_ln89_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_2851_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_2861_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U379 SOURCE src/conv3.cpp:91 VARIABLE mul_ln91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln91_fu_2927_p2 SOURCE src/conv3.cpp:91 VARIABLE sub_ln91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_2969_p2 SOURCE src/conv3.cpp:86 VARIABLE add_ln86 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} conv3_Pipeline_WEIGHTI_WEIGHTK_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_514_p2 SOURCE src/conv3.cpp:117 VARIABLE add_ln117_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_638_p2 SOURCE src/conv3.cpp:117 VARIABLE add_ln117 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_572_p2 SOURCE src/conv3.cpp:118 VARIABLE add_ln118 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_600_p2 SOURCE src/conv3.cpp:118 VARIABLE empty LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_606_p2 SOURCE src/conv3.cpp:118 VARIABLE add_ln118_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_874_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_1 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_912_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_982_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_1046_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_4 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_1082_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_5 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_327_fu_1221_p2 SOURCE src/conv3.cpp:54 VARIABLE empty_327 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_6_fu_895_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_6 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_7_fu_944_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_7 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_8_fu_1000_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_8 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_9_fu_1055_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_9 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_10_fu_1100_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_10 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_328_fu_1234_p2 SOURCE src/conv3.cpp:54 VARIABLE empty_328 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_924_p2 SOURCE src/conv3.cpp:52 VARIABLE add_ln52 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_11_fu_934_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_11 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_12_fu_991_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_12 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_13_fu_1028_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_13 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_14_fu_1091_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_14 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_15_fu_1146_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_15 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_953_p2 SOURCE src/conv3.cpp:52 VARIABLE add_ln52_1 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_16_fu_962_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_16 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_17_fu_1037_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_17 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_18_fu_1064_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_18 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_19_fu_1128_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_19 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_20_fu_1164_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_20 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_1009_p2 SOURCE src/conv3.cpp:52 VARIABLE add_ln52_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_21_fu_1018_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_21 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_22_fu_1073_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_22 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_23_fu_1137_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_23 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_24_fu_1173_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_24 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_25_fu_1182_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_25 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_972_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_1109_p2 SOURCE src/conv3.cpp:52 VARIABLE add_ln52_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_26_fu_1118_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_26 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_27_fu_1155_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_27 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_28_fu_1191_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_28 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_29_fu_1200_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_29 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_30_fu_1209_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_30 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_98_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_108_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_109_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_331_fu_119_p2 SOURCE {} VARIABLE empty_331 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_RELU3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_98_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_108_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_109_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_329_fu_119_p2 SOURCE {} VARIABLE empty_329 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_62_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_64_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_74_p2 SOURCE src/conv3.cpp:74 VARIABLE add_ln74 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_64_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_74_p2 SOURCE src/conv3.cpp:74 VARIABLE add_ln74 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_847_p2 SOURCE src/conv3.cpp:37 VARIABLE add_ln37_1 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_853_p2 SOURCE src/conv3.cpp:37 VARIABLE add_ln37 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_924_p2 SOURCE src/conv3.cpp:54 VARIABLE sub_ln54 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_940_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_1 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_16_1_1_U475 SOURCE src/conv3.cpp:54 VARIABLE mul_ln54 LOOP IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_333_fu_964_p2 SOURCE src/conv3.cpp:37 VARIABLE empty_333 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next77_fu_974_p2 SOURCE src/conv3.cpp:37 VARIABLE indvars_iv_next77 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_983_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_2 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_16_1_1_U476 SOURCE src/conv3.cpp:54 VARIABLE mul_ln54_1 LOOP IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_334_fu_1000_p2 SOURCE src/conv3.cpp:39 VARIABLE empty_334 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_1010_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_3 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_16_1_1_U477 SOURCE src/conv3.cpp:54 VARIABLE mul_ln54_2 LOOP IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_335_fu_1027_p2 SOURCE src/conv3.cpp:39 VARIABLE empty_335 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_1037_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_4 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_16_1_1_U478 SOURCE src/conv3.cpp:41 VARIABLE mul_ln41 LOOP IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_1065_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_5 LOOP IN_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_10ns_16_1_1_U479 SOURCE src/conv3.cpp:41 VARIABLE mul_ln41_1 LOOP IN_ROW BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_1104_p2 SOURCE src/conv3.cpp:140 VARIABLE sub_ln140 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_1115_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_fu_1144_p2 SOURCE src/conv3.cpp:137 VARIABLE sub_ln137 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_6_fu_1154_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137_6 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_7_fu_1179_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137_7 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_2_fu_1208_p2 SOURCE src/conv3.cpp:137 VARIABLE sub_ln137_2 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_8_fu_1218_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137_8 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_1243_p2 SOURCE src/conv3.cpp:140 VARIABLE sub_ln140_1 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_1264_p2 SOURCE src/conv3.cpp:134 VARIABLE add_ln134 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_1270_p2 SOURCE src/conv3.cpp:30 VARIABLE add_ln30 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_fm_buffer_U SOURCE {} VARIABLE input_fm_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 108 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_U SOURCE {} VARIABLE p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_fm_buffer_0_U SOURCE {} VARIABLE output_fm_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 7 BRAM 135 URAM 0}} srcnn {AREA {DSP 71 BRAM 420 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.626 seconds; current allocated memory: 735.543 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.79 MHz
Command     autosyn done; 201.602 sec.
Command   csynth_design done; 248.536 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 196 seconds. CPU system time: 19 seconds. Elapsed time: 248.536 seconds; current allocated memory: 644.504 MB.
Command ap_source done; 249.534 sec.
Execute cleanup_all 
Command cleanup_all done; 0.16 sec.
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Sun Nov 05 11:14:18 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.527 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rpais/Desktop 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rpais/Desktop
Execute     config_export -output=C:/Users/rpais/Desktop 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.755 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.108 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/rpais/Desktop -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rpais/Desktop -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/rpais/Desktop 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/rpais/Desktop 
Execute     config_export -format=ip_catalog -output=C:/Users/rpais/Desktop -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=srcnn xml_exists=0
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=114 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='srcnn_mux_3_2_32_1_1
srcnn_mul_4ns_6ns_9_1_1
srcnn_mul_3ns_8ns_10_1_1
srcnn_urem_9ns_8ns_9_13_1
srcnn_mul_4ns_8ns_11_1_1
srcnn_urem_8ns_8ns_8_12_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_9ns_11ns_19_1_1
srcnn_mux_2_1_32_1_1
srcnn_mul_5ns_8ns_11_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7ns_19ns_25_1_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_64s_8ns_64_1_1
srcnn_urem_9ns_8ns_9_13_seq_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_am_addmul_4ns_6ns_9ns_16_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_11s_8ns_14_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_18_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7s_8ns_10_1_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W
srcnn_mul_6ns_19ns_24_1_1
srcnn_mul_11s_10ns_21_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_11s_10ns_16_1_1
srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_gmem_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_OUT_ROW_COL
export_output_buffer_c1_Pipeline_RELU
export_output_buffer_c1_Pipeline_2
export_output_buffer_c1_Pipeline_RELU1
export_output_buffer_c1_Pipeline_4
export_output_buffer_c1_Pipeline_BW
export_output_buffer_c1_Pipeline_BW2
export_output_buffer_c1
conv1_Pipeline_OUT_ROW_COL9
conv1
conv2_Pipeline_LOAD_INPUT_BH_L
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_COL
conv2_Pipeline_RELU
conv2_Pipeline_5
conv2_Pipeline_RELU6
conv2_Pipeline_7
conv2_Pipeline_BW
conv2_Pipeline_BW7
conv2_Pipeline_BW8
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_COL
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU3
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW4
conv3_Pipeline_CLEARW5
conv3
srcnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_2.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_4.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_BW2.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL9.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_COL.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU6.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW7.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW8.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_COL.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU3.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW4.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW5.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     sc_get_clocks srcnn 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=srcnn
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/rpais/Desktop/export.zip 
INFO: [HLS 200-802] Generated output file C:/Users/rpais/Desktop/export.zip
Command   export_design done; 26.763 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 26.763 seconds; current allocated memory: 21.309 MB.
Command ap_source done; 27.78 sec.
Execute cleanup_all 
