{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629563252723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563252724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:27:32 2021 " "Processing started: Sat Aug 21 13:27:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563252724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563252724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina -c Maquina " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563252724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629563253070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629563253070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina-Escolha " "Found design unit 1: Maquina-Escolha" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629563261252 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina " "Found entity 1: Maquina" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629563261252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maquina " "Elaborating entity \"Maquina\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629563261282 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M05 Maquina.vhd(35) " "VHDL Process Statement warning at Maquina.vhd(35): signal \"M05\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629563261285 "|Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M1 Maquina.vhd(49) " "VHDL Process Statement warning at Maquina.vhd(49): signal \"M1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629563261285 "|Maquina"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY Maquina.vhd(68) " "VHDL Process Statement warning at Maquina.vhd(68): inferring latch(es) for signal or variable \"DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629563261287 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[0\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[0\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261287 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[1\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[1\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261287 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[2\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[2\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261287 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[3\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[3\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261287 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[4\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[4\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[5\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[5\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[6\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[6\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[7\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[7\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[8\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[8\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[9\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[9\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[10\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[10\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[11\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[11\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[12\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[12\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[13\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[13\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[14\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[14\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[15\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[15\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[16\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[16\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[17\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[17\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[18\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[18\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261288 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[19\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[19\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[20\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[20\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[21\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[21\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[22\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[22\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[23\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[23\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[24\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[24\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[25\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[25\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[26\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[26\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[27\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[27\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[28\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[28\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[29\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[29\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[30\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[30\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[31\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[31\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[32\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[32\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[33\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[33\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[34\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[34\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563261289 "|Maquina"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[26\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[26\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[25\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[25\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[21\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[21\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[19\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[19\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[18\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[18\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[12\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[12\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[11\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[11\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[7\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[7\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[5\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[5\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[4\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[4\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[27\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[27\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[17\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[17\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[16\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[16\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[15\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[15\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[9\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[9\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[2\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[2\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[24\]\$latch DISPLAY\[3\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[24\]\$latch\" merged with LATCH primitive \"DISPLAY\[3\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[23\]\$latch DISPLAY\[6\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[23\]\$latch\" merged with LATCH primitive \"DISPLAY\[6\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[22\]\$latch DISPLAY\[6\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[22\]\$latch\" merged with LATCH primitive \"DISPLAY\[6\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[13\]\$latch DISPLAY\[10\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[13\]\$latch\" merged with LATCH primitive \"DISPLAY\[10\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[33\]\$latch DISPLAY\[20\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[33\]\$latch\" merged with LATCH primitive \"DISPLAY\[20\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[32\]\$latch DISPLAY\[20\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[32\]\$latch\" merged with LATCH primitive \"DISPLAY\[20\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629563261858 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629563261858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[0\]\$latch " "Latch DISPLAY\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261859 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[3\]\$latch " "Latch DISPLAY\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261859 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[6\]\$latch " "Latch DISPLAY\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261859 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[10\]\$latch " "Latch DISPLAY\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261860 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[14\]\$latch " "Latch DISPLAY\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261860 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[20\]\$latch " "Latch DISPLAY\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Add0~synth " "Ports ENA and PRE on the latch are fed by the same signal Add0~synth" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629563261860 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629563261860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[8\] VCC " "Pin \"DISPLAY\[8\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[28\] VCC " "Pin \"DISPLAY\[28\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[29\] VCC " "Pin \"DISPLAY\[29\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[30\] VCC " "Pin \"DISPLAY\[30\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[31\] VCC " "Pin \"DISPLAY\[31\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[34\] VCC " "Pin \"DISPLAY\[34\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629563261870 "|Maquina|DISPLAY[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629563261870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629563261954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629563262524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629563262524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629563262557 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629563262557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629563262557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629563262557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629563262573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:27:42 2021 " "Processing ended: Sat Aug 21 13:27:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629563262573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629563262573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629563262573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563262573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629563263966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563263966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:27:43 2021 " "Processing started: Sat Aug 21 13:27:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563263966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629563263966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Maquina -c Maquina " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629563263966 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629563264067 ""}
{ "Info" "0" "" "Project  = Maquina" {  } {  } 0 0 "Project  = Maquina" 0 0 "Fitter" 0 0 1629563264068 ""}
{ "Info" "0" "" "Revision = Maquina" {  } {  } 0 0 "Revision = Maquina" 0 0 "Fitter" 0 0 1629563264068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629563264162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629563264162 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Maquina 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Maquina\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629563264171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629563264224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629563264224 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629563264435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629563264441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629563264527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629563264527 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629563264529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629563264529 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629563264530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629563264530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629563264530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1629563264530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629563264531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1629563265312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Maquina.sdc " "Synopsys Design Constraints File file not found: 'Maquina.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629563265313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629563265313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataa  to: combout " "Cell: Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: dataa  to: combout " "Cell: Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563265314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1629563265314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629563265314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1629563265315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629563265315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISPLAY\[34\]~1  " "Automatically promoted node DISPLAY\[34\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629563265322 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629563265322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629563265718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629563265718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629563265718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629563265719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629563265720 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629563265720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629563265720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629563265720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629563265720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629563265720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629563265720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629563265812 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629563265815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629563267120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629563267177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629563267201 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629563268843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629563268843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629563269371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629563270839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629563270839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629563271279 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1629563271279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629563271279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629563271282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629563271478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629563271489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629563271807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629563271808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629563272231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629563273234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/output_files/Maquina.fit.smsg " "Generated suppressed messages file C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/output_files/Maquina.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629563273591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6212 " "Peak virtual memory: 6212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629563274013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:27:54 2021 " "Processing ended: Sat Aug 21 13:27:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629563274013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629563274013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629563274013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629563274013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629563275203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563275204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:27:55 2021 " "Processing started: Sat Aug 21 13:27:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563275204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629563275204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Maquina -c Maquina " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629563275204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629563275504 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629563277203 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629563277337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629563278124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:27:58 2021 " "Processing ended: Sat Aug 21 13:27:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629563278124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629563278124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629563278124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629563278124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629563278758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629563279473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563279474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:27:59 2021 " "Processing started: Sat Aug 21 13:27:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563279474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629563279474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Maquina -c Maquina " "Command: quartus_sta Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629563279474 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629563279581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629563279706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629563279706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563279760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563279760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1629563279997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Maquina.sdc " "Synopsys Design Constraints File file not found: 'Maquina.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629563280009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280009 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name M05\[0\] M05\[0\] " "create_clock -period 1.000 -name M05\[0\] M05\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629563280010 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataa  to: combout " "Cell: Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: datab  to: combout " "Cell: Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datad  to: combout " "Cell: Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629563280010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629563280011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629563280011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629563280012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629563280022 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1629563280027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629563280027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.135 " "Worst-case setup slack is -5.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.135             -24.676 M05\[0\]  " "   -5.135             -24.676 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.711 " "Worst-case hold slack is 1.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711               0.000 M05\[0\]  " "    1.711               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.790 " "Worst-case recovery slack is -3.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.790              -3.790 M05\[0\]  " "   -3.790              -3.790 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.941 " "Worst-case removal slack is 0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 M05\[0\]  " "    0.941               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.890 M05\[0\]  " "   -3.000             -38.890 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629563280070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629563280102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629563280577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataa  to: combout " "Cell: Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: datab  to: combout " "Cell: Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datad  to: combout " "Cell: Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629563280648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629563280648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629563280654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.817 " "Worst-case setup slack is -4.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.817             -23.171 M05\[0\]  " "   -4.817             -23.171 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.590 " "Worst-case hold slack is 1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 M05\[0\]  " "    1.590               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.580 " "Worst-case recovery slack is -3.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.580              -3.580 M05\[0\]  " "   -3.580              -3.580 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.853 " "Worst-case removal slack is 0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 M05\[0\]  " "    0.853               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.514 M05\[0\]  " "   -3.000             -33.514 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280685 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629563280699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataa  to: combout " "Cell: Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: datab  to: combout " "Cell: Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datad  to: combout " "Cell: Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629563280869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629563280869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629563280869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629563280870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.090 " "Worst-case setup slack is -2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090              -9.910 M05\[0\]  " "   -2.090              -9.910 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.609 " "Worst-case hold slack is 0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 M05\[0\]  " "    0.609               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.500 " "Worst-case recovery slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500              -1.500 M05\[0\]  " "   -1.500              -1.500 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 M05\[0\]  " "    0.381               0.000 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.152 M05\[0\]  " "   -3.000             -13.152 M05\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629563280889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629563280889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629563281833 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629563281834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629563281896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:28:01 2021 " "Processing ended: Sat Aug 21 13:28:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629563281896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629563281896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629563281896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629563281896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1629563283043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563283043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:28:02 2021 " "Processing started: Sat Aug 21 13:28:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563283043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629563283043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Maquina -c Maquina " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629563283043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1629563283461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Maquina.vho C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/simulation/modelsim/ simulation " "Generated file Maquina.vho in folder \"C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629563283505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629563283532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:28:03 2021 " "Processing ended: Sat Aug 21 13:28:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629563283532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629563283532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629563283532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629563283532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629563284166 ""}
