-- Project:   Squit-Proto
-- Generated: 05/05/2024 16:11:53
-- 

ENTITY \Squit-Proto\ IS
    PORT(
        ADXL_ST(0)_PAD : OUT std_ulogic;
        BAT_CHRGn(0)_PAD : IN std_ulogic;
        BAT_FAULTn(0)_PAD : IN std_ulogic;
        BUZ(0)_PAD : OUT std_ulogic;
        CC_SCL(0)_PAD : INOUT std_ulogic;
        CC_SDA(0)_PAD : INOUT std_ulogic;
        CC_nALCC(0)_PAD : IN std_ulogic;
        DEBUG_LED(0)_PAD : OUT std_ulogic;
        IMU_UM7_RX(0)_PAD : OUT std_ulogic;
        IMU_UM7_TX(0)_PAD : IN std_ulogic;
        ITG_CS_NEW(0)_PAD : OUT std_ulogic;
        ITG_INT(0)_PAD : IN std_ulogic;
        LED_FAULT(0)_PAD : OUT std_ulogic;
        LED_OK(0)_PAD : OUT std_ulogic;
        LED_WIFI_FAULT(0)_PAD : OUT std_ulogic;
        LED_WIFI_OK(0)_PAD : OUT std_ulogic;
        LORA_CTSn(0)_PAD : IN std_ulogic;
        LORA_RESET_SETB(0)_PAD : OUT std_ulogic;
        LORA_RTSn(0)_PAD : OUT std_ulogic;
        LORA_RX(0)_PAD : IN std_ulogic;
        LORA_SETA(0)_PAD : OUT std_ulogic;
        LORA_TX(0)_PAD : OUT std_ulogic;
        MOT_SLEEPn(0)_PAD : OUT std_ulogic;
        OLED_4D_RX(0)_PAD : OUT std_ulogic;
        OLED_4D_TX(0)_PAD : IN std_ulogic;
        PAN_ENCA(0)_PAD : IN std_ulogic;
        PAN_ENCB(0)_PAD : IN std_ulogic;
        PAN_MOT_FL(0)_PAD : IN std_ulogic;
        PAN_MOT_IN1(0)_PAD : OUT std_ulogic;
        PAN_MOT_IN2(0)_PAD : OUT std_ulogic;
        PSOC_RX(0)_PAD : IN std_ulogic;
        PSOC_TX(0)_PAD : OUT std_ulogic;
        TILT_ENCA(0)_PAD : IN std_ulogic;
        TILT_ENCB(0)_PAD : IN std_ulogic;
        TILT_MOT_FL(0)_PAD : IN std_ulogic;
        TILT_MOT_IN1(0)_PAD : OUT std_ulogic;
        TILT_MOT_IN2(0)_PAD : OUT std_ulogic;
        V3_nSHDN(0)_PAD : OUT std_ulogic;
        V5_PHER_nSHDN(0)_PAD : OUT std_ulogic;
        nBUTTON_CCW(0)_PAD : IN std_ulogic;
        nBUTTON_CW(0)_PAD : IN std_ulogic;
        nBUTTON_PUSH(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END \Squit-Proto\;

ARCHITECTURE __DEFAULT__ OF \Squit-Proto\ IS
    SIGNAL ADXL_ST(0)__PA : bit;
    SIGNAL ADXL_X(0)__PA : bit;
    SIGNAL ADXL_Y(0)__PA : bit;
    SIGNAL ADXL_Z(0)__PA : bit;
    SIGNAL ANAPOS_OUTPUT(0)__PA : bit;
    SIGNAL ASTIM_OUTPUT(0)__PA : bit;
    SIGNAL BAT_CHRGn(0)__PA : bit;
    SIGNAL BAT_FAULTn(0)__PA : bit;
    SIGNAL BUZ(0)__PA : bit;
    SIGNAL CC_SCL(0)__PA : bit;
    SIGNAL CC_SDA(0)__PA : bit;
    SIGNAL CC_nALCC(0)__PA : bit;
    SIGNAL CLK_100Hz : bit;
    ATTRIBUTE global_signal OF CLK_100Hz : SIGNAL IS true;
    SIGNAL CLK_100Hz_local : bit;
    SIGNAL CLK_1500Hz : bit;
    ATTRIBUTE global_signal OF CLK_1500Hz : SIGNAL IS true;
    SIGNAL CLK_1500Hz_local : bit;
    SIGNAL CLK_20MHz : bit;
    ATTRIBUTE global_signal OF CLK_20MHz : SIGNAL IS true;
    SIGNAL CLK_20MHz_local : bit;
    SIGNAL CLK_25Hz : bit;
    ATTRIBUTE placement_force OF CLK_25Hz : SIGNAL IS "U(2,2,A)0";
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DEBUG_LED(0)__PA : bit;
    SIGNAL Dedicated_Output__PA : bit;
    SIGNAL HOME_PAN(0)__PA : bit;
    SIGNAL HOME_TILT(0)__PA : bit;
    SIGNAL IMU_UM7_RX(0)__PA : bit;
    SIGNAL IMU_UM7_TX(0)__PA : bit;
    SIGNAL ITG_CS_NEW(0)__PA : bit;
    SIGNAL ITG_INT(0)__PA : bit;
    SIGNAL LED_FAULT(0)__PA : bit;
    SIGNAL LED_OK(0)__PA : bit;
    SIGNAL LED_WIFI_FAULT(0)__PA : bit;
    SIGNAL LED_WIFI_OK(0)__PA : bit;
    SIGNAL LORA_CTSn(0)__PA : bit;
    SIGNAL LORA_RESET_SETB(0)__PA : bit;
    SIGNAL LORA_RTSn(0)__PA : bit;
    SIGNAL LORA_RX(0)__PA : bit;
    SIGNAL LORA_SETA(0)__PA : bit;
    SIGNAL LORA_TX(0)__PA : bit;
    SIGNAL MOT_SLEEPn(0)__PA : bit;
    SIGNAL Net_1020 : bit;
    SIGNAL Net_1105 : bit;
    ATTRIBUTE placement_force OF Net_1105 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_1168 : bit;
    SIGNAL Net_1168_SYNCOUT : bit;
    SIGNAL Net_1169 : bit;
    SIGNAL Net_1169_SYNCOUT : bit;
    SIGNAL Net_1171 : bit;
    SIGNAL Net_1251 : bit;
    SIGNAL Net_1251_SYNCOUT : bit;
    SIGNAL Net_1252 : bit;
    SIGNAL Net_1252_SYNCOUT : bit;
    SIGNAL Net_1253 : bit;
    SIGNAL Net_1253_SYNCOUT : bit;
    SIGNAL Net_1266 : bit;
    SIGNAL Net_1297 : bit;
    ATTRIBUTE placement_force OF Net_1297 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_1368 : bit;
    SIGNAL Net_1368_SYNCOUT : bit;
    SIGNAL Net_1782 : bit;
    SIGNAL Net_1782_SYNCOUT : bit;
    SIGNAL Net_1783 : bit;
    SIGNAL Net_1783_SYNCOUT : bit;
    SIGNAL Net_1788 : bit;
    SIGNAL Net_1802 : bit;
    ATTRIBUTE placement_force OF Net_1802 : SIGNAL IS "U(0,2,A)1";
    SIGNAL Net_1861 : bit;
    ATTRIBUTE placement_force OF Net_1861 : SIGNAL IS "U(2,5,A)3";
    SIGNAL Net_2138 : bit;
    SIGNAL Net_2138_SYNCOUT : bit;
    SIGNAL Net_2199 : bit;
    SIGNAL Net_2206 : bit;
    SIGNAL Net_2265 : bit;
    SIGNAL Net_2265_SYNCOUT : bit;
    SIGNAL Net_2266 : bit;
    SIGNAL Net_2266_SYNCOUT : bit;
    SIGNAL Net_2472 : bit;
    SIGNAL Net_2643 : bit;
    SIGNAL Net_2645 : bit;
    SIGNAL Net_2646 : bit;
    SIGNAL Net_2698 : bit;
    SIGNAL Net_2701 : bit;
    SIGNAL Net_2785 : bit;
    ATTRIBUTE placement_force OF Net_2785 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_376 : bit;
    SIGNAL Net_376_SYNCOUT : bit;
    SIGNAL Net_388 : bit;
    SIGNAL Net_391 : bit;
    SIGNAL Net_391_local : bit;
    SIGNAL Net_404 : bit;
    ATTRIBUTE placement_force OF Net_404 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_426 : bit;
    SIGNAL Net_492 : bit;
    SIGNAL Net_533 : bit;
    SIGNAL Net_535 : bit;
    SIGNAL Net_547 : bit;
    SIGNAL Net_677 : bit;
    SIGNAL Net_677_SYNCOUT : bit;
    SIGNAL Net_678 : bit;
    SIGNAL Net_678_SYNCOUT : bit;
    SIGNAL Net_693 : bit;
    SIGNAL Net_989 : bit;
    SIGNAL OLED_4D_RX(0)__PA : bit;
    SIGNAL OLED_4D_TX(0)__PA : bit;
    SIGNAL PAN_ENCA(0)__PA : bit;
    SIGNAL PAN_ENCB(0)__PA : bit;
    SIGNAL PAN_MOT_FL(0)__PA : bit;
    SIGNAL PAN_MOT_IN1(0)__PA : bit;
    SIGNAL PAN_MOT_IN2(0)__PA : bit;
    SIGNAL PSOC_RX(0)__PA : bit;
    SIGNAL PSOC_TX(0)__PA : bit;
    SIGNAL SENSE_IPAN(0)__PA : bit;
    SIGNAL SENSE_ITILT(0)__PA : bit;
    SIGNAL SENSE_VCC(0)__PA : bit;
    SIGNAL TILT_ENCA(0)__PA : bit;
    SIGNAL TILT_ENCB(0)__PA : bit;
    SIGNAL TILT_MOT_FL(0)__PA : bit;
    SIGNAL TILT_MOT_IN1(0)__PA : bit;
    SIGNAL TILT_MOT_IN2(0)__PA : bit;
    SIGNAL V3_nSHDN(0)__PA : bit;
    SIGNAL V5_PHER_nSHDN(0)__PA : bit;
    SIGNAL VREF(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \Control_Reg_BUZ:control_1\ : bit;
    SIGNAL \Control_Reg_BUZ:control_2\ : bit;
    SIGNAL \Control_Reg_BUZ:control_3\ : bit;
    SIGNAL \Control_Reg_BUZ:control_4\ : bit;
    SIGNAL \Control_Reg_BUZ:control_5\ : bit;
    SIGNAL \Control_Reg_BUZ:control_6\ : bit;
    SIGNAL \Control_Reg_BUZ:control_7\ : bit;
    SIGNAL \Control_Reg_LED:control_4\ : bit;
    SIGNAL \Control_Reg_LED:control_5\ : bit;
    SIGNAL \Control_Reg_LED:control_6\ : bit;
    SIGNAL \Control_Reg_LED:control_7\ : bit;
    SIGNAL \Control_Reg_LORA:control_1\ : bit;
    SIGNAL \Control_Reg_LORA:control_2\ : bit;
    SIGNAL \Control_Reg_LORA:control_3\ : bit;
    SIGNAL \Control_Reg_LORA:control_4\ : bit;
    SIGNAL \Control_Reg_LORA:control_5\ : bit;
    SIGNAL \Control_Reg_LORA:control_6\ : bit;
    SIGNAL \Control_Reg_LORA:control_7\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_1\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_2\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_3\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_4\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_5\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_6\ : bit;
    SIGNAL \Control_Reg_LORA_RESET:control_7\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_1\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_2\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_3\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_4\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_5\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_6\ : bit;
    SIGNAL \Control_Reg_MOTOR:control_7\ : bit;
    SIGNAL \Control_Reg_SYS:control_3\ : bit;
    SIGNAL \Control_Reg_SYS:control_4\ : bit;
    SIGNAL \Control_Reg_SYS:control_5\ : bit;
    SIGNAL \Control_Reg_SYS:control_6\ : bit;
    SIGNAL \Control_Reg_SYS:control_7\ : bit;
    SIGNAL \Control_Reg_WS:control_1\ : bit;
    SIGNAL \Control_Reg_WS:control_2\ : bit;
    SIGNAL \Control_Reg_WS:control_3\ : bit;
    SIGNAL \Control_Reg_WS:control_4\ : bit;
    SIGNAL \Control_Reg_WS:control_5\ : bit;
    SIGNAL \Control_Reg_WS:control_6\ : bit;
    SIGNAL \Control_Reg_WS:control_7\ : bit;
    SIGNAL \Counter_LED:Net_42\ : bit;
    SIGNAL \Counter_LED:Net_47\ : bit;
    SIGNAL \FreqDiv_TORQUESTAT:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:count_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \FreqDiv_TORQUESTAT:count_1\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:count_1\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \FreqDiv_TORQUESTAT:count_2\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:count_2\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \FreqDiv_TORQUESTAT:count_3\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:count_3\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \FreqDiv_TORQUESTAT:count_4\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:count_4\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \FreqDiv_TORQUESTAT:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_TORQUESTAT:not_last_reset\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \I2C_COULOMB:Net_1109_0\ : bit;
    SIGNAL \I2C_COULOMB:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_COULOMB:Net_1109_1\ : bit;
    SIGNAL \I2C_COULOMB:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_COULOMB:Net_643_0\ : bit;
    SIGNAL \I2C_COULOMB:Net_697\ : bit;
    SIGNAL \I2C_COULOMB:sda_x_wire\ : bit;
    SIGNAL \PGA_ASTIM:Net_41\ : bit;
    SIGNAL \PWM_MOTOR_PAN:Net_54\ : bit;
    SIGNAL \PWM_MOTOR_PAN:Net_63\ : bit;
    SIGNAL \PWM_MOTOR_TILT:Net_54\ : bit;
    SIGNAL \PWM_MOTOR_TILT:Net_63\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \QuadDec_PAN:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1203\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \QuadDec_PAN:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1203_split\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \QuadDec_PAN:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1251\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \QuadDec_PAN:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1251_split\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \QuadDec_PAN:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1260\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \QuadDec_PAN:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_1275\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \QuadDec_PAN:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_530\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \QuadDec_PAN:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:Net_611\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \QuadDec_PAN:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:bQuadDec:error\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \QuadDec_PAN:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:bQuadDec:quad_A_filt\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \QuadDec_PAN:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:bQuadDec:quad_B_filt\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \QuadDec_PAN:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:bQuadDec:state_0\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \QuadDec_PAN:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_PAN:bQuadDec:state_1\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \QuadDec_TILT:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1203\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \QuadDec_TILT:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1203_split\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \QuadDec_TILT:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1251\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \QuadDec_TILT:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1251_split\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \QuadDec_TILT:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1260\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \QuadDec_TILT:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_1275\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \QuadDec_TILT:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_530\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \QuadDec_TILT:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:Net_611\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \QuadDec_TILT:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:error\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_A_filt\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \QuadDec_TILT:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:quad_B_filt\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \QuadDec_TILT:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \QuadDec_TILT:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_TILT:bQuadDec:state_1\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_USB:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:counter_load_not\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_USB:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_address_detected\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_USB:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \UART_USB:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_0\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_1\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_2\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_3\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_4\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_5\ : bit;
    SIGNAL \UART_USB:BUART:rx_count_6\ : bit;
    SIGNAL \UART_USB:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_counter_load\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \UART_USB:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_USB:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_USB:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_last\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \UART_USB:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_load_fifo\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \UART_USB:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_state_0\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \UART_USB:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_state_2\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \UART_USB:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_state_3\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \UART_USB:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \UART_USB:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_status_3\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \UART_USB:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_status_4\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \UART_USB:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:rx_status_5\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART_USB:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_bitclk\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART_USB:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \UART_USB:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART_USB:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_USB:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_USB:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_USB:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_USB:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_state_0\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART_USB:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_state_1\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UART_USB:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_state_2\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_USB:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_status_0\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART_USB:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:tx_status_2\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \UART_USB:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_USB:BUART:txn\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART_USB:Net_9\ : bit;
    ATTRIBUTE global_signal OF \UART_USB:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_USB:Net_9_local\ : bit;
    SIGNAL \WaveDAC8:Net_107\ : bit;
    ATTRIBUTE placement_force OF \WaveDAC8:Net_107\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \WaveDAC8:Net_134\ : bit;
    ATTRIBUTE placement_force OF \WaveDAC8:Net_134\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \WaveDAC8:Net_183\ : bit;
    ATTRIBUTE placement_force OF \WaveDAC8:Net_183\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \WaveDAC8:Net_279\ : bit;
    ATTRIBUTE global_signal OF \WaveDAC8:Net_279\ : SIGNAL IS true;
    SIGNAL \WaveDAC8:Net_279_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,5,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(2,2,A)3";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cydff_1 : bit;
    ATTRIBUTE placement_force OF cydff_1 : SIGNAL IS "U(2,4,A)2";
    SIGNAL nBUTTON_CCW(0)__PA : bit;
    SIGNAL nBUTTON_CW(0)__PA : bit;
    SIGNAL nBUTTON_PUSH(0)__PA : bit;
    SIGNAL tmpOE__SENSE_IPAN_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SENSE_IPAN_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF ADXL_ST(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF ADXL_ST(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF ADXL_X(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF ADXL_X(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF ADXL_Y(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF ADXL_Y(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF ADXL_Z(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF ADXL_Z(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF ANAPOS_OUTPUT(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF ANAPOS_OUTPUT(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF ASTIM_OUTPUT(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF ASTIM_OUTPUT(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF BAT_CHRGn(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF BAT_CHRGn(0) : LABEL IS "P1[7]";
    ATTRIBUTE Location OF BAT_CHRGn(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF BAT_FAULTn(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF BAT_FAULTn(0) : LABEL IS "P1[6]";
    ATTRIBUTE Location OF BAT_FAULTn(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF BUZ(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF BUZ(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF CC_SCL(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF CC_SCL(0) : LABEL IS "P12[4]";
    ATTRIBUTE Location OF CC_SCL(0)_SYNC : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF CC_SDA(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF CC_SDA(0) : LABEL IS "P12[5]";
    ATTRIBUTE Location OF CC_SDA(0)_SYNC : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF CC_nALCC(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF CC_nALCC(0) : LABEL IS "P6[7]";
    ATTRIBUTE Location OF CC_nALCC(0)_SYNC : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF CLK_25Hz : LABEL IS "macrocell1";
    ATTRIBUTE Location OF CLK_25Hz : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF DEBUG_LED(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF DEBUG_LED(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF Dedicated_Output : LABEL IS "iocell14";
    ATTRIBUTE Location OF Dedicated_Output : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF HOME_PAN(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF HOME_PAN(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF HOME_TILT(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF HOME_TILT(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF IMU_UM7_RX(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF IMU_UM7_RX(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF IMU_UM7_TX(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF IMU_UM7_TX(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF ITG_CS_NEW(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF ITG_CS_NEW(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF ITG_INT(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF ITG_INT(0) : LABEL IS "P3[4]";
    ATTRIBUTE Location OF ITG_INT(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF LED_FAULT(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF LED_FAULT(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF LED_OK(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF LED_OK(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED_WIFI_FAULT(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF LED_WIFI_FAULT(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF LED_WIFI_OK(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF LED_WIFI_OK(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF LORA_CTSn(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF LORA_CTSn(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF LORA_RESET_SETB(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF LORA_RESET_SETB(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF LORA_RTSn(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF LORA_RTSn(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF LORA_RX(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF LORA_RX(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF LORA_SETA(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF LORA_SETA(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF LORA_TX(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF LORA_TX(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF MOT_SLEEPn(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF MOT_SLEEPn(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Net_1105 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_1105 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1297 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_1297 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_1802 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_1802 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_1861 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_1861 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_2785 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_2785 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_404 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_404 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF OLED_4D_RX(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF OLED_4D_RX(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF OLED_4D_TX(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF OLED_4D_TX(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF PAN_ENCA(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF PAN_ENCA(0) : LABEL IS "P2[5]";
    ATTRIBUTE Location OF PAN_ENCA(0)_SYNC : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF PAN_ENCB(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF PAN_ENCB(0) : LABEL IS "P2[6]";
    ATTRIBUTE Location OF PAN_ENCB(0)_SYNC : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF PAN_MOT_FL(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF PAN_MOT_FL(0) : LABEL IS "P5[0]";
    ATTRIBUTE Location OF PAN_MOT_FL(0)_SYNC : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF PAN_MOT_IN1(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF PAN_MOT_IN1(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF PAN_MOT_IN2(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF PAN_MOT_IN2(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF PSOC_RX(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF PSOC_RX(0) : LABEL IS "P6[5]";
    ATTRIBUTE Location OF PSOC_RX(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF PSOC_TX(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF PSOC_TX(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF SENSE_IPAN(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF SENSE_IPAN(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF SENSE_ITILT(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF SENSE_ITILT(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF SENSE_VCC(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF SENSE_VCC(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF TILT_ENCA(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF TILT_ENCA(0) : LABEL IS "P2[7]";
    ATTRIBUTE Location OF TILT_ENCA(0)_SYNC : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF TILT_ENCB(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF TILT_ENCB(0) : LABEL IS "P12[6]";
    ATTRIBUTE Location OF TILT_ENCB(0)_SYNC : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF TILT_MOT_FL(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF TILT_MOT_FL(0) : LABEL IS "P12[7]";
    ATTRIBUTE Location OF TILT_MOT_FL(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF TILT_MOT_IN1(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF TILT_MOT_IN1(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF TILT_MOT_IN2(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF TILT_MOT_IN2(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF V3_nSHDN(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF V3_nSHDN(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF V5_PHER_nSHDN(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF V5_PHER_nSHDN(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF VREF(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF VREF(0) : LABEL IS "P6[1]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(29)]";
    ATTRIBUTE lib_model OF \Control_Reg_BUZ:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Control_Reg_BUZ:Sync:ctrl_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Control_Reg_LED:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Control_Reg_LED:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Control_Reg_LORA:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Control_Reg_LORA:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Control_Reg_LORA_RESET:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Control_Reg_LORA_RESET:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Control_Reg_MOTOR:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Control_Reg_MOTOR:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Control_Reg_SYS:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Control_Reg_SYS:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Control_Reg_WS:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Control_Reg_WS:Sync:ctrl_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \Counter_LED:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:count_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:count_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:count_1\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:count_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:count_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:count_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:count_3\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:count_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:count_4\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:count_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \FreqDiv_TORQUESTAT:not_last_reset\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \FreqDiv_TORQUESTAT:not_last_reset\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \I2C_COULOMB:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \I2C_COULOMB:I2C_IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \PGA_ASTIM:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE Location OF \PWM_MOTOR_PAN:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \PWM_MOTOR_TILT:PWMHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:status_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1203\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1203\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1203_split\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1203_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1251\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1251\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1251_split\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1251_split\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1260\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1260\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_1275\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_1275\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_530\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_530\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:Net_611\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \QuadDec_PAN:Net_611\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:Stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:error\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:error\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:quad_A_filt\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:quad_A_filt\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:quad_B_filt\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:quad_B_filt\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:state_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \QuadDec_PAN:bQuadDec:state_1\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \QuadDec_PAN:bQuadDec:state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \QuadDec_PAN:isr\ : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:status_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1203\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1203\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1203_split\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1203_split\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1251\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1251\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1251_split\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1251_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1260\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1260\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_1275\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_1275\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_530\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_530\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:Net_611\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \QuadDec_TILT:Net_611\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:Stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:error\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:error\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_A_filt\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_A_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:quad_B_filt\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:quad_B_filt\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:state_0\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_TILT:bQuadDec:state_1\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \QuadDec_TILT:bQuadDec:state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \QuadDec_TILT:isr\ : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Status_Reg_BUTTON:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_BUTTON:sts:sts_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Status_Reg_MOTORS:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \Status_Reg_MOTORS:sts:sts_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Status_Reg_SYS:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \Status_Reg_SYS:sts:sts_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:counter_load_not\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART_USB:BUART:counter_load_not\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_address_detected\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_address_detected\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_bitclk_enable\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_counter_load\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_counter_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_last\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_load_fifo\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_load_fifo\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_state_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_state_2\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_state_3\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_state_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_status_3\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_status_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_status_4\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_status_4\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:rx_status_5\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_USB:BUART:rx_status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \UART_USB:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_USB:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART_USB:BUART:sRX:RxSts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_USB:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:sTX:TxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \UART_USB:BUART:sTX:TxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_bitclk\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_bitclk\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_state_0\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_state_1\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_state_2\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_status_0\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:tx_status_2\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART_USB:BUART:tx_status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_USB:BUART:txn\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART_USB:BUART:txn\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \VDAC8_ANAPOS:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \WaveDAC8:BuffAmp:ABuf\ : LABEL IS "F(Opamp,2)";
    ATTRIBUTE lib_model OF \WaveDAC8:Net_107\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \WaveDAC8:Net_107\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \WaveDAC8:Net_134\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \WaveDAC8:Net_134\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \WaveDAC8:Net_183\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \WaveDAC8:Net_183\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \WaveDAC8:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \WaveDAC8:Wave1_DMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \WaveDAC8:Wave1_DMA\ : LABEL IS "[DrqHod=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \WaveDAC8:Wave2_DMA\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \WaveDAC8:Wave2_DMA\ : LABEL IS "[DrqHod=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF cydff_1 : LABEL IS "macrocell90";
    ATTRIBUTE Location OF cydff_1 : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF isr_BUTTON : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF isr_CLU_EXEC : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF isr_CTRL : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF isr_EVENTS_IDENTIF : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF isr_FAULT_CTRL : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF isr_LIMIT_CTRL : LABEL IS "[IntrHod=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF isr_TORQUESTAT : LABEL IS "[IntrHod=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF isr_Ticks : LABEL IS "[IntrHod=(0)][IntrId=(9)]";
    ATTRIBUTE lib_model OF nBUTTON_CCW(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF nBUTTON_CCW(0) : LABEL IS "P4[7]";
    ATTRIBUTE Location OF nBUTTON_CCW(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF nBUTTON_CW(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF nBUTTON_CW(0) : LABEL IS "P4[5]";
    ATTRIBUTE Location OF nBUTTON_CW(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF nBUTTON_PUSH(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF nBUTTON_PUSH(0) : LABEL IS "P4[6]";
    ATTRIBUTE Location OF nBUTTON_PUSH(0)_SYNC : LABEL IS "U(3,2)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic;
            comp : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ADXL_ST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1b6546c6-9b0f-46df-9222-08a17bf84adb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADXL_ST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADXL_ST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ADXL_ST(0)__PA,
            oe => open,
            pin_input => Net_547,
            pad_out => ADXL_ST(0)_PAD,
            pad_in => ADXL_ST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADXL_X:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d7b2b2c9-e238-4959-91a0-18330834a962",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADXL_X(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADXL_X",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ADXL_X(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADXL_Y:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b497c8ab-c4f8-4c07-a28a-293e34843a0c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADXL_Y(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADXL_Y",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ADXL_Y(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADXL_Z:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7b23f3a3-4c8a-4d43-89ae-d03a5fe6ebaf",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADXL_Z(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADXL_Z",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ADXL_Z(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ANAPOS_OUTPUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8c8a886a-fc73-40da-a712-753a4714b453",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ANAPOS_OUTPUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ANAPOS_OUTPUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ANAPOS_OUTPUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ASTIM_OUTPUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "45b0931c-d7a4-49b5-8bf5-e26d2044f8bb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ASTIM_OUTPUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ASTIM_OUTPUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ASTIM_OUTPUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BAT_CHRGn:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0a329f56-250e-4e20-8bb3-77e4f3b9be95",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    BAT_CHRGn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BAT_CHRGn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BAT_CHRGn(0)__PA,
            oe => open,
            fb => Net_1252,
            pad_in => BAT_CHRGn(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BAT_CHRGn(0)_SYNC:synccell
        PORT MAP(
            in => Net_1252,
            out => Net_1252_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    BAT_FAULTn:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "33a62370-3e45-4b43-9e70-6cd0170c189e",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    BAT_FAULTn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BAT_FAULTn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BAT_FAULTn(0)__PA,
            oe => open,
            fb => Net_1251,
            pad_in => BAT_FAULTn(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BAT_FAULTn(0)_SYNC:synccell
        PORT MAP(
            in => Net_1251,
            out => Net_1251_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    BUZ:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "04f5d8ab-78ba-4565-9107-ddc62a4fb5d9",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUZ(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUZ",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BUZ(0)__PA,
            oe => open,
            pin_input => Net_1297,
            pad_out => BUZ(0)_PAD,
            pad_in => BUZ(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CC_SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "48e26532-c6bf-45ff-bfea-929beed66bf5",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CC_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CC_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CC_SCL(0)__PA,
            oe => open,
            fb => \I2C_COULOMB:Net_1109_0\,
            pin_input => \I2C_COULOMB:Net_643_0\,
            pad_out => CC_SCL(0)_PAD,
            pad_in => CC_SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CC_SCL(0)_SYNC:synccell
        PORT MAP(
            in => \I2C_COULOMB:Net_1109_0\,
            out => \I2C_COULOMB:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    CC_SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "8ed24c43-4747-4b72-8fd1-4a8f71fe234f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CC_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CC_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CC_SDA(0)__PA,
            oe => open,
            fb => \I2C_COULOMB:Net_1109_1\,
            pin_input => \I2C_COULOMB:sda_x_wire\,
            pad_out => CC_SDA(0)_PAD,
            pad_in => CC_SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CC_SDA(0)_SYNC:synccell
        PORT MAP(
            in => \I2C_COULOMB:Net_1109_1\,
            out => \I2C_COULOMB:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    CC_nALCC:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2b6af813-2074-43b2-97b2-1938a6e03fd4",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CC_nALCC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CC_nALCC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CC_nALCC(0)__PA,
            oe => open,
            fb => Net_1253,
            pad_in => CC_nALCC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CC_nALCC(0)_SYNC:synccell
        PORT MAP(
            in => Net_1253,
            out => Net_1253_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    CLK_25Hz:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => CLK_25Hz,
            clk_en => cydff_1,
            clock_0 => CLK_100Hz);

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC:Net_93\,
            dclk_0 => \ADC:Net_93_local\,
            dclk_glb_1 => CLK_20MHz,
            dclk_1 => CLK_20MHz_local,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            dclk_glb_2 => \UART_USB:Net_9\,
            dclk_2 => \UART_USB:Net_9_local\,
            dclk_glb_3 => \WaveDAC8:Net_279\,
            dclk_3 => \WaveDAC8:Net_279_local\,
            aclk_glb_1 => CLK_1500Hz,
            aclk_1 => CLK_1500Hz_local,
            clk_a_dig_glb_1 => Net_391,
            clk_a_dig_1 => Net_391_local,
            dclk_glb_4 => CLK_100Hz,
            dclk_4 => CLK_100Hz_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\);

    DEBUG_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ab582a80-b28e-4294-bed8-07d30ca3289d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DEBUG_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DEBUG_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DEBUG_LED(0)__PA,
            oe => open,
            pin_input => Net_492,
            pad_out => DEBUG_LED(0)_PAD,
            pad_in => DEBUG_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dedicated_Output:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    HOME_PAN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d4b42c1c-dbd0-4215-ac50-ce5814d58140",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOME_PAN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOME_PAN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HOME_PAN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOME_TILT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "642e8355-88c2-4785-b15a-42a32f9a7bd6",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOME_TILT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOME_TILT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HOME_TILT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IMU_UM7_RX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "17330419-c534-4d80-ad88-64c02684dc79",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IMU_UM7_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IMU_UM7_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => IMU_UM7_RX(0)__PA,
            oe => open,
            pad_in => IMU_UM7_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IMU_UM7_TX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d139b22b-91c5-436b-b6c0-2a6a4792d560",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IMU_UM7_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IMU_UM7_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => IMU_UM7_TX(0)__PA,
            oe => open,
            pad_in => IMU_UM7_TX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ITG_CS_NEW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "80deeed4-537a-411d-8e12-9d1a4da4ba1d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ITG_CS_NEW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ITG_CS_NEW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ITG_CS_NEW(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => ITG_CS_NEW(0)_PAD,
            pad_in => ITG_CS_NEW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ITG_INT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5f659609-eb63-477c-809d-2552d9d04dbf",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ITG_INT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ITG_INT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ITG_INT(0)__PA,
            oe => open,
            fb => Net_2138,
            pad_in => ITG_INT(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ITG_INT(0)_SYNC:synccell
        PORT MAP(
            in => Net_2138,
            out => Net_2138_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    LED_FAULT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d6c92319-8134-4712-b790-874f01999c96",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_FAULT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_FAULT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_FAULT(0)__PA,
            oe => open,
            pin_input => Net_426,
            pad_out => LED_FAULT(0)_PAD,
            pad_in => LED_FAULT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_OK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8585c6d0-1afb-4de8-a49b-a51e5062b18f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_OK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_OK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_OK(0)__PA,
            oe => open,
            pin_input => Net_404,
            pad_out => LED_OK(0)_PAD,
            pad_in => LED_OK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_WIFI_FAULT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e8b7ce7d-db8f-45c2-9744-04f92f9ebb38",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_WIFI_FAULT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_WIFI_FAULT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_WIFI_FAULT(0)__PA,
            oe => open,
            pin_input => Net_693,
            pad_out => LED_WIFI_FAULT(0)_PAD,
            pad_in => LED_WIFI_FAULT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_WIFI_OK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "31ee5473-bcee-4a3c-b6ca-8601ef9b6b4e",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_WIFI_OK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_WIFI_OK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_WIFI_OK(0)__PA,
            oe => open,
            pin_input => Net_1266,
            pad_out => LED_WIFI_OK(0)_PAD,
            pad_in => LED_WIFI_OK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_CTSn:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "34a8b019-417d-4531-9fe8-bd1a2ee191c2",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    LORA_CTSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_CTSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_CTSn(0)__PA,
            oe => open,
            pad_in => LORA_CTSn(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_RESET_SETB:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "9af850f6-65cd-416c-882e-0818e3231893",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LORA_RESET_SETB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_RESET_SETB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_RESET_SETB(0)__PA,
            oe => open,
            pin_input => Net_2698,
            pad_out => LORA_RESET_SETB(0)_PAD,
            pad_in => LORA_RESET_SETB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_RTSn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "05c90d7a-4a83-498d-a37b-6271834b110d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LORA_RTSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_RTSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_RTSn(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => LORA_RTSn(0)_PAD,
            pad_in => LORA_RTSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "85a763ee-eec0-4962-9c60-ea7a255f05c0",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    LORA_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_RX(0)__PA,
            oe => open,
            pad_in => LORA_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_SETA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4717cb34-7940-4003-9f44-04bd662d4ed7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LORA_SETA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_SETA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_SETA(0)__PA,
            oe => open,
            pin_input => Net_2701,
            pad_out => LORA_SETA(0)_PAD,
            pad_in => LORA_SETA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LORA_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e507874-0336-41f6-b62c-304f5d80055a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LORA_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LORA_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LORA_TX(0)__PA,
            oe => open,
            pad_in => LORA_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOT_SLEEPn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8613fe86-8921-4b48-b9e2-225dbe5147b1",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOT_SLEEPn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOT_SLEEPn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOT_SLEEPn(0)__PA,
            oe => open,
            pin_input => Net_1020,
            pad_out => MOT_SLEEPn(0)_PAD,
            pad_in => MOT_SLEEPn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_1105:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_1105,
            main_0 => Net_2206);

    Net_1297:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_1297,
            main_0 => Net_989,
            main_1 => CLK_1500Hz_local);

    Net_1802:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_1802,
            main_0 => Net_2199);

    Net_1861:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_1861,
            main_0 => \UART_USB:BUART:txn\);

    Net_2785:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)")
        PORT MAP(
            q => Net_2785,
            clock_0 => CLK_100Hz,
            main_0 => Net_2785,
            main_1 => \FreqDiv_TORQUESTAT:not_last_reset\,
            main_2 => \FreqDiv_TORQUESTAT:count_4\,
            main_3 => \FreqDiv_TORQUESTAT:count_3\,
            main_4 => \FreqDiv_TORQUESTAT:count_2\,
            main_5 => \FreqDiv_TORQUESTAT:count_1\,
            main_6 => \FreqDiv_TORQUESTAT:count_0\);

    Net_404:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => Net_404,
            clk_en => open,
            clock_0 => Net_2472);

    OLED_4D_RX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3639e5ac-cecd-42ff-bcaa-12620bb047f4",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_4D_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_4D_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => OLED_4D_RX(0)__PA,
            oe => open,
            pad_in => OLED_4D_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_4D_TX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "04b8d679-6a5e-4da3-bb54-e95ceffd8230",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    OLED_4D_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_4D_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => OLED_4D_TX(0)__PA,
            oe => open,
            pad_in => OLED_4D_TX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PAN_ENCA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3a05c507-5472-484c-b046-f8c3864f508a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    PAN_ENCA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PAN_ENCA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PAN_ENCA(0)__PA,
            oe => open,
            fb => Net_1168,
            pad_in => PAN_ENCA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PAN_ENCA(0)_SYNC:synccell
        PORT MAP(
            in => Net_1168,
            out => Net_1168_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PAN_ENCB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "db4a77ba-74d9-4cd9-a623-ea74c1d68034",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    PAN_ENCB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PAN_ENCB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PAN_ENCB(0)__PA,
            oe => open,
            fb => Net_1169,
            pad_in => PAN_ENCB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PAN_ENCB(0)_SYNC:synccell
        PORT MAP(
            in => Net_1169,
            out => Net_1169_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PAN_MOT_FL:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5a38e5d2-a357-4855-911c-b52b5874fd3b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    PAN_MOT_FL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PAN_MOT_FL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PAN_MOT_FL(0)__PA,
            oe => open,
            fb => Net_2265,
            pad_in => PAN_MOT_FL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PAN_MOT_FL(0)_SYNC:synccell
        PORT MAP(
            in => Net_2265,
            out => Net_2265_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PAN_MOT_IN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b7dac4dc-21e8-49c0-902c-bf60c2f1af48",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PAN_MOT_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PAN_MOT_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PAN_MOT_IN1(0)__PA,
            oe => open,
            pin_input => Net_2206,
            pad_out => PAN_MOT_IN1(0)_PAD,
            pad_in => PAN_MOT_IN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PAN_MOT_IN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a33835fc-7964-4430-8251-a3c77976448c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PAN_MOT_IN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PAN_MOT_IN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PAN_MOT_IN2(0)__PA,
            oe => open,
            pin_input => Net_1105,
            pad_out => PAN_MOT_IN2(0)_PAD,
            pad_in => PAN_MOT_IN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    PSOC_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_RX(0)__PA,
            oe => open,
            fb => Net_376,
            pad_in => PSOC_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_RX(0)_SYNC:synccell
        PORT MAP(
            in => Net_376,
            out => Net_376_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PSOC_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_TX(0)__PA,
            oe => open,
            pin_input => Net_1861,
            pad_out => PSOC_TX(0)_PAD,
            pad_in => PSOC_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SENSE_IPAN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SENSE_IPAN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SENSE_IPAN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => SENSE_IPAN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SENSE_ITILT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f86de07f-e47d-45fd-85c7-4412185ce01b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SENSE_ITILT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SENSE_ITILT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => SENSE_ITILT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SENSE_VCC:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "1e4f20c8-114d-4239-9366-1a6542bf55db",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SENSE_VCC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SENSE_VCC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => SENSE_VCC(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TILT_ENCA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e4847169-dc83-4b1b-a195-979f30f61fa7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    TILT_ENCA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TILT_ENCA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TILT_ENCA(0)__PA,
            oe => open,
            fb => Net_1782,
            pad_in => TILT_ENCA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TILT_ENCA(0)_SYNC:synccell
        PORT MAP(
            in => Net_1782,
            out => Net_1782_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    TILT_ENCB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a7df3e1e-69c7-44ea-b8f9-79fde383af7f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    TILT_ENCB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TILT_ENCB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TILT_ENCB(0)__PA,
            oe => open,
            fb => Net_1783,
            pad_in => TILT_ENCB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TILT_ENCB(0)_SYNC:synccell
        PORT MAP(
            in => Net_1783,
            out => Net_1783_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    TILT_MOT_FL:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f9c9b793-303b-47a5-bc35-ce6ffc05f3e5",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    TILT_MOT_FL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TILT_MOT_FL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TILT_MOT_FL(0)__PA,
            oe => open,
            fb => Net_2266,
            pad_in => TILT_MOT_FL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TILT_MOT_FL(0)_SYNC:synccell
        PORT MAP(
            in => Net_2266,
            out => Net_2266_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    TILT_MOT_IN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "efa35816-ed01-4320-a52e-fd845aaf0ea7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TILT_MOT_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TILT_MOT_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TILT_MOT_IN1(0)__PA,
            oe => open,
            pin_input => Net_2199,
            pad_out => TILT_MOT_IN1(0)_PAD,
            pad_in => TILT_MOT_IN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TILT_MOT_IN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3a681e77-ed1d-41ac-b9a2-8d4fcfa8f1b7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TILT_MOT_IN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TILT_MOT_IN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TILT_MOT_IN2(0)__PA,
            oe => open,
            pin_input => Net_1802,
            pad_out => TILT_MOT_IN2(0)_PAD,
            pad_in => TILT_MOT_IN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V3_nSHDN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dc29294b-f8d3-4bb6-aabf-514e7b773c40",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V3_nSHDN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V3_nSHDN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => V3_nSHDN(0)__PA,
            oe => open,
            pin_input => Net_535,
            pad_out => V3_nSHDN(0)_PAD,
            pad_in => V3_nSHDN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V5_PHER_nSHDN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6dc464ef-8a8c-4844-b749-902ca620a40c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V5_PHER_nSHDN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V5_PHER_nSHDN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => V5_PHER_nSHDN(0)__PA,
            oe => open,
            pin_input => Net_533,
            pad_out => V5_PHER_nSHDN(0)_PAD,
            pad_in => V5_PHER_nSHDN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VREF:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3151ed63-901f-40ac-ab1f-c99b56eb2dcd",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VREF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VREF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VREF(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_388);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_388,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_BUZ:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_BUZ:control_7\,
            control_6 => \Control_Reg_BUZ:control_6\,
            control_5 => \Control_Reg_BUZ:control_5\,
            control_4 => \Control_Reg_BUZ:control_4\,
            control_3 => \Control_Reg_BUZ:control_3\,
            control_2 => \Control_Reg_BUZ:control_2\,
            control_1 => \Control_Reg_BUZ:control_1\,
            control_0 => Net_989,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_LED:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_LED:control_7\,
            control_6 => \Control_Reg_LED:control_6\,
            control_5 => \Control_Reg_LED:control_5\,
            control_4 => \Control_Reg_LED:control_4\,
            control_3 => Net_693,
            control_2 => Net_1266,
            control_1 => Net_426,
            control_0 => Net_492,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_LORA:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_LORA:control_7\,
            control_6 => \Control_Reg_LORA:control_6\,
            control_5 => \Control_Reg_LORA:control_5\,
            control_4 => \Control_Reg_LORA:control_4\,
            control_3 => \Control_Reg_LORA:control_3\,
            control_2 => \Control_Reg_LORA:control_2\,
            control_1 => \Control_Reg_LORA:control_1\,
            control_0 => Net_2701,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_LORA_RESET:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_LORA_RESET:control_7\,
            control_6 => \Control_Reg_LORA_RESET:control_6\,
            control_5 => \Control_Reg_LORA_RESET:control_5\,
            control_4 => \Control_Reg_LORA_RESET:control_4\,
            control_3 => \Control_Reg_LORA_RESET:control_3\,
            control_2 => \Control_Reg_LORA_RESET:control_2\,
            control_1 => \Control_Reg_LORA_RESET:control_1\,
            control_0 => Net_2698,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_MOTOR:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_MOTOR:control_7\,
            control_6 => \Control_Reg_MOTOR:control_6\,
            control_5 => \Control_Reg_MOTOR:control_5\,
            control_4 => \Control_Reg_MOTOR:control_4\,
            control_3 => \Control_Reg_MOTOR:control_3\,
            control_2 => \Control_Reg_MOTOR:control_2\,
            control_1 => \Control_Reg_MOTOR:control_1\,
            control_0 => Net_1020,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_SYS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_SYS:control_7\,
            control_6 => \Control_Reg_SYS:control_6\,
            control_5 => \Control_Reg_SYS:control_5\,
            control_4 => \Control_Reg_SYS:control_4\,
            control_3 => \Control_Reg_SYS:control_3\,
            control_2 => Net_547,
            control_1 => Net_535,
            control_0 => Net_533,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_WS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Control_Reg_WS:control_7\,
            control_6 => \Control_Reg_WS:control_6\,
            control_5 => \Control_Reg_WS:control_5\,
            control_4 => \Control_Reg_WS:control_4\,
            control_3 => \Control_Reg_WS:control_3\,
            control_2 => \Control_Reg_WS:control_2\,
            control_1 => \Control_Reg_WS:control_1\,
            control_0 => Net_2643,
            busclk => ClockBlock_BUS_CLK);

    \Counter_LED:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_2472,
            cmp => \Counter_LED:Net_47\,
            irq => \Counter_LED:Net_42\);

    \FreqDiv_TORQUESTAT:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:count_0\,
            clock_0 => CLK_100Hz,
            main_0 => \FreqDiv_TORQUESTAT:not_last_reset\);

    \FreqDiv_TORQUESTAT:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:count_1\,
            clock_0 => CLK_100Hz,
            main_0 => \FreqDiv_TORQUESTAT:not_last_reset\,
            main_1 => \FreqDiv_TORQUESTAT:count_0\);

    \FreqDiv_TORQUESTAT:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:count_2\,
            clock_0 => CLK_100Hz,
            main_0 => \FreqDiv_TORQUESTAT:not_last_reset\,
            main_1 => \FreqDiv_TORQUESTAT:count_1\,
            main_2 => \FreqDiv_TORQUESTAT:count_0\);

    \FreqDiv_TORQUESTAT:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:count_3\,
            clock_0 => CLK_100Hz,
            main_0 => \FreqDiv_TORQUESTAT:not_last_reset\,
            main_1 => \FreqDiv_TORQUESTAT:count_2\,
            main_2 => \FreqDiv_TORQUESTAT:count_1\,
            main_3 => \FreqDiv_TORQUESTAT:count_0\);

    \FreqDiv_TORQUESTAT:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:count_4\,
            clock_0 => CLK_100Hz,
            main_0 => \FreqDiv_TORQUESTAT:not_last_reset\,
            main_1 => \FreqDiv_TORQUESTAT:count_3\,
            main_2 => \FreqDiv_TORQUESTAT:count_2\,
            main_3 => \FreqDiv_TORQUESTAT:count_1\,
            main_4 => \FreqDiv_TORQUESTAT:count_0\);

    \FreqDiv_TORQUESTAT:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \FreqDiv_TORQUESTAT:not_last_reset\,
            clock_0 => CLK_100Hz);

    \I2C_COULOMB:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_COULOMB:Net_1109_0\,
            sda_in => \I2C_COULOMB:Net_1109_1\,
            scl_out => \I2C_COULOMB:Net_643_0\,
            sda_out => \I2C_COULOMB:sda_x_wire\,
            interrupt => \I2C_COULOMB:Net_697\);

    \I2C_COULOMB:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_COULOMB:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \PGA_ASTIM:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_ASTIM:Net_41\);

    \PWM_MOTOR_PAN:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_MOTOR_PAN:Net_63\,
            cmp => Net_2206,
            irq => \PWM_MOTOR_PAN:Net_54\);

    \PWM_MOTOR_TILT:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_MOTOR_TILT:Net_63\,
            cmp => Net_2199,
            irq => \PWM_MOTOR_TILT:Net_54\);

    \QuadDec_PAN:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_PAN:Net_1203\);

    \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\,
            main_0 => \QuadDec_PAN:Net_1203\,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:overflow\,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:overflow\,
            main_2 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\);

    \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => CLK_20MHz,
            cs_addr_2 => \QuadDec_PAN:Net_1251\,
            cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => CLK_20MHz,
            cs_addr_2 => \QuadDec_PAN:Net_1251\,
            cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_PAN:Cnt16:CounterUDB:underflow\,
            f0_comb => \QuadDec_PAN:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => CLK_20MHz,
            control_7 => \QuadDec_PAN:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_PAN:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_PAN:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_PAN:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_PAN:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_PAN:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_PAN:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_PAN:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            reset => \QuadDec_PAN:Net_1260\,
            clock => CLK_20MHz,
            status_6 => \QuadDec_PAN:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_PAN:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_PAN:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_PAN:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\,
            status_0 => \QuadDec_PAN:Cnt16:CounterUDB:status_0\);

    \QuadDec_PAN:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_PAN:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_PAN:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1203\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_PAN:bQuadDec:error\,
            main_3 => \QuadDec_PAN:bQuadDec:state_1\,
            main_4 => \QuadDec_PAN:bQuadDec:state_0\,
            main_5 => \QuadDec_PAN:Net_1203_split\);

    \QuadDec_PAN:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1203_split\,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:Net_1203\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_PAN:bQuadDec:error\,
            main_5 => \QuadDec_PAN:bQuadDec:state_1\,
            main_6 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1251\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Net_1251\,
            main_1 => \QuadDec_PAN:Net_1260\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_PAN:bQuadDec:error\,
            main_5 => \QuadDec_PAN:bQuadDec:state_1\,
            main_6 => \QuadDec_PAN:bQuadDec:state_0\,
            main_7 => \QuadDec_PAN:Net_1251_split\);

    \QuadDec_PAN:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1251_split\,
            main_0 => \QuadDec_PAN:Net_1251\,
            main_1 => \QuadDec_PAN:Net_1260\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_PAN:bQuadDec:error\,
            main_5 => \QuadDec_PAN:bQuadDec:state_1\,
            main_6 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1260\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:bQuadDec:error\,
            main_2 => \QuadDec_PAN:bQuadDec:state_1\,
            main_3 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_PAN:Net_1275\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\);

    \QuadDec_PAN:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_PAN:Net_530\,
            main_0 => \QuadDec_PAN:Net_1275\,
            main_1 => \QuadDec_PAN:Net_1251\,
            main_2 => \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_PAN:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_PAN:Net_611\,
            main_0 => \QuadDec_PAN:Net_1275\,
            main_1 => \QuadDec_PAN:Net_1251\,
            main_2 => \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_PAN:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111")
        PORT MAP(
            clock => CLK_20MHz,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_PAN:bQuadDec:error\,
            status_2 => \QuadDec_PAN:Net_1260\,
            status_1 => \QuadDec_PAN:Net_611\,
            status_0 => \QuadDec_PAN:Net_530\,
            interrupt => Net_1171);

    \QuadDec_PAN:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_PAN:bQuadDec:error\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:error\,
            main_4 => \QuadDec_PAN:bQuadDec:state_1\,
            main_5 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_0 => Net_1168_SYNCOUT,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_0 => Net_1169_SYNCOUT,
            clock_0 => CLK_20MHz);

    \QuadDec_PAN:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_PAN:bQuadDec:state_0\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:error\,
            main_4 => \QuadDec_PAN:bQuadDec:state_1\,
            main_5 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_PAN:bQuadDec:state_1\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_PAN:Net_1260\,
            main_1 => \QuadDec_PAN:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_PAN:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_PAN:bQuadDec:error\,
            main_4 => \QuadDec_PAN:bQuadDec:state_1\,
            main_5 => \QuadDec_PAN:bQuadDec:state_0\);

    \QuadDec_PAN:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1171,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_TILT:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_TILT:Net_1203\);

    \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\,
            main_0 => \QuadDec_TILT:Net_1203\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:overflow\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:overflow\,
            main_2 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\);

    \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => CLK_20MHz,
            cs_addr_2 => \QuadDec_TILT:Net_1251\,
            cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => CLK_20MHz,
            cs_addr_2 => \QuadDec_TILT:Net_1251\,
            cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_TILT:Cnt16:CounterUDB:underflow\,
            f0_comb => \QuadDec_TILT:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => CLK_20MHz,
            control_7 => \QuadDec_TILT:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_TILT:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_TILT:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_TILT:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_TILT:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_TILT:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_TILT:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_TILT:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            reset => \QuadDec_TILT:Net_1260\,
            clock => CLK_20MHz,
            status_6 => \QuadDec_TILT:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_TILT:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_TILT:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_TILT:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\,
            status_0 => \QuadDec_TILT:Cnt16:CounterUDB:status_0\);

    \QuadDec_TILT:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_TILT:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_TILT:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1203\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_TILT:bQuadDec:error\,
            main_3 => \QuadDec_TILT:bQuadDec:state_1\,
            main_4 => \QuadDec_TILT:bQuadDec:state_0\,
            main_5 => \QuadDec_TILT:Net_1203_split\);

    \QuadDec_TILT:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1203_split\,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:Net_1203\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_TILT:bQuadDec:error\,
            main_5 => \QuadDec_TILT:bQuadDec:state_1\,
            main_6 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1251\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Net_1251\,
            main_1 => \QuadDec_TILT:Net_1260\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_TILT:bQuadDec:error\,
            main_5 => \QuadDec_TILT:bQuadDec:state_1\,
            main_6 => \QuadDec_TILT:bQuadDec:state_0\,
            main_7 => \QuadDec_TILT:Net_1251_split\);

    \QuadDec_TILT:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1251_split\,
            main_0 => \QuadDec_TILT:Net_1251\,
            main_1 => \QuadDec_TILT:Net_1260\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_TILT:bQuadDec:error\,
            main_5 => \QuadDec_TILT:bQuadDec:state_1\,
            main_6 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1260\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:bQuadDec:error\,
            main_2 => \QuadDec_TILT:bQuadDec:state_1\,
            main_3 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \QuadDec_TILT:Net_1275\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\);

    \QuadDec_TILT:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_TILT:Net_530\,
            main_0 => \QuadDec_TILT:Net_1275\,
            main_1 => \QuadDec_TILT:Net_1251\,
            main_2 => \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_TILT:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \QuadDec_TILT:Net_611\,
            main_0 => \QuadDec_TILT:Net_1275\,
            main_1 => \QuadDec_TILT:Net_1251\,
            main_2 => \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_TILT:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111")
        PORT MAP(
            clock => CLK_20MHz,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_TILT:bQuadDec:error\,
            status_2 => \QuadDec_TILT:Net_1260\,
            status_1 => \QuadDec_TILT:Net_611\,
            status_0 => \QuadDec_TILT:Net_530\,
            interrupt => Net_1788);

    \QuadDec_TILT:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:error\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:error\,
            main_4 => \QuadDec_TILT:bQuadDec:state_1\,
            main_5 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_A_delayed_0\,
            main_0 => Net_1782_SYNCOUT,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_A_delayed_1\,
            main_0 => \QuadDec_TILT:bQuadDec:quad_A_delayed_0\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_A_delayed_2\,
            main_0 => \QuadDec_TILT:bQuadDec:quad_A_delayed_1\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_TILT:bQuadDec:quad_A_filt\);

    \QuadDec_TILT:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_B_delayed_0\,
            main_0 => Net_1783_SYNCOUT,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_B_delayed_1\,
            main_0 => \QuadDec_TILT:bQuadDec:quad_B_delayed_0\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_B_delayed_2\,
            main_0 => \QuadDec_TILT:bQuadDec:quad_B_delayed_1\,
            clock_0 => CLK_20MHz);

    \QuadDec_TILT:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_TILT:bQuadDec:quad_B_filt\);

    \QuadDec_TILT:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:state_0\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:error\,
            main_4 => \QuadDec_TILT:bQuadDec:state_1\,
            main_5 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDec_TILT:bQuadDec:state_1\,
            clock_0 => CLK_20MHz,
            main_0 => \QuadDec_TILT:Net_1260\,
            main_1 => \QuadDec_TILT:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_TILT:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_TILT:bQuadDec:error\,
            main_4 => \QuadDec_TILT:bQuadDec:state_1\,
            main_5 => \QuadDec_TILT:bQuadDec:state_0\);

    \QuadDec_TILT:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1788,
            clock => ClockBlock_BUS_CLK);

    \Status_Reg_BUTTON:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => Net_678_SYNCOUT,
            status_1 => Net_677_SYNCOUT,
            status_0 => Net_1368_SYNCOUT);

    \Status_Reg_MOTORS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_2266_SYNCOUT,
            status_0 => Net_2265_SYNCOUT);

    \Status_Reg_SYS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_2138_SYNCOUT,
            status_2 => Net_1253_SYNCOUT,
            status_1 => Net_1252_SYNCOUT,
            status_0 => Net_1251_SYNCOUT);

    \UART_USB:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \UART_USB:BUART:counter_load_not\,
            main_0 => \UART_USB:BUART:tx_state_1\,
            main_1 => \UART_USB:BUART:tx_state_0\,
            main_2 => \UART_USB:BUART:tx_state_2\,
            main_3 => \UART_USB:BUART:tx_bitclk\);

    \UART_USB:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \UART_USB:BUART:rx_address_detected\,
            clock_0 => \UART_USB:Net_9\);

    \UART_USB:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \UART_USB:BUART:rx_bitclk_enable\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_count_2\,
            main_1 => \UART_USB:BUART:rx_count_1\,
            main_2 => \UART_USB:BUART:rx_count_0\);

    \UART_USB:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_counter_load\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_state_3\,
            main_3 => \UART_USB:BUART:rx_state_2\);

    \UART_USB:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_last\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => Net_376_SYNCOUT);

    \UART_USB:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_load_fifo\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_bitclk_enable\,
            main_3 => \UART_USB:BUART:rx_state_3\,
            main_4 => \UART_USB:BUART:rx_state_2\,
            main_5 => \UART_USB:BUART:rx_count_6\,
            main_6 => \UART_USB:BUART:rx_count_5\,
            main_7 => \UART_USB:BUART:rx_count_4\);

    \UART_USB:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_0 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_state_0\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_bitclk_enable\,
            main_3 => \UART_USB:BUART:rx_state_3\,
            main_4 => \UART_USB:BUART:rx_state_2\,
            main_5 => \UART_USB:BUART:rx_count_6\,
            main_6 => \UART_USB:BUART:rx_count_5\,
            main_7 => \UART_USB:BUART:rx_count_4\,
            main_8 => Net_376_SYNCOUT);

    \UART_USB:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_0 * main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_state_2\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_bitclk_enable\,
            main_3 => \UART_USB:BUART:rx_state_3\,
            main_4 => \UART_USB:BUART:rx_state_2\,
            main_5 => \UART_USB:BUART:rx_count_6\,
            main_6 => \UART_USB:BUART:rx_count_5\,
            main_7 => \UART_USB:BUART:rx_count_4\,
            main_8 => \UART_USB:BUART:rx_last\,
            main_9 => Net_376_SYNCOUT);

    \UART_USB:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_state_3\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_bitclk_enable\,
            main_3 => \UART_USB:BUART:rx_state_3\,
            main_4 => \UART_USB:BUART:rx_state_2\,
            main_5 => \UART_USB:BUART:rx_count_6\,
            main_6 => \UART_USB:BUART:rx_count_5\,
            main_7 => \UART_USB:BUART:rx_count_4\);

    \UART_USB:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \UART_USB:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_state_3\,
            main_3 => \UART_USB:BUART:rx_state_2\);

    \UART_USB:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0 * !main_5)")
        PORT MAP(
            q => \UART_USB:BUART:rx_status_3\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:rx_address_detected\,
            main_1 => \UART_USB:BUART:rx_state_0\,
            main_2 => \UART_USB:BUART:rx_bitclk_enable\,
            main_3 => \UART_USB:BUART:rx_state_3\,
            main_4 => \UART_USB:BUART:rx_state_2\,
            main_5 => Net_376_SYNCOUT);

    \UART_USB:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_USB:BUART:rx_status_4\,
            main_0 => \UART_USB:BUART:rx_load_fifo\,
            main_1 => \UART_USB:BUART:rx_fifofull\);

    \UART_USB:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_USB:BUART:rx_status_5\,
            main_0 => \UART_USB:BUART:rx_fifonotempty\,
            main_1 => \UART_USB:BUART:rx_state_stop1_reg\);

    \UART_USB:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110001",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \UART_USB:Net_9\,
            reset => open,
            load => \UART_USB:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_USB:BUART:rx_count_6\,
            count_5 => \UART_USB:BUART:rx_count_5\,
            count_4 => \UART_USB:BUART:rx_count_4\,
            count_3 => \UART_USB:BUART:rx_count_3\,
            count_2 => \UART_USB:BUART:rx_count_2\,
            count_1 => \UART_USB:BUART:rx_count_1\,
            count_0 => \UART_USB:BUART:rx_count_0\,
            tc => \UART_USB:BUART:rx_count7_tc\);

    \UART_USB:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \UART_USB:Net_9\,
            cs_addr_2 => \UART_USB:BUART:rx_address_detected\,
            cs_addr_1 => \UART_USB:BUART:rx_state_0\,
            cs_addr_0 => \UART_USB:BUART:rx_bitclk_enable\,
            route_si => Net_376_SYNCOUT,
            f0_load => \UART_USB:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_USB:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_USB:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_USB:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \UART_USB:Net_9\,
            status_6 => open,
            status_5 => \UART_USB:BUART:rx_status_5\,
            status_4 => \UART_USB:BUART:rx_status_4\,
            status_3 => \UART_USB:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_USB:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \UART_USB:Net_9\,
            cs_addr_2 => \UART_USB:BUART:tx_state_1\,
            cs_addr_1 => \UART_USB:BUART:tx_state_0\,
            cs_addr_0 => \UART_USB:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_USB:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_USB:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_USB:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_USB:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            reset => open,
            clock => \UART_USB:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_USB:BUART:tx_fifo_notfull\,
            status_2 => \UART_USB:BUART:tx_status_2\,
            status_1 => \UART_USB:BUART:tx_fifo_empty\,
            status_0 => \UART_USB:BUART:tx_status_0\);

    \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \UART_USB:Net_9\,
            cs_addr_0 => \UART_USB:BUART:counter_load_not\,
            cl0_comb => \UART_USB:BUART:tx_bitclk_dp\,
            cl1_comb => \UART_USB:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_USB:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART_USB:BUART:tx_bitclk\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:tx_bitclk_dp\);

    \UART_USB:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART_USB:BUART:tx_bitclk_enable_pre\,
            main_0 => \UART_USB:BUART:tx_bitclk_dp\);

    \UART_USB:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \UART_USB:BUART:tx_state_0\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:tx_state_1\,
            main_1 => \UART_USB:BUART:tx_state_0\,
            main_2 => \UART_USB:BUART:tx_fifo_empty\,
            main_3 => \UART_USB:BUART:tx_state_2\,
            main_4 => \UART_USB:BUART:tx_bitclk\);

    \UART_USB:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \UART_USB:BUART:tx_state_1\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:tx_state_1\,
            main_1 => \UART_USB:BUART:tx_state_0\,
            main_2 => \UART_USB:BUART:tx_state_2\,
            main_3 => \UART_USB:BUART:tx_bitclk\,
            main_4 => \UART_USB:BUART:tx_counter_dp\);

    \UART_USB:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \UART_USB:BUART:tx_state_2\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:tx_state_1\,
            main_1 => \UART_USB:BUART:tx_state_0\,
            main_2 => \UART_USB:BUART:tx_state_2\,
            main_3 => \UART_USB:BUART:tx_bitclk\,
            main_4 => \UART_USB:BUART:tx_counter_dp\);

    \UART_USB:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \UART_USB:BUART:tx_status_0\,
            main_0 => \UART_USB:BUART:tx_state_1\,
            main_1 => \UART_USB:BUART:tx_state_0\,
            main_2 => \UART_USB:BUART:tx_fifo_empty\,
            main_3 => \UART_USB:BUART:tx_state_2\,
            main_4 => \UART_USB:BUART:tx_bitclk\);

    \UART_USB:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART_USB:BUART:tx_status_2\,
            main_0 => \UART_USB:BUART:tx_fifo_notfull\);

    \UART_USB:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UART_USB:BUART:txn\,
            clock_0 => \UART_USB:Net_9\,
            main_0 => \UART_USB:BUART:txn\,
            main_1 => \UART_USB:BUART:tx_state_1\,
            main_2 => \UART_USB:BUART:tx_state_0\,
            main_3 => \UART_USB:BUART:tx_shift_out\,
            main_4 => \UART_USB:BUART:tx_state_2\,
            main_5 => \UART_USB:BUART:tx_bitclk\,
            main_6 => \UART_USB:BUART:tx_counter_dp\);

    \VDAC8_ANAPOS:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \WaveDAC8:BuffAmp:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \WaveDAC8:Net_107\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \WaveDAC8:Net_107\,
            main_0 => \WaveDAC8:Net_134\,
            main_1 => \WaveDAC8:Net_279_local\);

    \WaveDAC8:Net_134\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \WaveDAC8:Net_134\,
            main_0 => Net_2643,
            clock_0 => \WaveDAC8:Net_279\);

    \WaveDAC8:Net_183\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \WaveDAC8:Net_183\,
            main_0 => \WaveDAC8:Net_134\,
            main_1 => \WaveDAC8:Net_279_local\);

    \WaveDAC8:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \WaveDAC8:Net_279_local\);

    \WaveDAC8:Wave1_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \WaveDAC8:Net_183\,
            termin => '0',
            termout => Net_2645,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC8:Wave2_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \WaveDAC8:Net_107\,
            termin => '0',
            termout => Net_2646,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ZERO__);

    cydff_1:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => cydff_1,
            clock_0 => CLK_100Hz);

    isr_BUTTON:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_1368,
            clock => ClockBlock_BUS_CLK);

    isr_CLU_EXEC:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_100Hz_local,
            clock => ClockBlock_BUS_CLK);

    isr_CTRL:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_1500Hz_local,
            clock => ClockBlock_BUS_CLK);

    isr_EVENTS_IDENTIF:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_100Hz_local,
            clock => ClockBlock_BUS_CLK);

    isr_FAULT_CTRL:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_25Hz,
            clock => ClockBlock_BUS_CLK);

    isr_LIMIT_CTRL:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_100Hz_local,
            clock => ClockBlock_BUS_CLK);

    isr_TORQUESTAT:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2785,
            clock => ClockBlock_BUS_CLK);

    isr_Ticks:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CLK_100Hz_local,
            clock => ClockBlock_BUS_CLK);

    nBUTTON_CCW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "f299cea4-eae8-44f1-9f96-9f818cb3852e",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    nBUTTON_CCW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "nBUTTON_CCW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => nBUTTON_CCW(0)__PA,
            oe => open,
            fb => Net_678,
            pad_in => nBUTTON_CCW(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    nBUTTON_CCW(0)_SYNC:synccell
        PORT MAP(
            in => Net_678,
            out => Net_678_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    nBUTTON_CW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0025a344-f123-4259-8def-63d1d4896827",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    nBUTTON_CW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "nBUTTON_CW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => nBUTTON_CW(0)__PA,
            oe => open,
            fb => Net_677,
            pad_in => nBUTTON_CW(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    nBUTTON_CW(0)_SYNC:synccell
        PORT MAP(
            in => Net_677,
            out => Net_677_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    nBUTTON_PUSH:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5d2c3560-86fd-457e-9ff6-08d703fb68be",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    nBUTTON_PUSH(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "nBUTTON_PUSH",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => nBUTTON_PUSH(0)__PA,
            oe => open,
            fb => Net_1368,
            pad_in => nBUTTON_PUSH(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    nBUTTON_PUSH(0)_SYNC:synccell
        PORT MAP(
            in => Net_1368,
            out => Net_1368_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
