
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105188                       # Number of seconds simulated
sim_ticks                                105188131155                       # Number of ticks simulated
final_tick                               633132247167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165809                       # Simulator instruction rate (inst/s)
host_op_rate                                   209569                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5279860                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906588                       # Number of bytes of host memory used
host_seconds                                 19922.52                       # Real time elapsed on the host
sim_insts                                  3303335701                       # Number of instructions simulated
sim_ops                                    4175139579                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1142912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2220160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       536832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3904640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1704576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1704576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4194                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30505                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13317                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13317                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10865408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21106564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5103542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37120538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16205022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16205022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16205022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10865408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21106564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5103542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53325560                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663414                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894561                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8481474                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118711                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91530                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199010270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116095810                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582004                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4888791                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190252                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012959                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231622136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207436157     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161631      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772137      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420136      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484024      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076552      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183977      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735231      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352291      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231622136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460242                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196733802                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7184114                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24121695                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3536852                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409570                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142236448                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3536852                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197290148                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361925                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4419092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23620371                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393747                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142146308                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1301                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315631                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1158                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661554331                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661554331                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787741                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39112                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22443                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050215                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13493619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131248                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665819                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141951164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134637928                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38341574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231622136                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174639216     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274075     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020851      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9024901      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022239      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824440      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793096      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908828      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114490      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231622136                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24111     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86904     36.63%     46.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126221     53.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112798753     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088497      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388633      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345376      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134637928                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501162035                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158132019                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132621934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134875164                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       316029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2225748                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3536852                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1089057                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128077                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141990264                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13493619                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22431                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315564                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132812470                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682908                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026692                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772877                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343784                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132622130                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132621934                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76337031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204468134                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19094424                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228085284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387930                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177799903     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810388     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413186      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546537      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782172      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248896      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888748      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841604      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753850      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228085284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753850                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367329913                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287534059                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20627580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598601349                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184022383                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132386157                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21588600                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17582452                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1930022                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8693488                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8191695                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2253651                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87834                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195010835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121453603                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21588600                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10445346                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25666637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5751977                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8932863                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11928113                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1928041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233402629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207735992     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2748662      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2156405      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2322284      0.99%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1968315      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1107097      0.47%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          760241      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1952261      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12651372      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233402629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481482                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192700873                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11282020                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25519390                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       114647                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3785697                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3679884                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6594                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146594232                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3785697                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192960789                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        7814875                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2320503                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25378045                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1142718                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146377715                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1431                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        435311                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       563342                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        18016                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204863683                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    682165249                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    682165249                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170000666                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34863013                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33390                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17155                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3628270                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14058199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7900786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       294809                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1726447                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145858809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33387                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138492461                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        81768                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20250347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41623184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          915                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233402629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298723                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174952321     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24653434     10.56%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12448962      5.33%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8053256      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6637795      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2604000      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3213414      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       785905      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        53542      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233402629                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         971446     75.51%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        145697     11.32%     86.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169430     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114859874     82.94%     82.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2029729      1.47%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16235      0.01%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13728027      9.91%     94.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7858596      5.67%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138492461                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549029                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1286573                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009290                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    511755890                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166143246                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134648502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139779034                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       151510                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1815409                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          704                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134719                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          539                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3785697                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        7064232                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       301035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145892196                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14058199                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7900786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        235211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          704                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1152493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226304                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135883076                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13597210                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2609383                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21455367                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19398383                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7858157                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.538685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134651009                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134648502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79987872                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215498822                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.533790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371175                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100893906                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123567772                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22334494                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1952536                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229616932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391219                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179379111     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23546835     10.25%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10923736      4.76%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4865357      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3690429      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1559717      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1545249      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1106385      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3000113      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229616932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100893906                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123567772                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20008851                       # Number of memory references committed
system.switch_cpus1.commit.loads             12242788                       # Number of loads committed
system.switch_cpus1.commit.membars              16236                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17732561                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111200041                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2443971                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3000113                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372519085                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295590299                       # The number of ROB writes
system.switch_cpus1.timesIdled                2876325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18847087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100893906                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123567772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100893906                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.500148                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.500148                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399976                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399976                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       614292814                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185573607                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139197637                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32472                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22828456                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18502722                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101200                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8968416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8611167                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2474298                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98581                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197455890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127393213                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22828456                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11085465                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28012319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6435683                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3677447                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12203787                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2093657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233453064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.670243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205440745     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1940780      0.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3532806      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3275231      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2097672      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1700739      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          979633      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1017653      0.44%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13467805      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233453064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090499                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.505028                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195437100                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5719960                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27944955                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49108                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4301935                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3965681                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5473                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156291664                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        43281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4301935                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195946399                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1284116                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3276883                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27454325                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1189401                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156157258                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        199350                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       511536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221457602                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    727461809                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    727461809                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182027997                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39429605                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35845                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17922                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4386704                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14738663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7627446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86428                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1708711                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155136438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146371009                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       123543                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23614960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49907412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    233453064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626983                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.300088                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    170367743     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26674996     11.43%     84.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14356352      6.15%     90.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7312965      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8676652      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2814255      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2634489      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465299      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150313      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233453064                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         440707     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154105     20.80%     80.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       146005     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123088128     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097763      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17923      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13564030      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7603165      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146371009                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580262                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             740817                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005061                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    527059442                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178787470                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143218627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147111826                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286715                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2872116                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       110002                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4301935                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         868397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121761                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155172282                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14738663                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7627446                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17922                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        105541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1111520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286729                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144274943                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13085362                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2096066                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20688360                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20360288                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7602998                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571953                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143218668                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143218627                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82616806                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230268515                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358785                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106012864                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130533090                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24639542                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2122611                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229151129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569638                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    174181156     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25306166     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13124107      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4216769      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5795640      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1942415      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1125287      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994666      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2464923      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229151129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106012864                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130533090                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19383991                       # Number of memory references committed
system.switch_cpus2.commit.loads             11866547                       # Number of loads committed
system.switch_cpus2.commit.membars              17922                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18841046                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117600321                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2692255                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2464923                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381858838                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314647239                       # The number of ROB writes
system.switch_cpus2.timesIdled                3059234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18796652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106012864                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130533090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106012864                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.379426                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.379426                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420270                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420270                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648911232                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200395163                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144287683                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35844                       # number of misc regfile writes
system.l20.replacements                          8942                       # number of replacements
system.l20.tagsinuse                     10239.979820                       # Cycle average of tags in use
system.l20.total_refs                          552198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19182                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.787301                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.031797                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.060785                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.411905                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374029                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43679                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25500                       # number of Writeback hits
system.l20.Writeback_hits::total                25500                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43679                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l20.overall_hits::total                  43679                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8926                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8939                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8929                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8942                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8929                       # number of overall misses
system.l20.overall_misses::total                 8942                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2021432792                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2024333235                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2022097430                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2024997873                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2022097430                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2024997873                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52605                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52618                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25500                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25500                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169680                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169885                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169727                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169932                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169727                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169932                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226465.694824                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226460.816087                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226464.041886                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226459.167189                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226464.041886                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226459.167189                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5908                       # number of writebacks
system.l20.writebacks::total                     5908                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8926                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8939                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8929                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8942                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8929                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8942                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1468837589                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1470934213                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1469316603                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1471413227                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1469316603                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1471413227                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169680                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169885                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169932                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169932                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164557.202442                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164552.434612                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164555.560869                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164550.797025                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164555.560869                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164550.797025                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17355                       # number of replacements
system.l21.tagsinuse                     10239.998404                       # Cycle average of tags in use
system.l21.total_refs                          686664                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27595                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.883638                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.740424                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.398692                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5835.355454                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4387.503834                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000430                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.569859                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.428467                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        79577                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  79577                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18556                       # number of Writeback hits
system.l21.Writeback_hits::total                18556                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        79577                       # number of demand (read+write) hits
system.l21.demand_hits::total                   79577                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        79577                       # number of overall hits
system.l21.overall_hits::total                  79577                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17345                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17345                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17345                       # number of overall misses
system.l21.overall_misses::total                17355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2371838                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4138510605                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4140882443                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2371838                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4138510605                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4140882443                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2371838                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4138510605                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4140882443                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        96922                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              96932                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18556                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18556                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        96922                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               96932                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        96922                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              96932                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178958                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.179043                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178958                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179043                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178958                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179043                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 237183.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 238599.631306                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 238598.815500                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 237183.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 238599.631306                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 238598.815500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 237183.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 238599.631306                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 238598.815500                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4227                       # number of writebacks
system.l21.writebacks::total                     4227                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17345                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17345                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17345                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752914                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3064890818                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3066643732                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1752914                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3064890818                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3066643732                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1752914                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3064890818                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3066643732                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178958                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.179043                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178958                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179043                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178958                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179043                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175291.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 176701.690285                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 176700.877672                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 175291.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 176701.690285                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 176700.877672                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 175291.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 176701.690285                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 176700.877672                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4208                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          398542                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16496                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.159918                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          518.545595                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.683452                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2054.744583                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9702.026371                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042199                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001032                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167216                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789553                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37164                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37164                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11155                       # number of Writeback hits
system.l22.Writeback_hits::total                11155                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37164                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37164                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37164                       # number of overall hits
system.l22.overall_hits::total                  37164                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4194                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4208                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4194                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4208                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4194                       # number of overall misses
system.l22.overall_misses::total                 4208                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2929044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    991183940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      994112984                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2929044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    991183940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       994112984                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2929044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    991183940                       # number of overall miss cycles
system.l22.overall_miss_latency::total      994112984                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41358                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41372                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11155                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11155                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41358                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41372                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41358                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41372                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101407                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101711                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101407                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101711                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101407                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101711                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236333.795899                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236243.579848                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236333.795899                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236243.579848                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236333.795899                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236243.579848                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3182                       # number of writebacks
system.l22.writebacks::total                     3182                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4194                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4208                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4194                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4208                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4194                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4208                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    731570857                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    733633829                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    731570857                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    733633829                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    731570857                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    733633829                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101711                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101711                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101711                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174432.726991                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174342.639971                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 174432.726991                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174342.639971                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 174432.726991                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174342.639971                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996193                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012197857                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.669371                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190235                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190252                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190252                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190252                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190252                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3250.609545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185004                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185004                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757115                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757115                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757115                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3057                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17002918217                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17002918217                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    591035889                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    591035889                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17593954106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17593954106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17593954106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17593954106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113768.422082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113768.422082                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 193338.530913                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 193338.530913                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115363.382528                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115363.382528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115363.382528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115363.382528                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1212810                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 110255.454545                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25500                       # number of writebacks
system.cpu0.dcache.writebacks::total            25500                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4963400108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4963400108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4964089646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4964089646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4964089646                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4964089646                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94352.249938                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94352.249938                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94359.976543                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94359.976543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94359.976543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94359.976543                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.791851                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008622803                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1843917.372943                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.791851                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015692                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876269                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11928102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11928102                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11928102                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11928102                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11928102                       # number of overall hits
system.cpu1.icache.overall_hits::total       11928102                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2827315                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2827315                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2827315                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2827315                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2827315                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2827315                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11928113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11928113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11928113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11928113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11928113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11928113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 257028.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 257028.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 257028.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 257028.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 257028.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 257028.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2460038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2460038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2460038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2460038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2460038                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2460038                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 246003.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 246003.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 246003.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 246003.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 246003.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 246003.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96922                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190590476                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97178                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1961.251271                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.609776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.390224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10467495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10467495                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7733434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7733434                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16863                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16236                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18200929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18200929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18200929                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18200929                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       401948                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       401948                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       402018                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        402018                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       402018                       # number of overall misses
system.cpu1.dcache.overall_misses::total       402018                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  41969015735                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41969015735                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8073529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8073529                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  41977089264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41977089264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  41977089264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41977089264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10869443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10869443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7733504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7733504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16236                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16236                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18602947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18602947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18602947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18602947                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036980                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036980                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021610                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021610                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021610                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021610                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104414.042948                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104414.042948                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 115336.128571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115336.128571                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104415.944719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104415.944719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104415.944719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104415.944719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18556                       # number of writebacks
system.cpu1.dcache.writebacks::total            18556                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       305026                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       305026                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       305096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       305096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       305096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       305096                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96922                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96922                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96922                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9597555810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9597555810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9597555810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9597555810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9597555810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9597555810                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99023.501475                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99023.501475                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99023.501475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99023.501475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99023.501475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99023.501475                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011953298                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185644.272138                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12203771                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12203771                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12203771                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12203771                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12203771                       # number of overall hits
system.cpu2.icache.overall_hits::total       12203771                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3590662                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3590662                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3590662                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3590662                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3590662                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3590662                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12203787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12203787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12203787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12203787                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12203787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12203787                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 224416.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 224416.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 224416.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3059444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3059444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3059444                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 218531.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41358                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169035262                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41614                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4061.980632                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.723265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.276735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.909075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.090925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9830886                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9830886                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7483399                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7483399                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17314285                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17314285                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17314285                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17314285                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       124399                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       124399                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       124399                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        124399                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       124399                       # number of overall misses
system.cpu2.dcache.overall_misses::total       124399                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13448626295                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13448626295                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13448626295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13448626295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13448626295                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13448626295                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9955285                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9955285                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7483399                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7483399                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17438684                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17438684                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17438684                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17438684                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012496                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012496                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108108.797458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108108.797458                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108108.797458                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108108.797458                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108108.797458                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108108.797458                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11155                       # number of writebacks
system.cpu2.dcache.writebacks::total            11155                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83041                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83041                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83041                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83041                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41358                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41358                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41358                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3445198982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3445198982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3445198982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3445198982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3445198982                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3445198982                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83301.875864                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83301.875864                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83301.875864                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83301.875864                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83301.875864                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83301.875864                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
