
---------- Begin Simulation Statistics ----------
final_tick                               359104252503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805876                       # Number of bytes of host memory used
host_op_rate                                    78894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.91                       # Real time elapsed on the host
host_tick_rate                               45554884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009745                       # Number of seconds simulated
sim_ticks                                  9744663500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       179078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1370823                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76970                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1406295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1019925                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1370823                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       350898                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1506833                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48738                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19967                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6488912                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4462055                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77048                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1445440                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3099249                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18996628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.888385                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.272223                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15571445     81.97%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       881672      4.64%     86.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       139325      0.73%     87.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219283      1.15%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       391989      2.06%     90.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       213371      1.12%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78895      0.42%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55208      0.29%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1445440      7.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18996628                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.948931                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.948931                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15181534                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20903158                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1188609                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2155613                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77296                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        829147                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3224998                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15682                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              370220                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1293                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1506833                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1745162                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17540062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13120407                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3074                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077316                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1811636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1068663                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.673211                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19432203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.144060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.553653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15659290     80.58%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           279601      1.44%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215014      1.11%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226805      1.17%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           326158      1.68%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387978      2.00%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495938      2.55%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109931      0.57%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1731488      8.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19432203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14832613                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8824673                       # number of floating regfile writes
system.switch_cpus.idleCycles                   57104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87076                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168163                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.974085                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3695029                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             370145                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7971956                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3314443                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       433672                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19972415                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3324884                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140491                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18984248                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          84219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        649847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77296                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        784261                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30876                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55668                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          304                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       571254                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       113272                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24092686                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18655684                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596616                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14374087                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.957227                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18688884                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17279773                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8263834                       # number of integer regfile writes
system.switch_cpus.ipc                       0.513102                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.513102                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38958      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8793027     45.98%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          215      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966985      5.06%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449207      7.58%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35275      0.18%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1316928      6.89%     65.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15451      0.08%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408871      7.37%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1351985      7.07%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1394456      7.29%     87.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       332208      1.74%     89.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1975086     10.33%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45994      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19124741                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9277185                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18350780                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8913489                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9722677                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              356572                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018645                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106900     29.98%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          62354     17.49%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83947     23.54%     71.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22808      6.40%     77.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3152      0.88%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36439     10.22%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5866      1.65%     90.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35015      9.82%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           91      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10165170                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39742284                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9742195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13345994                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19972344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19124741                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           71                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3095976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54809                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4308848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19432203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.984178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.871718                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13562673     69.79%     69.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1537430      7.91%     77.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1075951      5.54%     83.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       901345      4.64%     87.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       796263      4.10%     91.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       557985      2.87%     94.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       470774      2.42%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306503      1.58%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223279      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19432203                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.981294                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1745545                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   422                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60308                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21849                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3314443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       433672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6166721                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19489307                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12421571                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1464002                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1537368                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         640583                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        180753                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49578684                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20535369                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23794312                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2576576                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         460779                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77296                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2819388                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4379814                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15644043                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19472020                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4379132                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37526765                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40387659                       # The number of ROB writes
system.switch_cpus.timesIdled                     635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       169978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         169978                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             175999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14795                       # Transaction distribution
system.membus.trans_dist::CleanEvict           164283                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8049                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8049                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        176000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       547175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       547175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 547175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12725952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12725952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12725952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            184049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  184049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              184049                       # Request fanout histogram
system.membus.reqLayer2.occupancy           461084000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          986375250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9744663500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          353395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15293824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15385088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          195720                       # Total snoops (count)
system.tol2bus.snoopTraffic                    946880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           402897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.421889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 232919     57.81%     57.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 169978     42.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             402897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          239646500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309341498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1414500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           52                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23075                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23127                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           52                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23075                       # number of overall hits
system.l2.overall_hits::total                   23127                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          891                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       183154                       # number of demand (read+write) misses
system.l2.demand_misses::total                 184050                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          891                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       183154                       # number of overall misses
system.l2.overall_misses::total                184050                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     74050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15424848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15498898500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     74050500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15424848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15498898500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207177                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207177                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.944857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.888110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888371                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.944857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.888110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888371                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83109.427609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84217.914979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84210.260799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83109.427609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84217.914979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84210.260799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14795                       # number of writebacks
system.l2.writebacks::total                     14795                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       183154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            184045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       183154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           184045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     65140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13593328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13658468500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     65140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13593328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13658468500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.944857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.888110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888347                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.944857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.888110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888347                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73109.427609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74218.024176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74212.657231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73109.427609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74218.024176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74212.657231                       # average overall mshr miss latency
system.l2.replacements                         195720                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32736                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              481                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          481                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       153337                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        153337                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2008                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8049                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    660762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     660762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.800338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82092.495962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82092.495962                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    580272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    580272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.800338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72092.495962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72092.495962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     74050500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74050500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.944857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.944974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83109.427609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82923.292273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     65140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.944857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73109.427609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73109.427609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        21067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       175105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          175108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14764085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14764085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.892610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84315.613489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84314.168970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       175105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       175105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13013055500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13013055500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.892610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74315.727706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74315.727706                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.092173                       # Cycle average of tags in use
system.l2.tags.total_refs                      211623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    195720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.081254                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     483.271042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.037390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.995829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.312195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3560.475718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.117986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.869257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989524                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3502728                       # Number of tag accesses
system.l2.tags.data_accesses                  3502728                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        57024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11721728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11779072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        57024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       946880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          946880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       183152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              184048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14795                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14795                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5851818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1202886893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1208771550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5851818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5864954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97169081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97169081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97169081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5851818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1202886893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1305940631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    182996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001017855250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          914                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          914                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              368755                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      184044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14795                       # Number of write requests accepted
system.mem_ctrls.readBursts                    184044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2611911500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  919435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6059792750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14203.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32953.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9751                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                184044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.465611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.546772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.242838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26315     47.29%     47.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13550     24.35%     71.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5118      9.20%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3116      5.60%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1658      2.98%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1174      2.11%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          805      1.45%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      1.05%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3325      5.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     199.769147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.733280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    469.158131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           754     82.49%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           33      3.61%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           52      5.69%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           31      3.39%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           12      1.31%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      1.64%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            9      0.98%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.22%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.11%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           914                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.160832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.150060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.620354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              847     92.67%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.42%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35      3.83%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      1.42%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.55%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           914                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11768768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  945344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11778816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               946880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1207.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1208.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9744577000                       # Total gap between requests
system.mem_ctrls.avgGap                      49007.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        57024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11711744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       945344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5851818.279820539057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1201862332.136969089508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97011456.578259468079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       183153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14795                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28441250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6031351500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 231074199500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31920.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32930.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15618398.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            168661080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89637900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           599224500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35965800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     768914640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4307017470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        114955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6084376590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.380369                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    260709750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    325260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9158683750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            228658500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            121527285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           713728680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           41138820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     768914640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4279811370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        137871360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6291650655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.650889                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    319323000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    325260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9100070500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9744653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1743950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743960                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1743950                       # number of overall hits
system.cpu.icache.overall_hits::total         1743960                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1212                       # number of overall misses
system.cpu.icache.overall_misses::total          1214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92083999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92083999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92083999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92083999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1745162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1745174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1745162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1745174                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75976.896865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75851.728995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75976.896865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75851.728995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          481                       # number of writebacks
system.cpu.icache.writebacks::total               481                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     76034999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76034999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     76034999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76034999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000540                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000540                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000540                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000540                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80630.963945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80630.963945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80630.963945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80630.963945                       # average overall mshr miss latency
system.cpu.icache.replacements                    481                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1743950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743960                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92083999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92083999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1745162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1745174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75976.896865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75851.728995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     76034999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76034999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80630.963945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80630.963945                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008665                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              940871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1956.072765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3491293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3491293                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2660017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2660018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2660017                       # number of overall hits
system.cpu.dcache.overall_hits::total         2660018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       814654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         814657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       814654                       # number of overall misses
system.cpu.dcache.overall_misses::total        814657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56001292166                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56001292166                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56001292166                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56001292166                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3474671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3474675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3474671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3474675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234456                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68742.425822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68742.172676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68742.425822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68742.172676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1403612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32461                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.239949                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32736                       # number of writebacks
system.cpu.dcache.writebacks::total             32736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       608425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       608425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       608425                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       608425                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15992804167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15992804167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15992804167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15992804167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059352                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77548.764563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77548.764563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77548.764563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77548.764563                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2349692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2349693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       804527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        804530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  55289534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55289534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3154219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3154223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68723.031670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68722.775409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       608351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       608351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15295661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15295661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77969.073689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77969.073689                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    711757666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    711757666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70283.170337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70283.170337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           74                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    697143167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    697143167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69346.778773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69346.778773                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104252503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.027707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2780391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.549268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.027705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7155580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7155580                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359132747823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45623                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807184                       # Number of bytes of host memory used
host_op_rate                                    77066                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   876.76                       # Real time elapsed on the host
host_tick_rate                               32500884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028495                       # Number of seconds simulated
sim_ticks                                 28495320000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       515088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4234062                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240864                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4326328                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3118046                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4234062                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1116016                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4634224                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          144990                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67764                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19935008                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13585203                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240888                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4337678                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9114243                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     55576947                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.912106                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.297349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45278296     81.47%     81.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2642741      4.76%     86.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       435725      0.78%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       687835      1.24%     88.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1155028      2.08%     90.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       625702      1.13%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       233264      0.42%     91.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       180678      0.33%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4337678      7.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55576947                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.899688                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.899688                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      44031543                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62709180                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3599287                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6570368                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241701                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2424827                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9609763                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51479                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1209058                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4715                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4634224                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5254859                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51182013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         53231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39447661                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          227                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          483402                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081316                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5443681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3263036                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.692178                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     56867726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.175621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.581863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45512530     80.03%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           826514      1.45%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           665612      1.17%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           706256      1.24%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1031672      1.81%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1116076      1.96%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1430743      2.52%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           339738      0.60%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5238585      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56867726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42744401                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25399381                       # number of floating regfile writes
system.switch_cpus.idleCycles                  122914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       271272                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3553206                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.994847                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11098890                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1208712                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23928903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9927293                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           36                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1406633                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59795452                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9890178                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       434686                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56696991                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         241455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1931193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241701                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2314340                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88565                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       161021                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          979                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1200                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1655344                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       348047                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          979                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72030319                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55737941                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596992                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43001556                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.978019                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55841488                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52814803                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25495904                       # number of integer regfile writes
system.switch_cpus.ipc                       0.526402                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.526402                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115493      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26930501     47.14%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          874      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2765010      4.84%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4163382      7.29%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101498      0.18%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795308      6.64%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44895      0.08%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4057721      7.10%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896386      6.82%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4341037      7.60%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1091759      1.91%     89.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5687166      9.95%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140368      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57131682                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26729139                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52855380                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25661118                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27831207                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1075545                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018826                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          330200     30.70%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         182028     16.92%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248105     23.07%     70.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67936      6.32%     77.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9771      0.91%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         113154     10.52%     88.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20339      1.89%     90.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       103563      9.63%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          445      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31362595                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119506883                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30076823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41068538                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59795345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57131682                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9103381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       155633                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13281098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     56867726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.004642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.888280                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39434535     69.34%     69.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4476943      7.87%     77.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3215605      5.65%     82.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2670031      4.70%     87.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2385550      4.19%     91.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1681925      2.96%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1414677      2.49%     97.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       934131      1.64%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654329      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56867726                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.002475                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5254894                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    35                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       190887                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        81461                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9927293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1406633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18626521                       # number of misc regfile reads
system.switch_cpus.numCycles                 56990640                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36162381                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4219958                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4619708                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1747619                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        417863                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149228700                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61575463                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71517973                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7802806                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1349221                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241701                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8041124                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13134820                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45016469                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59925817                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            6                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12728236                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111045584                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120906170                       # The number of ROB writes
system.switch_cpus.timesIdled                    1423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       472701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         472701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             493134                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47761                       # Transaction distribution
system.membus.trans_dist::CleanEvict           467327                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        493133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1544843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1544843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1544843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36008896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36008896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36008896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            514877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  514877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              514877                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1338181000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2757914250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28495320000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       200108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          988525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2187                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       279680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     49869376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50149056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          561771                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3056704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1190818                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.396955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 718117     60.30%     60.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 472701     39.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1190818                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          783576000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940293000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3280999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          309                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       113862                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114171                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          309                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       113862                       # number of overall hits
system.l2.overall_hits::total                  114171                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1878                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       512998                       # number of demand (read+write) misses
system.l2.demand_misses::total                 514876                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1878                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       512998                       # number of overall misses
system.l2.overall_misses::total                514876                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    160978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42796719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42957697000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    160978000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42796719000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42957697000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629047                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629047                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.858711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.818361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.858711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.818361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85717.784878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83424.728751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83433.092628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85717.784878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83424.728751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83433.092628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47761                       # number of writebacks
system.l2.writebacks::total                     47761                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       512998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            514876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       512998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           514876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37666719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37808917000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37666719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37808917000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.858711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.818361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.818502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.858711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.818361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.818502                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75717.784878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73424.689765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73433.053784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75717.784878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73424.689765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73433.053784                       # average overall mshr miss latency
system.l2.replacements                         561771                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       152347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           152347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       152347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       152347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2183                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2183                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2183                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2183                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       426017                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        426017                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9267                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21744                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1775930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1775930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.701171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.701171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81674.484915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81674.484915                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1558490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1558490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.701171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.701171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71674.484915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71674.484915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    160978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.858711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.858711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85717.784878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85717.784878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142198000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142198000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.858711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.858711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75717.784878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75717.784878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       104595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            104595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       491254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          491254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  41020789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41020789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.824461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83502.198455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83502.198455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       491254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       491254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  36108229000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36108229000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.824461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73502.157743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73502.157743                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      879979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    565867                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.555099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     752.854094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.709137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3338.436769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.183802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.815048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10626507                       # Number of tag accesses
system.l2.tags.data_accesses                 10626507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28495320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32832000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32952192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3056704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3056704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       513000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              514878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47761                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47761                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4217956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1152189202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1156407157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4217956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4217956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107270387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107270387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107270387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4217956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1152189202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1263677544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    512561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000932904500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1045506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      514877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47761                       # Number of write requests accepted
system.mem_ctrls.readBursts                    514877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6908851500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2572195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16554582750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13429.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32179.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                514877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  295206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  167838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       153173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.904272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.396766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.293873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        72231     47.16%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35473     23.16%     70.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14369      9.38%     79.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9187      6.00%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4805      3.14%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3580      2.34%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2233      1.46%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1671      1.09%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9624      6.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       153173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.089983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.820486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    350.697074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2250     76.40%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           97      3.29%     79.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          140      4.75%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          152      5.16%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           99      3.36%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           66      2.24%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           36      1.22%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           18      0.61%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      0.41%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           16      0.54%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           15      0.51%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.10%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.17%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.17%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.17%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.14%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.14%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.10%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.10%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            4      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.217317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.203252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.708766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2650     89.98%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      1.90%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              158      5.37%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      2.21%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.34%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32924096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3056640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32952128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3056704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1155.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1156.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28495254500                       # Total gap between requests
system.mem_ctrls.avgGap                      50645.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       120192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     32803904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3056640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4217955.790635094047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1151203215.124448537827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107268140.873659253120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       512999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47761                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64813000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16489769750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 697256708250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34511.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32143.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14598871.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            506754360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            269334945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1762958820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120211380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2249582400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12609781110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        323439840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17842062855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.140112                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    730576750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    951600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26813143250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586950840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311956590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1910135640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129095820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2249582400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12332474400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        556961280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18077156970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.390383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1331290500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    951600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26212429500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    38239973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6995971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6995981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6995971                       # number of overall hits
system.cpu.icache.overall_hits::total         6995981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4052                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4050                       # number of overall misses
system.cpu.icache.overall_misses::total          4052                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    297141499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    297141499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    297141499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    297141499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7000021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7000033                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7000021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7000033                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73368.271358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73332.057996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73368.271358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73332.057996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          571                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2664                       # number of writebacks
system.cpu.icache.writebacks::total              2664                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          920                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          920                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          920                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          920                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3130                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    243606499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243606499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    243606499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243606499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77829.552396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77829.552396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77829.552396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77829.552396                       # average overall mshr miss latency
system.cpu.icache.replacements                   2664                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6995971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6995981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4052                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    297141499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    297141499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7000021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7000033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73368.271358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73332.057996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          920                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          920                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    243606499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243606499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77829.552396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77829.552396                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6999113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2234.710409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.045463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14003198                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14003198                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10701968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10701969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10701968                       # number of overall hits
system.cpu.dcache.overall_hits::total        10701969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3234767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3234770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3234767                       # number of overall misses
system.cpu.dcache.overall_misses::total       3234770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 219698385096                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 219698385096                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 219698385096                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 219698385096                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13936735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13936739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13936735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13936739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232104                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67917.839243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67917.776255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67917.839243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67917.776255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4597006                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          468                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            126907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.223423                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          234                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       185083                       # number of writebacks
system.cpu.dcache.writebacks::total            185083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2401677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2401677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2401677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2401677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833090                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  61004939098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61004939098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  61004939098                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61004939098                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059777                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73227.309292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73227.309292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73227.309292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73227.309292                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9364097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9364098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3193365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3193368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 217019649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217019649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12557462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12557466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67959.550349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67959.486505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2401332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2401332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  58386328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58386328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73717.039568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73717.039568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2678735596                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2678735596                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64700.632723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64700.632723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2618611098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618611098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63779.893757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63779.893757                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359132747823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.108954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11535061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.846083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.108952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          721                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28706570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28706570                       # Number of data accesses

---------- End Simulation Statistics   ----------
