/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port1_ahci_s1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 4:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_sata_port1_ahci_s1.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 4:45p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT1_AHCI_S1_H__
#define BCHP_SATA_PORT1_AHCI_S1_H__

/***************************************************************************
 *SATA_PORT1_AHCI_S1 - AHCI Port Section 1 Registers
 ***************************************************************************/
#define BCHP_SATA_PORT1_AHCI_S1_PxCLB            0x00181180 /* Portx Command List Base Address Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxCLBU           0x00181184 /* Portx Command List Base Address Upper 32-bits Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxFB             0x00181188 /* Portx FIS Base Address Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxFBU            0x0018118c /* Portx FIS Base Address Upper 32-bits Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxIS             0x00181190 /* Portx Interrupt Status Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxIE             0x00181194 /* Portx Interrupt Enable Register */
#define BCHP_SATA_PORT1_AHCI_S1_PxCMD            0x00181198 /* Portx Command and Status Register */
#define BCHP_SATA_PORT1_AHCI_S1_reserved29       0x0018119c /* Reserved register */

#endif /* #ifndef BCHP_SATA_PORT1_AHCI_S1_H__ */

/* End of File */
