INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/timing/xsim/allTest_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_interface
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_interface
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module rx_interface [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module tx_interface [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
