/* Generated by Yosys 0.8 (git sha1 a58571d0, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "iob-cache.v:8" *)
module iob_cache(clk, reset, valid, addr, wdata, wstrb, rdata, ready, debug, force_inv_in, force_inv_out, wtb_empty_in, wtb_empty_out, mem_valid, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_ready);
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:119" *)
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire [2:0] _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0011_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0012_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:75" *)
  wire _0013_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *)
  wire _0014_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:109" *)
  wire _0015_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *)
  wire _0016_;
  wire _0017_;
  wire _0018_;
  (* src = "iob-cache.v:153|cache-memory.v:398" *)
  wire _0019_;
  (* src = "iob-cache.v:153|cache-memory.v:385" *)
  wire [7:0] _0020_;
  (* src = "iob-cache.v:153|cache-memory.v:173" *)
  wire _0021_;
  (* src = "iob-cache.v:153|cache-memory.v:126" *)
  wire _0022_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0023_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0024_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0025_;
  (* src = "iob-cache.v:153|cache-memory.v:196" *)
  wire _0026_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0027_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0028_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0029_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0030_;
  (* src = "iob-cache.v:153|cache-memory.v:262" *)
  wire [7:0] _0031_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0032_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0033_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0034_;
  (* src = "iob-cache.v:153|cache-memory.v:422" *)
  wire _0035_;
  (* src = "iob-cache.v:153|cache-memory.v:92" *)
  wire _0036_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0037_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0038_;
  (* src = "iob-cache.v:153|cache-memory.v:196" *)
  wire _0039_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0040_;
  (* src = "iob-cache.v:153|cache-memory.v:392" *)
  wire [31:0] _0041_;
  wire [7:0] _0042_;
  (* src = "iob-cache.v:153|cache-memory.v:91" *)
  wire _0043_;
  (* src = "iob-cache.v:153|cache-memory.v:402" *)
  wire _0044_;
  (* src = "iob-cache.v:153|cache-memory.v:260" *)
  wire [7:0] _0045_;
  (* src = "iob-cache.v:153|cache-memory.v:262" *)
  wire [7:0] _0046_;
  (* src = "iob-cache.v:153|cache-memory.v:392" *)
  wire [31:0] _0047_;
  (* src = "iob-cache.v:153|cache-memory.v:425" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _0048_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0049_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0050_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0051_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire [7:0] _0068_;
  wire [7:0] _0069_;
  wire [7:0] _0070_;
  wire [7:0] _0071_;
  wire [7:0] _0072_;
  wire [7:0] _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire [7:0] _0082_;
  wire [7:0] _0083_;
  wire [7:0] _0084_;
  wire [7:0] _0085_;
  wire [7:0] _0086_;
  wire [7:0] _0087_;
  wire [7:0] _0088_;
  wire [7:0] _0089_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0090_;
  wire [7:0] _0091_;
  wire [7:0] _0092_;
  wire [2:0] _0093_;
  wire [7:0] _0094_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0095_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0096_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0097_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire [7:0] _0114_;
  wire [7:0] _0115_;
  wire [7:0] _0116_;
  wire [7:0] _0117_;
  wire [7:0] _0118_;
  wire [7:0] _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire [7:0] _0128_;
  wire [7:0] _0129_;
  wire [7:0] _0130_;
  wire [7:0] _0131_;
  wire [7:0] _0132_;
  wire [7:0] _0133_;
  wire [7:0] _0134_;
  wire [7:0] _0135_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0136_;
  wire [7:0] _0137_;
  wire [7:0] _0138_;
  wire [2:0] _0139_;
  wire [7:0] _0140_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0141_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0142_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0143_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire [7:0] _0160_;
  wire [7:0] _0161_;
  wire [7:0] _0162_;
  wire [7:0] _0163_;
  wire [7:0] _0164_;
  wire [7:0] _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire [7:0] _0174_;
  wire [7:0] _0175_;
  wire [7:0] _0176_;
  wire [7:0] _0177_;
  wire [7:0] _0178_;
  wire [7:0] _0179_;
  wire [7:0] _0180_;
  wire [7:0] _0181_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0182_;
  wire [7:0] _0183_;
  wire [7:0] _0184_;
  wire [2:0] _0185_;
  wire [7:0] _0186_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0187_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0188_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0189_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire [7:0] _0206_;
  wire [7:0] _0207_;
  wire [7:0] _0208_;
  wire [7:0] _0209_;
  wire [7:0] _0210_;
  wire [7:0] _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire [7:0] _0220_;
  wire [7:0] _0221_;
  wire [7:0] _0222_;
  wire [7:0] _0223_;
  wire [7:0] _0224_;
  wire [7:0] _0225_;
  wire [7:0] _0226_;
  wire [7:0] _0227_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0228_;
  wire [7:0] _0229_;
  wire [7:0] _0230_;
  wire [2:0] _0231_;
  wire [7:0] _0232_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0233_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0234_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0235_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire [7:0] _0252_;
  wire [7:0] _0253_;
  wire [7:0] _0254_;
  wire [7:0] _0255_;
  wire [7:0] _0256_;
  wire [7:0] _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire [7:0] _0266_;
  wire [7:0] _0267_;
  wire [7:0] _0268_;
  wire [7:0] _0269_;
  wire [7:0] _0270_;
  wire [7:0] _0271_;
  wire [7:0] _0272_;
  wire [7:0] _0273_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0274_;
  wire [7:0] _0275_;
  wire [7:0] _0276_;
  wire [2:0] _0277_;
  wire [7:0] _0278_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0279_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0280_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0281_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire [7:0] _0298_;
  wire [7:0] _0299_;
  wire [7:0] _0300_;
  wire [7:0] _0301_;
  wire [7:0] _0302_;
  wire [7:0] _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire [7:0] _0312_;
  wire [7:0] _0313_;
  wire [7:0] _0314_;
  wire [7:0] _0315_;
  wire [7:0] _0316_;
  wire [7:0] _0317_;
  wire [7:0] _0318_;
  wire [7:0] _0319_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0320_;
  wire [7:0] _0321_;
  wire [7:0] _0322_;
  wire [2:0] _0323_;
  wire [7:0] _0324_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0325_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0326_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0327_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire [7:0] _0344_;
  wire [7:0] _0345_;
  wire [7:0] _0346_;
  wire [7:0] _0347_;
  wire [7:0] _0348_;
  wire [7:0] _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire [7:0] _0358_;
  wire [7:0] _0359_;
  wire [7:0] _0360_;
  wire [7:0] _0361_;
  wire [7:0] _0362_;
  wire [7:0] _0363_;
  wire [7:0] _0364_;
  wire [7:0] _0365_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0366_;
  wire [7:0] _0367_;
  wire [7:0] _0368_;
  wire [2:0] _0369_;
  wire [7:0] _0370_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0371_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0372_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0373_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire [7:0] _0390_;
  wire [7:0] _0391_;
  wire [7:0] _0392_;
  wire [7:0] _0393_;
  wire [7:0] _0394_;
  wire [7:0] _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire [7:0] _0404_;
  wire [7:0] _0405_;
  wire [7:0] _0406_;
  wire [7:0] _0407_;
  wire [7:0] _0408_;
  wire [7:0] _0409_;
  wire [7:0] _0410_;
  wire [7:0] _0411_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0412_;
  wire [7:0] _0413_;
  wire [7:0] _0414_;
  wire [2:0] _0415_;
  wire [7:0] _0416_;
  (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [2:0] _0417_;
  (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0418_;
  (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0419_;
  (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire [5:0] _0436_;
  wire [5:0] _0437_;
  wire [5:0] _0438_;
  wire [5:0] _0439_;
  wire [5:0] _0440_;
  wire [5:0] _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire [5:0] _0450_;
  wire [5:0] _0451_;
  wire [5:0] _0452_;
  wire [5:0] _0453_;
  wire [5:0] _0454_;
  wire [5:0] _0455_;
  wire [5:0] _0456_;
  wire [5:0] _0457_;
  (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:35" *)
  wire [5:0] _0458_;
  wire [5:0] _0459_;
  wire [5:0] _0460_;
  wire [2:0] _0461_;
  wire [5:0] _0462_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire _0463_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire [31:0] _0464_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire _0465_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:43" *)
  wire [31:0] _0466_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *)
  wire _0467_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *)
  wire _0468_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *)
  wire _0469_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *)
  wire _0470_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *)
  wire _0471_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *)
  wire _0472_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *)
  wire _0473_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *)
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire [31:0] _0479_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:49" *)
  wire [31:0] _0480_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [3:0] _0481_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [45:0] _0482_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [45:0] _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire [45:0] _0512_;
  wire [45:0] _0513_;
  wire [45:0] _0514_;
  wire [45:0] _0515_;
  wire [45:0] _0516_;
  wire [45:0] _0517_;
  wire [45:0] _0518_;
  wire [45:0] _0519_;
  wire [45:0] _0520_;
  wire [45:0] _0521_;
  wire [45:0] _0522_;
  wire [45:0] _0523_;
  wire [45:0] _0524_;
  wire [45:0] _0525_;
  wire [45:0] _0526_;
  wire [45:0] _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire [45:0] _0544_;
  wire [45:0] _0545_;
  wire [45:0] _0546_;
  wire [45:0] _0547_;
  wire [45:0] _0548_;
  wire [45:0] _0549_;
  wire [45:0] _0550_;
  wire [45:0] _0551_;
  wire [45:0] _0552_;
  wire [45:0] _0553_;
  wire [45:0] _0554_;
  wire [45:0] _0555_;
  wire [45:0] _0556_;
  wire [45:0] _0557_;
  wire [45:0] _0558_;
  wire [45:0] _0559_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:11" *)
  wire [3:0] _0560_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:15" *)
  wire [3:0] _0561_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:11" *)
  wire [3:0] _0562_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:15" *)
  wire [3:0] _0563_;
  (* src = "iob-cache.v:45" *)
  input [11:2] addr;
  (* src = "iob-cache.v:215|back-end-native.v:52" *)
  wire \back_end.mem_valid_read ;
  (* src = "iob-cache.v:215|back-end-native.v:52" *)
  wire \back_end.mem_valid_write ;
  (* src = "iob-cache.v:215|back-end-native.v:40" *)
  reg \back_end.read_addr ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:24" *)
  wire \back_end.read_fsm.read_valid ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:23" *)
  wire \back_end.read_fsm.replace ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:21" *)
  wire \back_end.read_fsm.replace_valid ;
  (* onehot = 32'd1 *)
  reg [2:0] \back_end.read_fsm.state ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:38" *)
  wire \back_end.read_fsm.word_counter ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:27" *)
  wire \back_end.write_fsm.ready ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:48" *)
  reg \back_end.write_fsm.state ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:23" *)
  wire \back_end.write_fsm.valid ;
  (* src = "iob-cache.v:153|cache-memory.v:42" *)
  reg [11:2] \cache_memory.addr_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:97" *)
  reg [45:0] \cache_memory.buffer_dout ;
  (* src = "iob-cache.v:153|cache-memory.v:96" *)
  reg \cache_memory.buffer_empty ;
  (* src = "iob-cache.v:153|cache-memory.v:96" *)
  reg \cache_memory.buffer_full ;
  (* src = "iob-cache.v:153|cache-memory.v:71" *)
  wire \cache_memory.hit ;
  (* src = "iob-cache.v:153|cache-memory.v:83" *)
  reg [5:0] \cache_memory.line_tag ;
  (* src = "iob-cache.v:153|cache-memory.v:89" *)
  wire [7:0] \cache_memory.line_wstrb ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [2:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:474" *)
  wire [31:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:470" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:471" *)
  wire [3:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [2:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:471" *)
  wire [3:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  (* src = "iob-cache.v:153|cache-memory.v:168" *)
  reg \cache_memory.offset_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:166" *)
  wire \cache_memory.raw ;
  (* src = "iob-cache.v:153|cache-memory.v:92" *)
  wire \cache_memory.read_access ;
  reg [5:0] \cache_memory.tag_memory.ram[0] ;
  reg [5:0] \cache_memory.tag_memory.ram[1] ;
  reg [5:0] \cache_memory.tag_memory.ram[2] ;
  reg [5:0] \cache_memory.tag_memory.ram[3] ;
  reg [5:0] \cache_memory.tag_memory.ram[4] ;
  reg [5:0] \cache_memory.tag_memory.ram[5] ;
  reg [5:0] \cache_memory.tag_memory.ram[6] ;
  reg [5:0] \cache_memory.tag_memory.ram[7] ;
  (* src = "iob-cache.v:153|cache-memory.v:85" *)
  reg \cache_memory.v ;
  (* src = "iob-cache.v:153|cache-memory.v:84" *)
  reg [7:0] \cache_memory.v_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:41" *)
  reg \cache_memory.valid_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:74" *)
  wire \cache_memory.way_hit ;
  (* src = "iob-cache.v:153|cache-memory.v:169" *)
  reg \cache_memory.way_hit_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:43" *)
  reg [31:0] \cache_memory.wdata_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:91" *)
  wire \cache_memory.write_access ;
  (* src = "iob-cache.v:153|cache-memory.v:167" *)
  reg \cache_memory.write_hit_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:15" *)
  reg [31:0] \cache_memory.write_throught_buffer.fifo_ocupancy ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[11] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[13] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[15] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[1] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[3] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[5] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[7] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  reg [45:0] \cache_memory.write_throught_buffer.fifo_ram.mem[9] ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:19" *)
  reg [3:0] \cache_memory.write_throught_buffer.fifo_ram.r_addr ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:18" *)
  wire \cache_memory.write_throught_buffer.fifo_ram.r_en ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:14" *)
  reg [3:0] \cache_memory.write_throught_buffer.fifo_ram.w_addr ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:13" *)
  wire \cache_memory.write_throught_buffer.fifo_ram.w_en ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:25" *)
  wire \cache_memory.write_throught_buffer.write_en ;
  (* src = "iob-cache.v:153|cache-memory.v:44" *)
  reg [3:0] \cache_memory.wstrb_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:61" *)
  wire \cache_memory.wtbuf_empty ;
  (* src = "iob-cache.v:40" *)
  input clk;
  (* src = "iob-cache.v:53" *)
  output [1:0] debug;
  (* src = "iob-cache.v:56" *)
  input force_inv_in;
  (* src = "iob-cache.v:57" *)
  output force_inv_out;
  (* src = "iob-cache.v:63" *)
  output [11:0] mem_addr;
  (* src = "iob-cache.v:66" *)
  input [31:0] mem_rdata;
  (* src = "iob-cache.v:67" *)
  input mem_ready;
  (* src = "iob-cache.v:62" *)
  output mem_valid;
  (* src = "iob-cache.v:64" *)
  output [31:0] mem_wdata;
  (* src = "iob-cache.v:65" *)
  output [3:0] mem_wstrb;
  (* src = "iob-cache.v:51" *)
  output [31:0] rdata;
  (* src = "iob-cache.v:52" *)
  output ready;
  (* src = "iob-cache.v:41" *)
  input reset;
  (* src = "iob-cache.v:43" *)
  input valid;
  (* src = "iob-cache.v:49" *)
  input [31:0] wdata;
  (* src = "iob-cache.v:50" *)
  input [3:0] wstrb;
  (* src = "iob-cache.v:58" *)
  input wtb_empty_in;
  (* src = "iob-cache.v:59" *)
  output wtb_empty_out;
  assign wtb_empty_out = \cache_memory.wtbuf_empty  & (* src = "iob-cache.v:111" *) wtb_empty_in;
  assign mem_valid = \back_end.mem_valid_read  | (* src = "iob-cache.v:215|back-end-native.v:55" *) \back_end.mem_valid_write ;
  assign mem_addr[11:2] = \back_end.mem_valid_read  ? (* src = "iob-cache.v:215|back-end-native.v:54" *) { addr[11:3], \back_end.read_fsm.word_counter  } : \cache_memory.buffer_dout [45:36];
  assign _0000_ = \back_end.read_addr  + (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:119" *) mem_ready;
  assign _0001_ = _0007_ & \back_end.read_fsm.state [0];
  assign _0002_ = _0008_ & \back_end.read_fsm.state [2];
  assign _0003_ = _0009_ & \back_end.read_fsm.state [2];
  assign _0004_ = _0010_ & \back_end.read_fsm.state [2];
  assign _0005_ = \back_end.read_fsm.replace_valid  & \back_end.read_fsm.state [0];
  assign _0006_[0] = | { _0001_, \back_end.read_fsm.state [1] };
  assign _0006_[2] = | { _0003_, _0004_, _0005_ };
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.read_fsm.state  <= 3'h1;
    else
      \back_end.read_fsm.state  <= { _0006_[2], _0002_, _0006_[0] };
  assign _0007_ = ~ \back_end.read_fsm.replace_valid ;
  assign _0008_ = { \back_end.read_addr , mem_ready } == 2'h3;
  assign _0009_ = ~ mem_ready;
  assign _0010_ = { \back_end.read_addr , mem_ready } == 2'h1;
  assign _0011_ = ~ (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *) \back_end.read_addr ;
  assign _0012_ = _0009_ | (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *) _0011_;
  always @(posedge clk)
      \back_end.read_addr  <= \back_end.read_fsm.word_counter ;
  assign \back_end.read_fsm.replace  = \back_end.read_fsm.state [0] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) 1'h0 : 1'h1;
  assign \back_end.read_fsm.word_counter  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) _0000_ : 1'h0;
  assign \back_end.read_fsm.read_valid  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) mem_ready : 1'h0;
  assign \back_end.mem_valid_read  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) _0012_ : 1'h0;
  assign _0014_ = mem_ready & (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) _0016_;
  assign _0015_ = ~ (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:109" *) mem_ready;
  assign _0016_ = ~ (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) \back_end.write_fsm.valid ;
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.write_fsm.state  <= 1'h0;
    else
      \back_end.write_fsm.state  <= _0013_;
  assign \back_end.write_fsm.ready  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:103" *) mem_ready : 1'h1;
  assign \back_end.mem_valid_write  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:103" *) _0015_ : 1'h0;
  assign _0017_ = _0014_ ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) 1'h0 : 1'h1;
  assign _0018_ = \back_end.write_fsm.valid  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:81" *) 1'h1 : 1'h0;
  assign _0013_ = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:79" *) _0017_ : _0018_;
  assign mem_wstrb = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:53" *) \cache_memory.buffer_dout [3:0] : 4'h0;
  assign \cache_memory.write_throught_buffer.write_en  = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:121" *) ready;
  assign \cache_memory.wtbuf_empty  = _0022_ & (* src = "iob-cache.v:153|cache-memory.v:126" *) \cache_memory.buffer_empty ;
  assign _0023_ = _0037_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) \cache_memory.read_access ;
  assign _0024_ = _0023_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) _0038_;
  assign _0022_ = \cache_memory.buffer_empty  & (* src = "iob-cache.v:153|cache-memory.v:136" *) \back_end.write_fsm.ready ;
  assign \back_end.read_fsm.replace_valid  = _0024_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) _0022_;
  assign _0025_ = \cache_memory.write_hit_prev  & (* src = "iob-cache.v:153|cache-memory.v:179" *) _0032_;
  assign \cache_memory.raw  = _0025_ & (* src = "iob-cache.v:153|cache-memory.v:179" *) _0033_;
  assign _0026_ = \cache_memory.way_hit  & (* src = "iob-cache.v:153|cache-memory.v:196" *) _0038_;
  assign \cache_memory.hit  = _0026_ & (* src = "iob-cache.v:153|cache-memory.v:196" *) _0039_;
  assign _0027_ = \cache_memory.hit  & (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.read_access ;
  assign _0028_ = _0040_ & (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.write_access ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we  = { \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit  } & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [3:0];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we  = { \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit  } & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [7:4];
  assign _0029_ = _0021_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0034_;
  assign _0021_ = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.way_hit ;
  assign _0030_ = _0021_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2];
  assign _0031_ = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:153|cache-memory.v:262" *) { 4'h0, \cache_memory.write_access , \cache_memory.write_access , \cache_memory.write_access , \cache_memory.write_access  };
  assign \cache_memory.way_hit  = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:422" *) \cache_memory.v ;
  assign \cache_memory.write_access  = _0043_ & (* src = "iob-cache.v:153|cache-memory.v:91" *) \cache_memory.valid_reg ;
  assign \cache_memory.read_access  = _0036_ & (* src = "iob-cache.v:153|cache-memory.v:92" *) \cache_memory.valid_reg ;
  assign _0032_ = \cache_memory.way_hit_prev  == (* src = "iob-cache.v:153|cache-memory.v:179" *) \cache_memory.way_hit ;
  assign _0033_ = \cache_memory.offset_prev  == (* src = "iob-cache.v:153|cache-memory.v:179" *) \cache_memory.addr_reg [2];
  assign _0034_ = ~ (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2];
  assign _0035_ = \cache_memory.addr_reg [11:6] == (* src = "iob-cache.v:153|cache-memory.v:422" *) \cache_memory.line_tag ;
  assign _0036_ = ! (* src = "iob-cache.v:153|cache-memory.v:92" *) _0043_;
  assign \back_end.write_fsm.valid  = ~ (* src = "iob-cache.v:153|cache-memory.v:129" *) \cache_memory.buffer_empty ;
  assign _0037_ = ~ (* src = "iob-cache.v:153|cache-memory.v:136" *) \cache_memory.hit ;
  assign _0038_ = ~ (* src = "iob-cache.v:153|cache-memory.v:136" *) \back_end.read_fsm.replace ;
  assign _0039_ = ~ (* src = "iob-cache.v:153|cache-memory.v:196" *) \cache_memory.raw ;
  assign _0040_ = ~ (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.buffer_full ;
  assign ready = _0027_ | (* src = "iob-cache.v:153|cache-memory.v:204" *) _0028_;
  assign _0041_ = \cache_memory.v_reg  | (* src = "iob-cache.v:153|cache-memory.v:392" *) _0047_;
  always @(posedge clk)
      \cache_memory.v  <= _0019_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.v_reg  <= 8'h00;
    else
      \cache_memory.v_reg  <= _0020_;
  always @(posedge clk)
      \cache_memory.write_hit_prev  <= _0021_;
  always @(posedge clk)
      \cache_memory.offset_prev  <= \cache_memory.addr_reg [2];
  always @(posedge clk)
      \cache_memory.way_hit_prev  <= \cache_memory.way_hit ;
  assign _0019_ = force_inv_in ? (* src = "iob-cache.v:153|cache-memory.v:399" *) 1'h0 : _0044_;
  assign _0042_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:391" *) _0041_[7:0] : \cache_memory.v_reg ;
  assign _0020_ = force_inv_in ? (* src = "iob-cache.v:153|cache-memory.v:389" *) 8'h00 : _0042_;
  assign \cache_memory.line_wstrb  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:153|cache-memory.v:259" *) _0045_ : _0046_;
  assign _0043_ = | (* src = "iob-cache.v:153|cache-memory.v:92" *) { \cache_memory.wstrb_reg [0], \cache_memory.wstrb_reg [1], \cache_memory.wstrb_reg [2], \cache_memory.wstrb_reg [3] };
  assign _0044_ = \cache_memory.v_reg [addr[5:3] +: 1];
  assign _0045_ = { 4'h0, \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid  } << (* src = "iob-cache.v:153|cache-memory.v:260" *) { 29'h00000000, \back_end.read_addr , 2'h0 };
  assign _0046_ = _0031_ << (* src = "iob-cache.v:153|cache-memory.v:262" *) { 29'h00000000, \cache_memory.addr_reg [2], 2'h0 };
  assign _0047_ = 32'd1 << (* src = "iob-cache.v:153|cache-memory.v:392" *) addr[5:3];
  assign { _0048_[63:32], rdata } = { \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  } >> (* src = "iob-cache.v:153|cache-memory.v:425" *) { 26'h0000000, \cache_memory.addr_reg [2], 5'h00 };
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0029_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [5:3] : addr[5:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0030_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [5:3] : addr[5:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:153|cache-memory.v:248" *) mem_rdata : \cache_memory.wdata_reg ;
  assign _0065_ = ~ _0049_[0];
  assign _0066_ = ~ _0049_[1];
  assign _0067_ = ~ _0049_[2];
  assign _0053_ = _0066_ & _0067_;
  assign _0054_ = _0065_ & _0053_;
  assign _0055_ = _0049_[0] & _0053_;
  assign _0056_ = _0049_[1] & _0067_;
  assign _0057_ = _0065_ & _0056_;
  assign _0058_ = _0049_[0] & _0056_;
  assign _0059_ = _0066_ & _0049_[2];
  assign _0060_ = _0065_ & _0059_;
  assign _0061_ = _0049_[0] & _0059_;
  assign _0062_ = _0049_[1] & _0049_[2];
  assign _0063_ = _0065_ & _0062_;
  assign _0064_ = _0049_[0] & _0062_;
  assign _0090_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0069_ : _0068_;
  assign _0068_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0071_ : _0070_;
  assign _0069_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0073_ : _0072_;
  assign _0070_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0071_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0072_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0073_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0074_ = _0054_ & _0051_[7];
  assign _0075_ = _0055_ & _0051_[7];
  assign _0076_ = _0057_ & _0051_[7];
  assign _0077_ = _0058_ & _0051_[7];
  assign _0078_ = _0060_ & _0051_[7];
  assign _0079_ = _0061_ & _0051_[7];
  assign _0080_ = _0063_ & _0051_[7];
  assign _0081_ = _0064_ & _0051_[7];
  assign _0082_ = _0074_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0083_ = _0075_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0084_ = _0076_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0085_ = _0077_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  assign _0086_ = _0078_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0087_ = _0079_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  assign _0088_ = _0080_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0089_ = _0081_ ? _0050_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0082_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0083_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0084_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0085_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4]  <= _0086_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  <= _0087_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6]  <= _0088_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  <= _0089_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0052_;
  assign _0091_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0051_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0091_[7] : 1'h0;
  assign _0092_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [7:0] : 8'hxx;
  assign _0050_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0092_ : 8'hxx;
  assign _0093_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0049_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0093_ : 3'hx;
  assign _0094_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  : _0090_;
  assign _0052_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0094_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign _0111_ = ~ _0095_[0];
  assign _0112_ = ~ _0095_[1];
  assign _0113_ = ~ _0095_[2];
  assign _0099_ = _0112_ & _0113_;
  assign _0100_ = _0111_ & _0099_;
  assign _0101_ = _0095_[0] & _0099_;
  assign _0102_ = _0095_[1] & _0113_;
  assign _0103_ = _0111_ & _0102_;
  assign _0104_ = _0095_[0] & _0102_;
  assign _0105_ = _0112_ & _0095_[2];
  assign _0106_ = _0111_ & _0105_;
  assign _0107_ = _0095_[0] & _0105_;
  assign _0108_ = _0095_[1] & _0095_[2];
  assign _0109_ = _0111_ & _0108_;
  assign _0110_ = _0095_[0] & _0108_;
  assign _0136_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0115_ : _0114_;
  assign _0114_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0117_ : _0116_;
  assign _0115_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0119_ : _0118_;
  assign _0116_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0117_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0118_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0119_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0120_ = _0100_ & _0097_[7];
  assign _0121_ = _0101_ & _0097_[7];
  assign _0122_ = _0103_ & _0097_[7];
  assign _0123_ = _0104_ & _0097_[7];
  assign _0124_ = _0106_ & _0097_[7];
  assign _0125_ = _0107_ & _0097_[7];
  assign _0126_ = _0109_ & _0097_[7];
  assign _0127_ = _0110_ & _0097_[7];
  assign _0128_ = _0120_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0129_ = _0121_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  assign _0130_ = _0122_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0131_ = _0123_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  assign _0132_ = _0124_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0133_ = _0125_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  assign _0134_ = _0126_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0135_ = _0127_ ? _0096_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0]  <= _0128_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  <= _0129_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2]  <= _0130_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  <= _0131_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4]  <= _0132_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  <= _0133_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6]  <= _0134_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  <= _0135_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  <= _0098_;
  assign _0137_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0097_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0137_[7] : 1'h0;
  assign _0138_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [15:8] : 8'hxx;
  assign _0096_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0138_ : 8'hxx;
  assign _0139_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0095_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0139_ : 3'hx;
  assign _0140_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  : _0136_;
  assign _0098_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0140_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  assign _0157_ = ~ _0141_[0];
  assign _0158_ = ~ _0141_[1];
  assign _0159_ = ~ _0141_[2];
  assign _0145_ = _0158_ & _0159_;
  assign _0146_ = _0157_ & _0145_;
  assign _0147_ = _0141_[0] & _0145_;
  assign _0148_ = _0141_[1] & _0159_;
  assign _0149_ = _0157_ & _0148_;
  assign _0150_ = _0141_[0] & _0148_;
  assign _0151_ = _0158_ & _0141_[2];
  assign _0152_ = _0157_ & _0151_;
  assign _0153_ = _0141_[0] & _0151_;
  assign _0154_ = _0141_[1] & _0141_[2];
  assign _0155_ = _0157_ & _0154_;
  assign _0156_ = _0141_[0] & _0154_;
  assign _0182_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0161_ : _0160_;
  assign _0160_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0163_ : _0162_;
  assign _0161_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0165_ : _0164_;
  assign _0162_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0163_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0164_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0165_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0166_ = _0146_ & _0143_[7];
  assign _0167_ = _0147_ & _0143_[7];
  assign _0168_ = _0149_ & _0143_[7];
  assign _0169_ = _0150_ & _0143_[7];
  assign _0170_ = _0152_ & _0143_[7];
  assign _0171_ = _0153_ & _0143_[7];
  assign _0172_ = _0155_ & _0143_[7];
  assign _0173_ = _0156_ & _0143_[7];
  assign _0174_ = _0166_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0175_ = _0167_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  assign _0176_ = _0168_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0177_ = _0169_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  assign _0178_ = _0170_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0179_ = _0171_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  assign _0180_ = _0172_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0181_ = _0173_ ? _0142_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0]  <= _0174_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  <= _0175_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2]  <= _0176_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  <= _0177_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4]  <= _0178_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  <= _0179_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6]  <= _0180_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  <= _0181_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  <= _0144_;
  assign _0183_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0143_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0183_[7] : 1'h0;
  assign _0184_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [23:16] : 8'hxx;
  assign _0142_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0184_ : 8'hxx;
  assign _0185_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0141_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0185_ : 3'hx;
  assign _0186_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  : _0182_;
  assign _0144_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0186_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  assign _0203_ = ~ _0187_[0];
  assign _0204_ = ~ _0187_[1];
  assign _0205_ = ~ _0187_[2];
  assign _0191_ = _0204_ & _0205_;
  assign _0192_ = _0203_ & _0191_;
  assign _0193_ = _0187_[0] & _0191_;
  assign _0194_ = _0187_[1] & _0205_;
  assign _0195_ = _0203_ & _0194_;
  assign _0196_ = _0187_[0] & _0194_;
  assign _0197_ = _0204_ & _0187_[2];
  assign _0198_ = _0203_ & _0197_;
  assign _0199_ = _0187_[0] & _0197_;
  assign _0200_ = _0187_[1] & _0187_[2];
  assign _0201_ = _0203_ & _0200_;
  assign _0202_ = _0187_[0] & _0200_;
  assign _0228_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0207_ : _0206_;
  assign _0206_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0209_ : _0208_;
  assign _0207_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0211_ : _0210_;
  assign _0208_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0209_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0210_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0211_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0212_ = _0192_ & _0189_[7];
  assign _0213_ = _0193_ & _0189_[7];
  assign _0214_ = _0195_ & _0189_[7];
  assign _0215_ = _0196_ & _0189_[7];
  assign _0216_ = _0198_ & _0189_[7];
  assign _0217_ = _0199_ & _0189_[7];
  assign _0218_ = _0201_ & _0189_[7];
  assign _0219_ = _0202_ & _0189_[7];
  assign _0220_ = _0212_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0221_ = _0213_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  assign _0222_ = _0214_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0223_ = _0215_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  assign _0224_ = _0216_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0225_ = _0217_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  assign _0226_ = _0218_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0227_ = _0219_ ? _0188_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0]  <= _0220_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  <= _0221_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2]  <= _0222_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  <= _0223_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4]  <= _0224_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  <= _0225_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6]  <= _0226_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  <= _0227_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  <= _0190_;
  assign _0229_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0189_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0229_[7] : 1'h0;
  assign _0230_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [31:24] : 8'hxx;
  assign _0188_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0230_ : 8'hxx;
  assign _0231_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0187_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0231_ : 3'hx;
  assign _0232_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  : _0228_;
  assign _0190_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0232_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  assign _0249_ = ~ _0233_[0];
  assign _0250_ = ~ _0233_[1];
  assign _0251_ = ~ _0233_[2];
  assign _0237_ = _0250_ & _0251_;
  assign _0238_ = _0249_ & _0237_;
  assign _0239_ = _0233_[0] & _0237_;
  assign _0240_ = _0233_[1] & _0251_;
  assign _0241_ = _0249_ & _0240_;
  assign _0242_ = _0233_[0] & _0240_;
  assign _0243_ = _0250_ & _0233_[2];
  assign _0244_ = _0249_ & _0243_;
  assign _0245_ = _0233_[0] & _0243_;
  assign _0246_ = _0233_[1] & _0233_[2];
  assign _0247_ = _0249_ & _0246_;
  assign _0248_ = _0233_[0] & _0246_;
  assign _0274_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0253_ : _0252_;
  assign _0252_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0255_ : _0254_;
  assign _0253_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0257_ : _0256_;
  assign _0254_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0255_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0256_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0257_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0258_ = _0238_ & _0235_[7];
  assign _0259_ = _0239_ & _0235_[7];
  assign _0260_ = _0241_ & _0235_[7];
  assign _0261_ = _0242_ & _0235_[7];
  assign _0262_ = _0244_ & _0235_[7];
  assign _0263_ = _0245_ & _0235_[7];
  assign _0264_ = _0247_ & _0235_[7];
  assign _0265_ = _0248_ & _0235_[7];
  assign _0266_ = _0258_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0267_ = _0259_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0268_ = _0260_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0269_ = _0261_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  assign _0270_ = _0262_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0271_ = _0263_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  assign _0272_ = _0264_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0273_ = _0265_ ? _0234_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0266_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0267_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0268_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0269_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4]  <= _0270_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  <= _0271_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6]  <= _0272_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  <= _0273_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0236_;
  assign _0275_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0235_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0275_[7] : 1'h0;
  assign _0276_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [7:0] : 8'hxx;
  assign _0234_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0276_ : 8'hxx;
  assign _0277_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0233_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0277_ : 3'hx;
  assign _0278_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  : _0274_;
  assign _0236_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0278_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign _0295_ = ~ _0279_[0];
  assign _0296_ = ~ _0279_[1];
  assign _0297_ = ~ _0279_[2];
  assign _0283_ = _0296_ & _0297_;
  assign _0284_ = _0295_ & _0283_;
  assign _0285_ = _0279_[0] & _0283_;
  assign _0286_ = _0279_[1] & _0297_;
  assign _0287_ = _0295_ & _0286_;
  assign _0288_ = _0279_[0] & _0286_;
  assign _0289_ = _0296_ & _0279_[2];
  assign _0290_ = _0295_ & _0289_;
  assign _0291_ = _0279_[0] & _0289_;
  assign _0292_ = _0279_[1] & _0279_[2];
  assign _0293_ = _0295_ & _0292_;
  assign _0294_ = _0279_[0] & _0292_;
  assign _0320_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0299_ : _0298_;
  assign _0298_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0301_ : _0300_;
  assign _0299_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0303_ : _0302_;
  assign _0300_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0301_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0302_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0303_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0304_ = _0284_ & _0281_[7];
  assign _0305_ = _0285_ & _0281_[7];
  assign _0306_ = _0287_ & _0281_[7];
  assign _0307_ = _0288_ & _0281_[7];
  assign _0308_ = _0290_ & _0281_[7];
  assign _0309_ = _0291_ & _0281_[7];
  assign _0310_ = _0293_ & _0281_[7];
  assign _0311_ = _0294_ & _0281_[7];
  assign _0312_ = _0304_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0313_ = _0305_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  assign _0314_ = _0306_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0315_ = _0307_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  assign _0316_ = _0308_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0317_ = _0309_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  assign _0318_ = _0310_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0319_ = _0311_ ? _0280_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0]  <= _0312_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  <= _0313_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2]  <= _0314_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  <= _0315_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4]  <= _0316_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  <= _0317_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6]  <= _0318_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  <= _0319_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  <= _0282_;
  assign _0321_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0281_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0321_[7] : 1'h0;
  assign _0322_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [15:8] : 8'hxx;
  assign _0280_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0322_ : 8'hxx;
  assign _0323_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0279_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0323_ : 3'hx;
  assign _0324_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  : _0320_;
  assign _0282_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0324_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  assign _0341_ = ~ _0325_[0];
  assign _0342_ = ~ _0325_[1];
  assign _0343_ = ~ _0325_[2];
  assign _0329_ = _0342_ & _0343_;
  assign _0330_ = _0341_ & _0329_;
  assign _0331_ = _0325_[0] & _0329_;
  assign _0332_ = _0325_[1] & _0343_;
  assign _0333_ = _0341_ & _0332_;
  assign _0334_ = _0325_[0] & _0332_;
  assign _0335_ = _0342_ & _0325_[2];
  assign _0336_ = _0341_ & _0335_;
  assign _0337_ = _0325_[0] & _0335_;
  assign _0338_ = _0325_[1] & _0325_[2];
  assign _0339_ = _0341_ & _0338_;
  assign _0340_ = _0325_[0] & _0338_;
  assign _0366_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0345_ : _0344_;
  assign _0344_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0347_ : _0346_;
  assign _0345_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0349_ : _0348_;
  assign _0346_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0347_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0348_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0349_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0350_ = _0330_ & _0327_[7];
  assign _0351_ = _0331_ & _0327_[7];
  assign _0352_ = _0333_ & _0327_[7];
  assign _0353_ = _0334_ & _0327_[7];
  assign _0354_ = _0336_ & _0327_[7];
  assign _0355_ = _0337_ & _0327_[7];
  assign _0356_ = _0339_ & _0327_[7];
  assign _0357_ = _0340_ & _0327_[7];
  assign _0358_ = _0350_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0359_ = _0351_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  assign _0360_ = _0352_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0361_ = _0353_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  assign _0362_ = _0354_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0363_ = _0355_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  assign _0364_ = _0356_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0365_ = _0357_ ? _0326_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0]  <= _0358_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  <= _0359_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2]  <= _0360_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  <= _0361_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4]  <= _0362_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  <= _0363_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6]  <= _0364_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  <= _0365_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  <= _0328_;
  assign _0367_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0327_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0367_[7] : 1'h0;
  assign _0368_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [23:16] : 8'hxx;
  assign _0326_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0368_ : 8'hxx;
  assign _0369_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0325_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0369_ : 3'hx;
  assign _0370_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  : _0366_;
  assign _0328_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0370_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  assign _0387_ = ~ _0371_[0];
  assign _0388_ = ~ _0371_[1];
  assign _0389_ = ~ _0371_[2];
  assign _0375_ = _0388_ & _0389_;
  assign _0376_ = _0387_ & _0375_;
  assign _0377_ = _0371_[0] & _0375_;
  assign _0378_ = _0371_[1] & _0389_;
  assign _0379_ = _0387_ & _0378_;
  assign _0380_ = _0371_[0] & _0378_;
  assign _0381_ = _0388_ & _0371_[2];
  assign _0382_ = _0387_ & _0381_;
  assign _0383_ = _0371_[0] & _0381_;
  assign _0384_ = _0371_[1] & _0371_[2];
  assign _0385_ = _0387_ & _0384_;
  assign _0386_ = _0371_[0] & _0384_;
  assign _0412_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0391_ : _0390_;
  assign _0390_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0393_ : _0392_;
  assign _0391_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0395_ : _0394_;
  assign _0392_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0393_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0394_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0395_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0396_ = _0376_ & _0373_[7];
  assign _0397_ = _0377_ & _0373_[7];
  assign _0398_ = _0379_ & _0373_[7];
  assign _0399_ = _0380_ & _0373_[7];
  assign _0400_ = _0382_ & _0373_[7];
  assign _0401_ = _0383_ & _0373_[7];
  assign _0402_ = _0385_ & _0373_[7];
  assign _0403_ = _0386_ & _0373_[7];
  assign _0404_ = _0396_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0405_ = _0397_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  assign _0406_ = _0398_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0407_ = _0399_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  assign _0408_ = _0400_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0409_ = _0401_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  assign _0410_ = _0402_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0411_ = _0403_ ? _0372_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0]  <= _0404_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  <= _0405_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2]  <= _0406_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  <= _0407_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4]  <= _0408_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  <= _0409_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6]  <= _0410_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  <= _0411_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  <= _0374_;
  assign _0413_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0373_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0413_[7] : 1'h0;
  assign _0414_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [31:24] : 8'hxx;
  assign _0372_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0414_ : 8'hxx;
  assign _0415_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0371_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0415_ : 3'hx;
  assign _0416_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  : _0412_;
  assign _0374_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0416_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  assign _0433_ = ~ _0417_[0];
  assign _0434_ = ~ _0417_[1];
  assign _0435_ = ~ _0417_[2];
  assign _0421_ = _0434_ & _0435_;
  assign _0422_ = _0433_ & _0421_;
  assign _0423_ = _0417_[0] & _0421_;
  assign _0424_ = _0417_[1] & _0435_;
  assign _0425_ = _0433_ & _0424_;
  assign _0426_ = _0417_[0] & _0424_;
  assign _0427_ = _0434_ & _0417_[2];
  assign _0428_ = _0433_ & _0427_;
  assign _0429_ = _0417_[0] & _0427_;
  assign _0430_ = _0417_[1] & _0417_[2];
  assign _0431_ = _0433_ & _0430_;
  assign _0432_ = _0417_[0] & _0430_;
  assign _0458_ = addr[5] ? _0437_ : _0436_;
  assign _0436_ = addr[4] ? _0439_ : _0438_;
  assign _0437_ = addr[4] ? _0441_ : _0440_;
  assign _0438_ = addr[3] ? \cache_memory.tag_memory.ram[1]  : \cache_memory.tag_memory.ram[0] ;
  assign _0439_ = addr[3] ? \cache_memory.tag_memory.ram[3]  : \cache_memory.tag_memory.ram[2] ;
  assign _0440_ = addr[3] ? \cache_memory.tag_memory.ram[5]  : \cache_memory.tag_memory.ram[4] ;
  assign _0441_ = addr[3] ? \cache_memory.tag_memory.ram[7]  : \cache_memory.tag_memory.ram[6] ;
  assign _0442_ = _0422_ & _0419_[5];
  assign _0443_ = _0423_ & _0419_[5];
  assign _0444_ = _0425_ & _0419_[5];
  assign _0445_ = _0426_ & _0419_[5];
  assign _0446_ = _0428_ & _0419_[5];
  assign _0447_ = _0429_ & _0419_[5];
  assign _0448_ = _0431_ & _0419_[5];
  assign _0449_ = _0432_ & _0419_[5];
  assign _0450_ = _0442_ ? _0418_ : \cache_memory.tag_memory.ram[0] ;
  assign _0451_ = _0443_ ? _0418_ : \cache_memory.tag_memory.ram[1] ;
  assign _0452_ = _0444_ ? _0418_ : \cache_memory.tag_memory.ram[2] ;
  assign _0453_ = _0445_ ? _0418_ : \cache_memory.tag_memory.ram[3] ;
  assign _0454_ = _0446_ ? _0418_ : \cache_memory.tag_memory.ram[4] ;
  assign _0455_ = _0447_ ? _0418_ : \cache_memory.tag_memory.ram[5] ;
  assign _0456_ = _0448_ ? _0418_ : \cache_memory.tag_memory.ram[6] ;
  assign _0457_ = _0449_ ? _0418_ : \cache_memory.tag_memory.ram[7] ;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[0]  <= _0450_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[1]  <= _0451_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[2]  <= _0452_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[3]  <= _0453_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[4]  <= _0454_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[5]  <= _0455_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[6]  <= _0456_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[7]  <= _0457_;
  always @(posedge clk)
      \cache_memory.line_tag  <= _0420_;
  assign _0459_[5] = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0419_[5] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:31" *) _0459_[5] : 1'h0;
  assign _0460_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:32" *) \cache_memory.addr_reg [11:6] : 6'hxx;
  assign _0418_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:31" *) _0460_ : 6'hxx;
  assign _0461_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:32" *) addr[5:3] : 3'hx;
  assign _0417_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:31" *) _0461_ : 3'hx;
  assign _0462_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:32" *) \cache_memory.line_tag  : _0458_;
  assign _0420_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:405|iob_sp_ram.v:31" *) _0462_ : \cache_memory.line_tag ;
  assign _0466_ = \cache_memory.write_throught_buffer.fifo_ocupancy  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:43" *) 32'd1;
  assign _0467_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0471_;
  assign _0468_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0472_;
  assign \cache_memory.write_throught_buffer.fifo_ram.w_en  = \cache_memory.write_throught_buffer.write_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *) _0473_;
  assign \cache_memory.write_throught_buffer.fifo_ram.r_en  = \back_end.write_fsm.ready  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *) _0474_;
  assign _0469_ = \cache_memory.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *) 32'd15;
  assign _0470_ = \cache_memory.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *) 32'd1;
  assign _0471_ = ! (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) \cache_memory.write_throught_buffer.fifo_ram.r_en ;
  assign _0472_ = ! (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) \cache_memory.write_throught_buffer.fifo_ram.w_en ;
  assign _0473_ = ~ (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *) \cache_memory.buffer_full ;
  assign _0474_ = ~ (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *) \cache_memory.buffer_empty ;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ocupancy  <= 32'd0;
    else
      \cache_memory.write_throught_buffer.fifo_ocupancy  <= _0464_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.buffer_empty  <= 1'h1;
    else
      \cache_memory.buffer_empty  <= _0463_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.buffer_full  <= 1'h0;
    else
      \cache_memory.buffer_full  <= _0465_;
  assign _0475_ = _0468_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) 1'h0 : \cache_memory.buffer_full ;
  assign _0476_ = _0469_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *) 1'h1 : \cache_memory.buffer_full ;
  assign _0465_ = _0467_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0476_ : _0475_;
  assign _0477_ = _0470_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *) 1'h1 : \cache_memory.buffer_empty ;
  assign _0478_ = _0468_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0477_ : \cache_memory.buffer_empty ;
  assign _0463_ = _0467_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) 1'h0 : _0478_;
  assign _0479_ = _0468_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0480_ : \cache_memory.write_throught_buffer.fifo_ocupancy ;
  assign _0464_ = _0467_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0466_ : _0479_;
  assign _0480_ = \cache_memory.write_throught_buffer.fifo_ocupancy  - (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:49" *) 32'd1;
  assign _0508_ = ~ _0481_[0];
  assign _0509_ = ~ _0481_[1];
  assign _0510_ = ~ _0481_[2];
  assign _0511_ = ~ _0481_[3];
  assign _0484_ = _0496_ & _0505_;
  assign _0485_ = _0498_ & _0505_;
  assign _0486_ = _0481_[2] & _0481_[3];
  assign _0487_ = _0491_ & _0486_;
  assign _0488_ = _0494_ & _0486_;
  assign _0489_ = _0496_ & _0486_;
  assign _0490_ = _0498_ & _0486_;
  assign _0491_ = _0508_ & _0509_;
  assign _0492_ = _0510_ & _0511_;
  assign _0493_ = _0491_ & _0492_;
  assign _0494_ = _0481_[0] & _0509_;
  assign _0495_ = _0494_ & _0492_;
  assign _0496_ = _0508_ & _0481_[1];
  assign _0497_ = _0496_ & _0492_;
  assign _0498_ = _0481_[0] & _0481_[1];
  assign _0499_ = _0498_ & _0492_;
  assign _0500_ = _0481_[2] & _0511_;
  assign _0501_ = _0491_ & _0500_;
  assign _0502_ = _0494_ & _0500_;
  assign _0503_ = _0496_ & _0500_;
  assign _0504_ = _0498_ & _0500_;
  assign _0505_ = _0510_ & _0481_[3];
  assign _0506_ = _0491_ & _0505_;
  assign _0507_ = _0494_ & _0505_;
  assign _0512_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  ? _0527_ : \cache_memory.buffer_dout ;
  assign _0527_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [3] ? _0514_ : _0513_;
  assign _0513_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0516_ : _0515_;
  assign _0514_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0518_ : _0517_;
  assign _0515_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0520_ : _0519_;
  assign _0516_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0522_ : _0521_;
  assign _0517_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0524_ : _0523_;
  assign _0518_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0526_ : _0525_;
  assign _0519_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[1]  : \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  assign _0520_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[3]  : \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  assign _0521_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[5]  : \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  assign _0522_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[7]  : \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  assign _0523_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[9]  : \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  assign _0524_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[11]  : \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  assign _0525_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[13]  : \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  assign _0526_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[15]  : \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  always @(posedge clk)
      \cache_memory.buffer_dout  <= _0512_;
  assign _0528_ = _0493_ & _0483_[45];
  assign _0529_ = _0484_ & _0483_[45];
  assign _0530_ = _0485_ & _0483_[45];
  assign _0531_ = _0487_ & _0483_[45];
  assign _0532_ = _0488_ & _0483_[45];
  assign _0533_ = _0489_ & _0483_[45];
  assign _0534_ = _0490_ & _0483_[45];
  assign _0535_ = _0495_ & _0483_[45];
  assign _0536_ = _0497_ & _0483_[45];
  assign _0537_ = _0499_ & _0483_[45];
  assign _0538_ = _0501_ & _0483_[45];
  assign _0539_ = _0502_ & _0483_[45];
  assign _0540_ = _0503_ & _0483_[45];
  assign _0541_ = _0504_ & _0483_[45];
  assign _0542_ = _0506_ & _0483_[45];
  assign _0543_ = _0507_ & _0483_[45];
  assign _0544_ = _0528_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  assign _0545_ = _0529_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  assign _0546_ = _0530_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[11] ;
  assign _0547_ = _0531_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  assign _0548_ = _0532_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[13] ;
  assign _0549_ = _0533_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  assign _0550_ = _0534_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[15] ;
  assign _0551_ = _0535_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[1] ;
  assign _0552_ = _0536_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  assign _0553_ = _0537_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[3] ;
  assign _0554_ = _0538_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  assign _0555_ = _0539_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[5] ;
  assign _0556_ = _0540_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  assign _0557_ = _0541_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[7] ;
  assign _0558_ = _0542_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  assign _0559_ = _0543_ ? _0482_ : \cache_memory.write_throught_buffer.fifo_ram.mem[9] ;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[0]  <= _0544_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[10]  <= _0545_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[11]  <= _0546_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[12]  <= _0547_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[13]  <= _0548_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[14]  <= _0549_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[15]  <= _0550_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[1]  <= _0551_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[2]  <= _0552_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[3]  <= _0553_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[4]  <= _0554_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[5]  <= _0555_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[6]  <= _0556_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[7]  <= _0557_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[8]  <= _0558_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[9]  <= _0559_;
  assign _0483_[45] = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) 1'h1 : 1'h0;
  assign _0482_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) { \cache_memory.addr_reg , \cache_memory.wdata_reg , \cache_memory.wstrb_reg  } : 46'hxxxxxxxxxxxx;
  assign _0481_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) \cache_memory.write_throught_buffer.fifo_ram.w_addr  : 4'hx;
  assign _0561_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:15" *) 1'h1;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ram.r_addr  <= 4'h0;
    else
      \cache_memory.write_throught_buffer.fifo_ram.r_addr  <= _0560_;
  assign _0560_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:14" *) _0561_ : \cache_memory.write_throught_buffer.fifo_ram.r_addr ;
  assign _0563_ = \cache_memory.write_throught_buffer.fifo_ram.w_addr  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:15" *) 1'h1;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ram.w_addr  <= 4'h0;
    else
      \cache_memory.write_throught_buffer.fifo_ram.w_addr  <= _0562_;
  assign _0562_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:14" *) _0563_ : \cache_memory.write_throught_buffer.fifo_ram.w_addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  = valid | (* src = "iob-cache.v:115|front-end.v:126" *) \cache_memory.valid_reg ;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.valid_reg  <= 1'h0;
    else
      \cache_memory.valid_reg  <= valid;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.addr_reg  <= 10'h000;
    else
      \cache_memory.addr_reg  <= addr;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wdata_reg  <= 32'd0;
    else
      \cache_memory.wdata_reg  <= wdata;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wstrb_reg  <= 4'h0;
    else
      \cache_memory.wstrb_reg  <= wstrb;
  assign debug = 2'h0;
  assign force_inv_out = 1'h0;
  assign mem_addr[1:0] = 2'h0;
  assign mem_wdata = \cache_memory.buffer_dout [35:4];

  always @(*) begin
    if (ready) begin
       $display("%b", addr);
        $display("%b", rdata);
        $display("%b", wstrb);
      if (!wstrb) begin
       $display("kkkk");
        if (addr  == 10'h1234 && rdata  ==  32'hDEADBEEF ) begin
          // front_end_debug <= 2'b11;
          $display("FOUND");
        end
        
      end
    end
  end
endmodule
