
MyProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  08003b5c  08003b5c  00013b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800415c  0800415c  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800415c  0800415c  0001415c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004164  08004164  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004164  08004164  00014164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004168  08004168  00014168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800416c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200000b0  0800421c  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  0800421c  000204a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6dd  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000192c  00000000  00000000  0002a7bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a08  00000000  00000000  0002c0f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000930  00000000  00000000  0002caf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000213de  00000000  00000000  0002d428  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007be8  00000000  00000000  0004e806  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8431  00000000  00000000  000563ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011e81f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fbc  00000000  00000000  0011e89c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b44 	.word	0x08003b44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	08003b44 	.word	0x08003b44

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <CMDArray_Init>:
 */

#include <stdio.h>

void CMDArray_Init(int *CMDArray, int hspd, int bs, int gck, int sep, int osc, int pol, int cntset, int onest)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
 800057c:	603b      	str	r3, [r7, #0]
	switch (hspd)
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d002      	beq.n	800058a <CMDArray_Init+0x1a>
 8000584:	2b01      	cmp	r3, #1
 8000586:	d008      	beq.n	800059a <CMDArray_Init+0x2a>
 8000588:	e00f      	b.n	80005aa <CMDArray_Init+0x3a>
	{
		case 0:
			printf("MY9221: Slow mode selected");
 800058a:	48ae      	ldr	r0, [pc, #696]	; (8000844 <CMDArray_Init+0x2d4>)
 800058c:	f002 fbf6 	bl	8002d7c <iprintf>
			CMDArray[10] = 0;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	3328      	adds	r3, #40	; 0x28
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
			break;
 8000598:	e010      	b.n	80005bc <CMDArray_Init+0x4c>

		case 1:
			printf("MY9221: Fast mode selected");
 800059a:	48ab      	ldr	r0, [pc, #684]	; (8000848 <CMDArray_Init+0x2d8>)
 800059c:	f002 fbee 	bl	8002d7c <iprintf>
			CMDArray[10] = 1;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	3328      	adds	r3, #40	; 0x28
 80005a4:	2201      	movs	r2, #1
 80005a6:	601a      	str	r2, [r3, #0]
			break;
 80005a8:	e008      	b.n	80005bc <CMDArray_Init+0x4c>

		default:
			printf("MY9221: MODE BAD INPUT (CMDArray_Init)");
 80005aa:	48a8      	ldr	r0, [pc, #672]	; (800084c <CMDArray_Init+0x2dc>)
 80005ac:	f002 fbe6 	bl	8002d7c <iprintf>
			CMDArray[10] = -1;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	3328      	adds	r3, #40	; 0x28
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005b8:	601a      	str	r2, [r3, #0]
			break;
 80005ba:	bf00      	nop
	}

	switch (bs)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2b03      	cmp	r3, #3
 80005c0:	d83a      	bhi.n	8000638 <CMDArray_Init+0xc8>
 80005c2:	a201      	add	r2, pc, #4	; (adr r2, 80005c8 <CMDArray_Init+0x58>)
 80005c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005c8:	080005d9 	.word	0x080005d9
 80005cc:	080005f1 	.word	0x080005f1
 80005d0:	08000609 	.word	0x08000609
 80005d4:	08000621 	.word	0x08000621
	{
		case 0:
			printf("MY9221: 8-bit grayscale selected");
 80005d8:	489d      	ldr	r0, [pc, #628]	; (8000850 <CMDArray_Init+0x2e0>)
 80005da:	f002 fbcf 	bl	8002d7c <iprintf>
			CMDArray[8] = 0;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3320      	adds	r3, #32
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
			CMDArray[9] = 0;
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	3324      	adds	r3, #36	; 0x24
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
			break;
 80005ee:	e031      	b.n	8000654 <CMDArray_Init+0xe4>

		case 1:
			printf("MY9221: 12-bit grayscale selected");
 80005f0:	4898      	ldr	r0, [pc, #608]	; (8000854 <CMDArray_Init+0x2e4>)
 80005f2:	f002 fbc3 	bl	8002d7c <iprintf>
			CMDArray[8] = 1;
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	3320      	adds	r3, #32
 80005fa:	2201      	movs	r2, #1
 80005fc:	601a      	str	r2, [r3, #0]
			CMDArray[9] = 0;
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	3324      	adds	r3, #36	; 0x24
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
			break;
 8000606:	e025      	b.n	8000654 <CMDArray_Init+0xe4>

		case 2:
			printf("MY9221: 14-bit grayscale selected");
 8000608:	4893      	ldr	r0, [pc, #588]	; (8000858 <CMDArray_Init+0x2e8>)
 800060a:	f002 fbb7 	bl	8002d7c <iprintf>
			CMDArray[8] = 0;
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	3320      	adds	r3, #32
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
			CMDArray[9] = 1;
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	3324      	adds	r3, #36	; 0x24
 800061a:	2201      	movs	r2, #1
 800061c:	601a      	str	r2, [r3, #0]
			break;
 800061e:	e019      	b.n	8000654 <CMDArray_Init+0xe4>

		case 3:
			printf("MY9221: 16-bit grayscale selected");
 8000620:	488e      	ldr	r0, [pc, #568]	; (800085c <CMDArray_Init+0x2ec>)
 8000622:	f002 fbab 	bl	8002d7c <iprintf>
			CMDArray[8] = 1;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	3320      	adds	r3, #32
 800062a:	2201      	movs	r2, #1
 800062c:	601a      	str	r2, [r3, #0]
			CMDArray[9] = 1;
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	3324      	adds	r3, #36	; 0x24
 8000632:	2201      	movs	r2, #1
 8000634:	601a      	str	r2, [r3, #0]
			break;
 8000636:	e00d      	b.n	8000654 <CMDArray_Init+0xe4>

		default:
			printf("MY9221: GRAYSCALE BAD INPUT (CMDArray_Init)");
 8000638:	4889      	ldr	r0, [pc, #548]	; (8000860 <CMDArray_Init+0x2f0>)
 800063a:	f002 fb9f 	bl	8002d7c <iprintf>
			CMDArray[8] = -1;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	3320      	adds	r3, #32
 8000642:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000646:	601a      	str	r2, [r3, #0]
			CMDArray[9] = -1;
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	3324      	adds	r3, #36	; 0x24
 800064c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000650:	601a      	str	r2, [r3, #0]
			break;
 8000652:	bf00      	nop
	}

	switch (gck)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	2b07      	cmp	r3, #7
 8000658:	f200 8094 	bhi.w	8000784 <CMDArray_Init+0x214>
 800065c:	a201      	add	r2, pc, #4	; (adr r2, 8000664 <CMDArray_Init+0xf4>)
 800065e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000662:	bf00      	nop
 8000664:	08000685 	.word	0x08000685
 8000668:	080006a5 	.word	0x080006a5
 800066c:	080006c5 	.word	0x080006c5
 8000670:	080006e5 	.word	0x080006e5
 8000674:	08000705 	.word	0x08000705
 8000678:	08000725 	.word	0x08000725
 800067c:	08000745 	.word	0x08000745
 8000680:	08000765 	.word	0x08000765
	{
		case 0:
			printf("MY9221: original freq selected");
 8000684:	4877      	ldr	r0, [pc, #476]	; (8000864 <CMDArray_Init+0x2f4>)
 8000686:	f002 fb79 	bl	8002d7c <iprintf>
			CMDArray[5] = 0;
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	3314      	adds	r3, #20
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 0;
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	3318      	adds	r3, #24
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 0;
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	331c      	adds	r3, #28
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
			break;
 80006a2:	e07f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 1:
			printf("MY9221: original freq/2 selected");
 80006a4:	4870      	ldr	r0, [pc, #448]	; (8000868 <CMDArray_Init+0x2f8>)
 80006a6:	f002 fb69 	bl	8002d7c <iprintf>
			CMDArray[5] = 1;
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3314      	adds	r3, #20
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 0;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	3318      	adds	r3, #24
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 0;
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	331c      	adds	r3, #28
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
			break;
 80006c2:	e06f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 2:
			printf("MY9221: original freq/4 selected");
 80006c4:	4869      	ldr	r0, [pc, #420]	; (800086c <CMDArray_Init+0x2fc>)
 80006c6:	f002 fb59 	bl	8002d7c <iprintf>
			CMDArray[5] = 0;
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	3314      	adds	r3, #20
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 1;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	3318      	adds	r3, #24
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 0;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	331c      	adds	r3, #28
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
			break;
 80006e2:	e05f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 3:
			printf("MY9221: original freq/8 selected");
 80006e4:	4862      	ldr	r0, [pc, #392]	; (8000870 <CMDArray_Init+0x300>)
 80006e6:	f002 fb49 	bl	8002d7c <iprintf>
			CMDArray[5] = 1;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	3314      	adds	r3, #20
 80006ee:	2201      	movs	r2, #1
 80006f0:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 1;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	3318      	adds	r3, #24
 80006f6:	2201      	movs	r2, #1
 80006f8:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 0;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	331c      	adds	r3, #28
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
			break;
 8000702:	e04f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 4:
			printf("MY9221: original freq/16 selected");
 8000704:	485b      	ldr	r0, [pc, #364]	; (8000874 <CMDArray_Init+0x304>)
 8000706:	f002 fb39 	bl	8002d7c <iprintf>
			CMDArray[5] = 0;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	3314      	adds	r3, #20
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 0;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3318      	adds	r3, #24
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 1;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	331c      	adds	r3, #28
 800071e:	2201      	movs	r2, #1
 8000720:	601a      	str	r2, [r3, #0]
			break;
 8000722:	e03f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 5:
			printf("MY9221: original freq/64 selected");
 8000724:	4854      	ldr	r0, [pc, #336]	; (8000878 <CMDArray_Init+0x308>)
 8000726:	f002 fb29 	bl	8002d7c <iprintf>
			CMDArray[5] = 1;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	3314      	adds	r3, #20
 800072e:	2201      	movs	r2, #1
 8000730:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 0;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3318      	adds	r3, #24
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 1;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	331c      	adds	r3, #28
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
			break;
 8000742:	e02f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 6:
			printf("MY9221: original freq/128 selected");
 8000744:	484d      	ldr	r0, [pc, #308]	; (800087c <CMDArray_Init+0x30c>)
 8000746:	f002 fb19 	bl	8002d7c <iprintf>
			CMDArray[5] = 0;
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	3314      	adds	r3, #20
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 1;
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	3318      	adds	r3, #24
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 1;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	331c      	adds	r3, #28
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
			break;
 8000762:	e01f      	b.n	80007a4 <CMDArray_Init+0x234>

		case 7:
			printf("MY9221: original freq/256 selected");
 8000764:	4846      	ldr	r0, [pc, #280]	; (8000880 <CMDArray_Init+0x310>)
 8000766:	f002 fb09 	bl	8002d7c <iprintf>
			CMDArray[5] = 1;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	3314      	adds	r3, #20
 800076e:	2201      	movs	r2, #1
 8000770:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 1;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	3318      	adds	r3, #24
 8000776:	2201      	movs	r2, #1
 8000778:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 1;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	331c      	adds	r3, #28
 800077e:	2201      	movs	r2, #1
 8000780:	601a      	str	r2, [r3, #0]
			break;
 8000782:	e00f      	b.n	80007a4 <CMDArray_Init+0x234>

		default:
			printf("MY9221: INTERNAL OSCILLATOR BAD INPUT (CMDArray_Init)");
 8000784:	483f      	ldr	r0, [pc, #252]	; (8000884 <CMDArray_Init+0x314>)
 8000786:	f002 faf9 	bl	8002d7c <iprintf>
			CMDArray[5] = 1;
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	3314      	adds	r3, #20
 800078e:	2201      	movs	r2, #1
 8000790:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 1;
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3318      	adds	r3, #24
 8000796:	2201      	movs	r2, #1
 8000798:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 1;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	331c      	adds	r3, #28
 800079e:	2201      	movs	r2, #1
 80007a0:	601a      	str	r2, [r3, #0]
			break;
 80007a2:	bf00      	nop

	}

	switch (sep)
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d002      	beq.n	80007b0 <CMDArray_Init+0x240>
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d008      	beq.n	80007c0 <CMDArray_Init+0x250>
 80007ae:	e00f      	b.n	80007d0 <CMDArray_Init+0x260>
	{
		case 0:
			printf("MY9221: MY-PWM output waveform selected");
 80007b0:	4835      	ldr	r0, [pc, #212]	; (8000888 <CMDArray_Init+0x318>)
 80007b2:	f002 fae3 	bl	8002d7c <iprintf>
			CMDArray[4] = 0;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	3310      	adds	r3, #16
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
			break;
 80007be:	e010      	b.n	80007e2 <CMDArray_Init+0x272>

		case 1:
			printf("MY9221: APDM output waveform selected");
 80007c0:	4832      	ldr	r0, [pc, #200]	; (800088c <CMDArray_Init+0x31c>)
 80007c2:	f002 fadb 	bl	8002d7c <iprintf>
			CMDArray[4] = 1;
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	3310      	adds	r3, #16
 80007ca:	2201      	movs	r2, #1
 80007cc:	601a      	str	r2, [r3, #0]
			break;
 80007ce:	e008      	b.n	80007e2 <CMDArray_Init+0x272>

		default:
			printf("MY9221: OUTPUT WAVEFORM BAD INPUT (CMDArray_Init)");
 80007d0:	482f      	ldr	r0, [pc, #188]	; (8000890 <CMDArray_Init+0x320>)
 80007d2:	f002 fad3 	bl	8002d7c <iprintf>
			CMDArray[4] = -1;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3310      	adds	r3, #16
 80007da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007de:	601a      	str	r2, [r3, #0]
			break;
 80007e0:	bf00      	nop
	}

	switch (osc)
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <CMDArray_Init+0x27e>
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d008      	beq.n	80007fe <CMDArray_Init+0x28e>
 80007ec:	e01b      	b.n	8000826 <CMDArray_Init+0x2b6>
	{
		case 0:
			printf("MY9221: Internal oscillator selected");
 80007ee:	4829      	ldr	r0, [pc, #164]	; (8000894 <CMDArray_Init+0x324>)
 80007f0:	f002 fac4 	bl	8002d7c <iprintf>
			CMDArray[3] = 0;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	330c      	adds	r3, #12
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
			break;
 80007fc:	e01c      	b.n	8000838 <CMDArray_Init+0x2c8>

		case 1:
			printf("MY9221: External oscillator selected");
 80007fe:	4826      	ldr	r0, [pc, #152]	; (8000898 <CMDArray_Init+0x328>)
 8000800:	f002 fabc 	bl	8002d7c <iprintf>
			CMDArray[3] = 1;
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	330c      	adds	r3, #12
 8000808:	2201      	movs	r2, #1
 800080a:	601a      	str	r2, [r3, #0]
			CMDArray[7] = 0;
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	331c      	adds	r3, #28
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
			CMDArray[6] = 0;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3318      	adds	r3, #24
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
			CMDArray[5] = 0;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	3314      	adds	r3, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
			break;
 8000824:	e008      	b.n	8000838 <CMDArray_Init+0x2c8>

		default:
			printf("MY9221: GRAYSCALE CLOCK BAD INPUT (CMDArray_Init)");
 8000826:	481d      	ldr	r0, [pc, #116]	; (800089c <CMDArray_Init+0x32c>)
 8000828:	f002 faa8 	bl	8002d7c <iprintf>
			CMDArray[3] = -1;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	330c      	adds	r3, #12
 8000830:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000834:	601a      	str	r2, [r3, #0]
			break;
 8000836:	bf00      	nop
	}

	switch (pol)
 8000838:	6a3b      	ldr	r3, [r7, #32]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d030      	beq.n	80008a0 <CMDArray_Init+0x330>
 800083e:	2b01      	cmp	r3, #1
 8000840:	d036      	beq.n	80008b0 <CMDArray_Init+0x340>
 8000842:	e03d      	b.n	80008c0 <CMDArray_Init+0x350>
 8000844:	08003b5c 	.word	0x08003b5c
 8000848:	08003b78 	.word	0x08003b78
 800084c:	08003b94 	.word	0x08003b94
 8000850:	08003bbc 	.word	0x08003bbc
 8000854:	08003be0 	.word	0x08003be0
 8000858:	08003c04 	.word	0x08003c04
 800085c:	08003c28 	.word	0x08003c28
 8000860:	08003c4c 	.word	0x08003c4c
 8000864:	08003c78 	.word	0x08003c78
 8000868:	08003c98 	.word	0x08003c98
 800086c:	08003cbc 	.word	0x08003cbc
 8000870:	08003ce0 	.word	0x08003ce0
 8000874:	08003d04 	.word	0x08003d04
 8000878:	08003d28 	.word	0x08003d28
 800087c:	08003d4c 	.word	0x08003d4c
 8000880:	08003d70 	.word	0x08003d70
 8000884:	08003d94 	.word	0x08003d94
 8000888:	08003dcc 	.word	0x08003dcc
 800088c:	08003df4 	.word	0x08003df4
 8000890:	08003e1c 	.word	0x08003e1c
 8000894:	08003e50 	.word	0x08003e50
 8000898:	08003e78 	.word	0x08003e78
 800089c:	08003ea0 	.word	0x08003ea0
	{
		case 0:
			printf("MY9221: LED driver selected");
 80008a0:	4839      	ldr	r0, [pc, #228]	; (8000988 <CMDArray_Init+0x418>)
 80008a2:	f002 fa6b 	bl	8002d7c <iprintf>
			CMDArray[2] = 0;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	3308      	adds	r3, #8
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
			break;
 80008ae:	e010      	b.n	80008d2 <CMDArray_Init+0x362>

		case 1:
			printf("MY9221: MY-PWM/APDM selected");
 80008b0:	4836      	ldr	r0, [pc, #216]	; (800098c <CMDArray_Init+0x41c>)
 80008b2:	f002 fa63 	bl	8002d7c <iprintf>
			CMDArray[2] = 1;
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	3308      	adds	r3, #8
 80008ba:	2201      	movs	r2, #1
 80008bc:	601a      	str	r2, [r3, #0]
			break;
 80008be:	e008      	b.n	80008d2 <CMDArray_Init+0x362>

		default:
			printf("MY9221: OUTPUT POLARITY BAD INPUT (CMDArray_Init)");
 80008c0:	4833      	ldr	r0, [pc, #204]	; (8000990 <CMDArray_Init+0x420>)
 80008c2:	f002 fa5b 	bl	8002d7c <iprintf>
			CMDArray[2] = -1;
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3308      	adds	r3, #8
 80008ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80008ce:	601a      	str	r2, [r3, #0]
			break;
 80008d0:	bf00      	nop
	}

	switch (cntset)
 80008d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d002      	beq.n	80008de <CMDArray_Init+0x36e>
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d008      	beq.n	80008ee <CMDArray_Init+0x37e>
 80008dc:	e01d      	b.n	800091a <CMDArray_Init+0x3aa>
	{
		case 0:
			printf("MY9221: Free running mode selected");
 80008de:	482d      	ldr	r0, [pc, #180]	; (8000994 <CMDArray_Init+0x424>)
 80008e0:	f002 fa4c 	bl	8002d7c <iprintf>
			CMDArray[1] = 0;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	3304      	adds	r3, #4
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
			break;
 80008ec:	e01e      	b.n	800092c <CMDArray_Init+0x3bc>

		case 1:
			if (CMDArray[3] != 1)
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	330c      	adds	r3, #12
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d008      	beq.n	800090a <CMDArray_Init+0x39a>
			{
				printf("MY9221: MODE BAD INPUT (CMDArray_Init) [osc needs to be 1!]");
 80008f8:	4827      	ldr	r0, [pc, #156]	; (8000998 <CMDArray_Init+0x428>)
 80008fa:	f002 fa3f 	bl	8002d7c <iprintf>
				CMDArray[1] = -1;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	3304      	adds	r3, #4
 8000902:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000906:	601a      	str	r2, [r3, #0]
				break;
 8000908:	e010      	b.n	800092c <CMDArray_Init+0x3bc>
			}
			printf("MY9221: Counter reset mode selected");
 800090a:	4824      	ldr	r0, [pc, #144]	; (800099c <CMDArray_Init+0x42c>)
 800090c:	f002 fa36 	bl	8002d7c <iprintf>
			CMDArray[1] = 1;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3304      	adds	r3, #4
 8000914:	2201      	movs	r2, #1
 8000916:	601a      	str	r2, [r3, #0]
			break;
 8000918:	e008      	b.n	800092c <CMDArray_Init+0x3bc>

		default:
			printf("MY9221: MODE BAD INPUT (CMDArray_Init)");
 800091a:	4821      	ldr	r0, [pc, #132]	; (80009a0 <CMDArray_Init+0x430>)
 800091c:	f002 fa2e 	bl	8002d7c <iprintf>
			CMDArray[1] = -1;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	3304      	adds	r3, #4
 8000924:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000928:	601a      	str	r2, [r3, #0]
			break;
 800092a:	bf00      	nop
	}

	switch (onest)
 800092c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800092e:	2b00      	cmp	r3, #0
 8000930:	d002      	beq.n	8000938 <CMDArray_Init+0x3c8>
 8000932:	2b01      	cmp	r3, #1
 8000934:	d007      	beq.n	8000946 <CMDArray_Init+0x3d6>
 8000936:	e01a      	b.n	800096e <CMDArray_Init+0x3fe>
	{
		case 0:
			printf("MY9221: Frame cycle repeat mode selected");
 8000938:	481a      	ldr	r0, [pc, #104]	; (80009a4 <CMDArray_Init+0x434>)
 800093a:	f002 fa1f 	bl	8002d7c <iprintf>
			CMDArray[0] = 0;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
			break;
 8000944:	e01b      	b.n	800097e <CMDArray_Init+0x40e>

		case 1:
			if (CMDArray[1] != 1)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	3304      	adds	r3, #4
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d007      	beq.n	8000960 <CMDArray_Init+0x3f0>
			{
				printf("MY9221: CNTSET NEEDS TO BE 1! (CMDArray_Init)");
 8000950:	4815      	ldr	r0, [pc, #84]	; (80009a8 <CMDArray_Init+0x438>)
 8000952:	f002 fa13 	bl	8002d7c <iprintf>
				CMDArray[0] = -1;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800095c:	601a      	str	r2, [r3, #0]
				break;
 800095e:	e00e      	b.n	800097e <CMDArray_Init+0x40e>
			}
			printf("MY9221: Frame cycle one-shot mode selected");
 8000960:	4812      	ldr	r0, [pc, #72]	; (80009ac <CMDArray_Init+0x43c>)
 8000962:	f002 fa0b 	bl	8002d7c <iprintf>
			CMDArray[0] = 1;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2201      	movs	r2, #1
 800096a:	601a      	str	r2, [r3, #0]
			break;
 800096c:	e007      	b.n	800097e <CMDArray_Init+0x40e>

		default:
			printf("MY9221: ONE-SHOT SELECT BAD INPUT (CMDArray_Init)");
 800096e:	4810      	ldr	r0, [pc, #64]	; (80009b0 <CMDArray_Init+0x440>)
 8000970:	f002 fa04 	bl	8002d7c <iprintf>
			CMDArray[0] = -1;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800097a:	601a      	str	r2, [r3, #0]
			break;
 800097c:	bf00      	nop
	}
}
 800097e:	bf00      	nop
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	08003ed4 	.word	0x08003ed4
 800098c:	08003ef0 	.word	0x08003ef0
 8000990:	08003f10 	.word	0x08003f10
 8000994:	08003f44 	.word	0x08003f44
 8000998:	08003f68 	.word	0x08003f68
 800099c:	08003fa4 	.word	0x08003fa4
 80009a0:	08003b94 	.word	0x08003b94
 80009a4:	08003fc8 	.word	0x08003fc8
 80009a8:	08003ff4 	.word	0x08003ff4
 80009ac:	08004024 	.word	0x08004024
 80009b0:	08004050 	.word	0x08004050

080009b4 <Grayscale_Init>:

void Grayscale_Init(int *GrArr, int bs, int *ClrArr)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60f8      	str	r0, [r7, #12]
 80009bc:	60b9      	str	r1, [r7, #8]
 80009be:	607a      	str	r2, [r7, #4]
	int GrayscaleBits;
	int Frame;
	int Bit;

	switch (bs)
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	2b03      	cmp	r3, #3
 80009c4:	d822      	bhi.n	8000a0c <Grayscale_Init+0x58>
 80009c6:	a201      	add	r2, pc, #4	; (adr r2, 80009cc <Grayscale_Init+0x18>)
 80009c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009cc:	080009dd 	.word	0x080009dd
 80009d0:	080009e9 	.word	0x080009e9
 80009d4:	080009f5 	.word	0x080009f5
 80009d8:	08000a01 	.word	0x08000a01
	{
		case 0:
			printf("MY9221: 8-bit grayscale selected");
 80009dc:	482a      	ldr	r0, [pc, #168]	; (8000a88 <Grayscale_Init+0xd4>)
 80009de:	f002 f9cd 	bl	8002d7c <iprintf>
			GrayscaleBits = 8;
 80009e2:	2308      	movs	r3, #8
 80009e4:	61fb      	str	r3, [r7, #28]
			break;
 80009e6:	e015      	b.n	8000a14 <Grayscale_Init+0x60>

		case 1:
			printf("MY9221: 12-bit grayscale selected");
 80009e8:	4828      	ldr	r0, [pc, #160]	; (8000a8c <Grayscale_Init+0xd8>)
 80009ea:	f002 f9c7 	bl	8002d7c <iprintf>
			GrayscaleBits = 12;
 80009ee:	230c      	movs	r3, #12
 80009f0:	61fb      	str	r3, [r7, #28]
			break;
 80009f2:	e00f      	b.n	8000a14 <Grayscale_Init+0x60>

		case 2:
			printf("MY9221: 14-bit grayscale selected");
 80009f4:	4826      	ldr	r0, [pc, #152]	; (8000a90 <Grayscale_Init+0xdc>)
 80009f6:	f002 f9c1 	bl	8002d7c <iprintf>
			GrayscaleBits = 14;
 80009fa:	230e      	movs	r3, #14
 80009fc:	61fb      	str	r3, [r7, #28]
			break;
 80009fe:	e009      	b.n	8000a14 <Grayscale_Init+0x60>

		case 3:
			printf("MY9221: 16-bit grayscale selected");
 8000a00:	4824      	ldr	r0, [pc, #144]	; (8000a94 <Grayscale_Init+0xe0>)
 8000a02:	f002 f9bb 	bl	8002d7c <iprintf>
			GrayscaleBits = 16;
 8000a06:	2310      	movs	r3, #16
 8000a08:	61fb      	str	r3, [r7, #28]
			break;
 8000a0a:	e003      	b.n	8000a14 <Grayscale_Init+0x60>

		default:
			printf("MY9221: GRAYSCALE BAD INPUT (Grayscale_Init)");
 8000a0c:	4822      	ldr	r0, [pc, #136]	; (8000a98 <Grayscale_Init+0xe4>)
 8000a0e:	f002 f9b5 	bl	8002d7c <iprintf>
			break;
 8000a12:	bf00      	nop
	}

	for (Frame = 11; Frame >= 0; --Frame)
 8000a14:	230b      	movs	r3, #11
 8000a16:	61bb      	str	r3, [r7, #24]
 8000a18:	e02e      	b.n	8000a78 <Grayscale_Init+0xc4>
	{
		for (Bit = 0; Bit < GrayscaleBits; ++Bit)
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	e00f      	b.n	8000a40 <Grayscale_Init+0x8c>
		{
			GrArr[Frame*16+Bit] = ClrArr[Bit];
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	441a      	add	r2, r3
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	0119      	lsls	r1, r3, #4
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	440b      	add	r3, r1
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	68f9      	ldr	r1, [r7, #12]
 8000a34:	440b      	add	r3, r1
 8000a36:	6812      	ldr	r2, [r2, #0]
 8000a38:	601a      	str	r2, [r3, #0]
		for (Bit = 0; Bit < GrayscaleBits; ++Bit)
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	617b      	str	r3, [r7, #20]
 8000a40:	697a      	ldr	r2, [r7, #20]
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	dbeb      	blt.n	8000a20 <Grayscale_Init+0x6c>
		}
		for (Bit = GrayscaleBits; Bit < (16-GrayscaleBits); ++Bit)
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	e00b      	b.n	8000a66 <Grayscale_Init+0xb2>
		{
			GrArr[Frame*16+Bit] = 0;
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	011a      	lsls	r2, r3, #4
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	4413      	add	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
		for (Bit = GrayscaleBits; Bit < (16-GrayscaleBits); ++Bit)
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	3301      	adds	r3, #1
 8000a64:	617b      	str	r3, [r7, #20]
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	f1c3 0310 	rsb	r3, r3, #16
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	dbed      	blt.n	8000a4e <Grayscale_Init+0x9a>
	for (Frame = 11; Frame >= 0; --Frame)
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	3b01      	subs	r3, #1
 8000a76:	61bb      	str	r3, [r7, #24]
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	dacd      	bge.n	8000a1a <Grayscale_Init+0x66>
		}

	}
}
 8000a7e:	bf00      	nop
 8000a80:	3720      	adds	r7, #32
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	08003bbc 	.word	0x08003bbc
 8000a8c:	08003be0 	.word	0x08003be0
 8000a90:	08003c04 	.word	0x08003c04
 8000a94:	08003c28 	.word	0x08003c28
 8000a98:	08004084 	.word	0x08004084

08000a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa2:	f000 fc07 	bl	80012b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  CMDArray_Init(CMDArray, hspd, bs, gck, sep, osc, pol, cntset, onest);
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	9304      	str	r3, [sp, #16]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	9303      	str	r3, [sp, #12]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	9302      	str	r3, [sp, #8]
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	9301      	str	r3, [sp, #4]
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	2300      	movs	r3, #0
 8000abc:	2200      	movs	r2, #0
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4811      	ldr	r0, [pc, #68]	; (8000b08 <main+0x6c>)
 8000ac2:	f7ff fd55 	bl	8000570 <CMDArray_Init>
  Grayscale_Init(GrayscaleArray, bs, ColorArray);
 8000ac6:	4a11      	ldr	r2, [pc, #68]	; (8000b0c <main+0x70>)
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4811      	ldr	r0, [pc, #68]	; (8000b10 <main+0x74>)
 8000acc:	f7ff ff72 	bl	80009b4 <Grayscale_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad0:	f000 f824 	bl	8000b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad4:	f000 f978 	bl	8000dc8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000ad8:	f000 f88a 	bl	8000bf0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000adc:	f000 f8fe 	bl	8000cdc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		// start the pwm
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	480c      	ldr	r0, [pc, #48]	; (8000b14 <main+0x78>)
 8000ae4:	f001 fbd0 	bl	8002288 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000ae8:	2100      	movs	r1, #0
 8000aea:	480b      	ldr	r0, [pc, #44]	; (8000b18 <main+0x7c>)
 8000aec:	f001 fbcc 	bl	8002288 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8000af0:	4808      	ldr	r0, [pc, #32]	; (8000b14 <main+0x78>)
 8000af2:	f001 fb70 	bl	80021d6 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  htim3.Instance->CCR1 = (int)(167 * 50 / 100);	//50% duty cycle
 8000af6:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <main+0x78>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2253      	movs	r2, #83	; 0x53
 8000afc:	635a      	str	r2, [r3, #52]	; 0x34
  htim4.Instance->CCR1 = (int)(335 * 50 / 100);
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <main+0x7c>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	22a7      	movs	r2, #167	; 0xa7
 8000b04:	635a      	str	r2, [r3, #52]	; 0x34
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <main+0x6a>
 8000b08:	200003dc 	.word	0x200003dc
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	200000dc 	.word	0x200000dc
 8000b14:	2000045c 	.word	0x2000045c
 8000b18:	2000041c 	.word	0x2000041c

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b094      	sub	sp, #80	; 0x50
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	f107 0320 	add.w	r3, r7, #32
 8000b26:	2230      	movs	r2, #48	; 0x30
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 f91e 	bl	8002d6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	4b28      	ldr	r3, [pc, #160]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	4a27      	ldr	r2, [pc, #156]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b50:	4b25      	ldr	r3, [pc, #148]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	4b22      	ldr	r3, [pc, #136]	; (8000bec <SystemClock_Config+0xd0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a21      	ldr	r2, [pc, #132]	; (8000bec <SystemClock_Config+0xd0>)
 8000b66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <SystemClock_Config+0xd0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b74:	607b      	str	r3, [r7, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b80:	2310      	movs	r3, #16
 8000b82:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b84:	2302      	movs	r3, #2
 8000b86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b8c:	2308      	movs	r3, #8
 8000b8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b90:	23a8      	movs	r3, #168	; 0xa8
 8000b92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000b98:	2305      	movs	r3, #5
 8000b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9c:	f107 0320 	add.w	r3, r7, #32
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 febf 	bl	8001924 <HAL_RCC_OscConfig>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000bac:	f000 f96c 	bl	8000e88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	2105      	movs	r1, #5
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f001 f918 	bl	8001e04 <HAL_RCC_ClockConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000bda:	f000 f955 	bl	8000e88 <Error_Handler>
  }
}
 8000bde:	bf00      	nop
 8000be0:	3750      	adds	r7, #80	; 0x50
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40007000 	.word	0x40007000

08000bf0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08e      	sub	sp, #56	; 0x38
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c04:	f107 0320 	add.w	r3, r7, #32
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
 8000c1c:	615a      	str	r2, [r3, #20]
 8000c1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c20:	4b2c      	ldr	r3, [pc, #176]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c22:	4a2d      	ldr	r2, [pc, #180]	; (8000cd8 <MX_TIM3_Init+0xe8>)
 8000c24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c26:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2c:	4b29      	ldr	r3, [pc, #164]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 168-1;
 8000c32:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c34:	22a7      	movs	r2, #167	; 0xa7
 8000c36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c38:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c3e:	4b25      	ldr	r3, [pc, #148]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c40:	2280      	movs	r2, #128	; 0x80
 8000c42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c44:	4823      	ldr	r0, [pc, #140]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c46:	f001 fa9b 	bl	8002180 <HAL_TIM_Base_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000c50:	f000 f91a 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	481c      	ldr	r0, [pc, #112]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c62:	f001 fc15 	bl	8002490 <HAL_TIM_ConfigClockSource>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000c6c:	f000 f90c 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c70:	4818      	ldr	r0, [pc, #96]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c72:	f001 fad4 	bl	800221e <HAL_TIM_PWM_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000c7c:	f000 f904 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c88:	f107 0320 	add.w	r3, r7, #32
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4811      	ldr	r0, [pc, #68]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000c90:	f001 ffc6 	bl	8002c20 <HAL_TIMEx_MasterConfigSynchronization>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000c9a:	f000 f8f5 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c9e:	2360      	movs	r3, #96	; 0x60
 8000ca0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000caa:	2304      	movs	r3, #4
 8000cac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4807      	ldr	r0, [pc, #28]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000cb6:	f001 fb25 	bl	8002304 <HAL_TIM_PWM_ConfigChannel>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000cc0:	f000 f8e2 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000cc4:	4803      	ldr	r0, [pc, #12]	; (8000cd4 <MX_TIM3_Init+0xe4>)
 8000cc6:	f000 f949 	bl	8000f5c <HAL_TIM_MspPostInit>

}
 8000cca:	bf00      	nop
 8000ccc:	3738      	adds	r7, #56	; 0x38
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000045c 	.word	0x2000045c
 8000cd8:	40000400 	.word	0x40000400

08000cdc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08e      	sub	sp, #56	; 0x38
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	f107 0320 	add.w	r3, r7, #32
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
 8000d08:	615a      	str	r2, [r3, #20]
 8000d0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d0c:	4b2c      	ldr	r3, [pc, #176]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d0e:	4a2d      	ldr	r2, [pc, #180]	; (8000dc4 <MX_TIM4_Init+0xe8>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d12:	4b2b      	ldr	r3, [pc, #172]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b29      	ldr	r3, [pc, #164]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 336-1;
 8000d1e:	4b28      	ldr	r3, [pc, #160]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d20:	f240 124f 	movw	r2, #335	; 0x14f
 8000d24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d26:	4b26      	ldr	r3, [pc, #152]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d2c:	4b24      	ldr	r3, [pc, #144]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d2e:	2280      	movs	r2, #128	; 0x80
 8000d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000d32:	4823      	ldr	r0, [pc, #140]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d34:	f001 fa24 	bl	8002180 <HAL_TIM_Base_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000d3e:	f000 f8a3 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d46:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	481c      	ldr	r0, [pc, #112]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d50:	f001 fb9e 	bl	8002490 <HAL_TIM_ConfigClockSource>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000d5a:	f000 f895 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d5e:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d60:	f001 fa5d 	bl	800221e <HAL_TIM_PWM_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000d6a:	f000 f88d 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d76:	f107 0320 	add.w	r3, r7, #32
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000d7e:	f001 ff4f 	bl	8002c20 <HAL_TIMEx_MasterConfigSynchronization>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000d88:	f000 f87e 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d8c:	2360      	movs	r3, #96	; 0x60
 8000d8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000d98:	2304      	movs	r3, #4
 8000d9a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	4619      	mov	r1, r3
 8000da2:	4807      	ldr	r0, [pc, #28]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000da4:	f001 faae 	bl	8002304 <HAL_TIM_PWM_ConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000dae:	f000 f86b 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000db2:	4803      	ldr	r0, [pc, #12]	; (8000dc0 <MX_TIM4_Init+0xe4>)
 8000db4:	f000 f8d2 	bl	8000f5c <HAL_TIM_MspPostInit>

}
 8000db8:	bf00      	nop
 8000dba:	3738      	adds	r7, #56	; 0x38
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	2000041c 	.word	0x2000041c
 8000dc4:	40000800 	.word	0x40000800

08000dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	4b27      	ldr	r3, [pc, #156]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a26      	ldr	r2, [pc, #152]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b24      	ldr	r3, [pc, #144]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0304 	and.w	r3, r3, #4
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	4b20      	ldr	r3, [pc, #128]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	4a1f      	ldr	r2, [pc, #124]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0a:	4b1d      	ldr	r3, [pc, #116]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	603b      	str	r3, [r7, #0]
 8000e1a:	4b19      	ldr	r3, [pc, #100]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a18      	ldr	r2, [pc, #96]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e20:	f043 0308 	orr.w	r3, r3, #8
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <MX_GPIO_Init+0xb8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e38:	4812      	ldr	r0, [pc, #72]	; (8000e84 <MX_GPIO_Init+0xbc>)
 8000e3a:	f000 fd59 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e44:	2300      	movs	r3, #0
 8000e46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	4619      	mov	r1, r3
 8000e52:	480c      	ldr	r0, [pc, #48]	; (8000e84 <MX_GPIO_Init+0xbc>)
 8000e54:	f000 fbb2 	bl	80015bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4804      	ldr	r0, [pc, #16]	; (8000e84 <MX_GPIO_Init+0xbc>)
 8000e72:	f000 fba3 	bl	80015bc <HAL_GPIO_Init>

}
 8000e76:	bf00      	nop
 8000e78:	3720      	adds	r7, #32
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020800 	.word	0x40020800

08000e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <Error_Handler+0x6>

08000e90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	607b      	str	r3, [r7, #4]
 8000e9a:	4b10      	ldr	r3, [pc, #64]	; (8000edc <HAL_MspInit+0x4c>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9e:	4a0f      	ldr	r2, [pc, #60]	; (8000edc <HAL_MspInit+0x4c>)
 8000ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <HAL_MspInit+0x4c>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <HAL_MspInit+0x4c>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eba:	4a08      	ldr	r2, [pc, #32]	; (8000edc <HAL_MspInit+0x4c>)
 8000ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_MspInit+0x4c>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eca:	603b      	str	r3, [r7, #0]
 8000ecc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ece:	2007      	movs	r0, #7
 8000ed0:	f000 fb32 	bl	8001538 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40023800 	.word	0x40023800

08000ee0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a18      	ldr	r2, [pc, #96]	; (8000f50 <HAL_TIM_Base_MspInit+0x70>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d116      	bne.n	8000f20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	4a16      	ldr	r2, [pc, #88]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	6413      	str	r3, [r2, #64]	; 0x40
 8000f02:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	201d      	movs	r0, #29
 8000f14:	f000 fb1b 	bl	800154e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f18:	201d      	movs	r0, #29
 8000f1a:	f000 fb34 	bl	8001586 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f1e:	e012      	b.n	8000f46 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0c      	ldr	r2, [pc, #48]	; (8000f58 <HAL_TIM_Base_MspInit+0x78>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d10d      	bne.n	8000f46 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	4a08      	ldr	r2, [pc, #32]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_TIM_Base_MspInit+0x74>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40000400 	.word	0x40000400
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40000800 	.word	0x40000800

08000f5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08a      	sub	sp, #40	; 0x28
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a24      	ldr	r2, [pc, #144]	; (800100c <HAL_TIM_MspPostInit+0xb0>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d11e      	bne.n	8000fbc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	4b23      	ldr	r3, [pc, #140]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	4a22      	ldr	r2, [pc, #136]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f9a:	2340      	movs	r3, #64	; 0x40
 8000f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000faa:	2302      	movs	r3, #2
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4817      	ldr	r0, [pc, #92]	; (8001014 <HAL_TIM_MspPostInit+0xb8>)
 8000fb6:	f000 fb01 	bl	80015bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000fba:	e023      	b.n	8001004 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a15      	ldr	r2, [pc, #84]	; (8001018 <HAL_TIM_MspPostInit+0xbc>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d11e      	bne.n	8001004 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	4b11      	ldr	r3, [pc, #68]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a10      	ldr	r2, [pc, #64]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000fd0:	f043 0308 	orr.w	r3, r3, #8
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <HAL_TIM_MspPostInit+0xb4>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4807      	ldr	r0, [pc, #28]	; (800101c <HAL_TIM_MspPostInit+0xc0>)
 8001000:	f000 fadc 	bl	80015bc <HAL_GPIO_Init>
}
 8001004:	bf00      	nop
 8001006:	3728      	adds	r7, #40	; 0x28
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40000400 	.word	0x40000400
 8001010:	40023800 	.word	0x40023800
 8001014:	40020000 	.word	0x40020000
 8001018:	40000800 	.word	0x40000800
 800101c:	40020c00 	.word	0x40020c00

08001020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001024:	e7fe      	b.n	8001024 <NMI_Handler+0x4>

08001026 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800102a:	e7fe      	b.n	800102a <HardFault_Handler+0x4>

0800102c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001030:	e7fe      	b.n	8001030 <MemManage_Handler+0x4>

08001032 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001036:	e7fe      	b.n	8001036 <BusFault_Handler+0x4>

08001038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103c:	e7fe      	b.n	800103c <UsageFault_Handler+0x4>

0800103e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800106c:	f000 f974 	bl	8001358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}

08001074 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_IT(&htim3,TIM_IT_UPDATE);
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <TIM3_IRQHandler+0x68>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f06f 0201 	mvn.w	r2, #1
 8001080:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN TIM3_IRQn 0 */
  //GPIOC->ODR ^= (1<<9);
  //GPIOC->ODR = ((TestArray[TestCounter])<<9);

  if (TestArray[TestCounter] == 1)
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <TIM3_IRQHandler+0x6c>)
 8001084:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001088:	461a      	mov	r2, r3
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <TIM3_IRQHandler+0x70>)
 800108c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d104      	bne.n	800109e <TIM3_IRQHandler+0x2a>
  {
	  GPIOC->BSRR = (1<<9);
 8001094:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <TIM3_IRQHandler+0x74>)
 8001096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800109a:	619a      	str	r2, [r3, #24]
 800109c:	e003      	b.n	80010a6 <TIM3_IRQHandler+0x32>
  }
  else
	  GPIOC->BSRR = (1<<25);
 800109e:	4b12      	ldr	r3, [pc, #72]	; (80010e8 <TIM3_IRQHandler+0x74>)
 80010a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010a4:	619a      	str	r2, [r3, #24]


  TestCounter++;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <TIM3_IRQHandler+0x6c>)
 80010a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	3301      	adds	r3, #1
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <TIM3_IRQHandler+0x6c>)
 80010b6:	801a      	strh	r2, [r3, #0]
  TestCounter = TestCounter%8;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <TIM3_IRQHandler+0x6c>)
 80010ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010be:	425a      	negs	r2, r3
 80010c0:	f003 0307 	and.w	r3, r3, #7
 80010c4:	f002 0207 	and.w	r2, r2, #7
 80010c8:	bf58      	it	pl
 80010ca:	4253      	negpl	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <TIM3_IRQHandler+0x6c>)
 80010d0:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TIM3_IRQn 1 */
  //__HAL_TIM_CLEAR_IT(&htim3,TIM_IT_UPDATE);


  /* USER CODE END TIM3_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	2000045c 	.word	0x2000045c
 80010e0:	200000cc 	.word	0x200000cc
 80010e4:	20000020 	.word	0x20000020
 80010e8:	40020800 	.word	0x40020800

080010ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	e00a      	b.n	8001114 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010fe:	f3af 8000 	nop.w
 8001102:	4601      	mov	r1, r0
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	1c5a      	adds	r2, r3, #1
 8001108:	60ba      	str	r2, [r7, #8]
 800110a:	b2ca      	uxtb	r2, r1
 800110c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	3301      	adds	r3, #1
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	429a      	cmp	r2, r3
 800111a:	dbf0      	blt.n	80010fe <_read+0x12>
	}

return len;
 800111c:	687b      	ldr	r3, [r7, #4]
}
 800111e:	4618      	mov	r0, r3
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b086      	sub	sp, #24
 800112a:	af00      	add	r7, sp, #0
 800112c:	60f8      	str	r0, [r7, #12]
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	e009      	b.n	800114c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	1c5a      	adds	r2, r3, #1
 800113c:	60ba      	str	r2, [r7, #8]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3301      	adds	r3, #1
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	697a      	ldr	r2, [r7, #20]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	429a      	cmp	r2, r3
 8001152:	dbf1      	blt.n	8001138 <_write+0x12>
	}
	return len;
 8001154:	687b      	ldr	r3, [r7, #4]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <_close>:

int _close(int file)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
	return -1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001176:	b480      	push	{r7}
 8001178:	b083      	sub	sp, #12
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001186:	605a      	str	r2, [r3, #4]
	return 0;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <_isatty>:

int _isatty(int file)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
	return 1;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
	return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d0:	4a14      	ldr	r2, [pc, #80]	; (8001224 <_sbrk+0x5c>)
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <_sbrk+0x60>)
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011dc:	4b13      	ldr	r3, [pc, #76]	; (800122c <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d102      	bne.n	80011ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <_sbrk+0x64>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <_sbrk+0x68>)
 80011e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d207      	bcs.n	8001208 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f8:	f001 fd8e 	bl	8002d18 <__errno>
 80011fc:	4602      	mov	r2, r0
 80011fe:	230c      	movs	r3, #12
 8001200:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001202:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001206:	e009      	b.n	800121c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <_sbrk+0x64>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	4a05      	ldr	r2, [pc, #20]	; (800122c <_sbrk+0x64>)
 8001218:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800121a:	68fb      	ldr	r3, [r7, #12]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20020000 	.word	0x20020000
 8001228:	00000400 	.word	0x00000400
 800122c:	200000d0 	.word	0x200000d0
 8001230:	200004a8 	.word	0x200004a8

08001234 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <SystemInit+0x28>)
 800123a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800123e:	4a07      	ldr	r2, [pc, #28]	; (800125c <SystemInit+0x28>)
 8001240:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001244:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001248:	4b04      	ldr	r3, [pc, #16]	; (800125c <SystemInit+0x28>)
 800124a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800124e:	609a      	str	r2, [r3, #8]
#endif
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001260:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001298 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001264:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001266:	e003      	b.n	8001270 <LoopCopyDataInit>

08001268 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800126a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800126c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800126e:	3104      	adds	r1, #4

08001270 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001270:	480b      	ldr	r0, [pc, #44]	; (80012a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001274:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001276:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001278:	d3f6      	bcc.n	8001268 <CopyDataInit>
  ldr  r2, =_sbss
 800127a:	4a0b      	ldr	r2, [pc, #44]	; (80012a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800127c:	e002      	b.n	8001284 <LoopFillZerobss>

0800127e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800127e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001280:	f842 3b04 	str.w	r3, [r2], #4

08001284 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001286:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001288:	d3f9      	bcc.n	800127e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800128a:	f7ff ffd3 	bl	8001234 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128e:	f001 fd49 	bl	8002d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001292:	f7ff fc03 	bl	8000a9c <main>
  bx  lr    
 8001296:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001298:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800129c:	0800416c 	.word	0x0800416c
  ldr  r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012a4:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 80012a8:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 80012ac:	200004a4 	.word	0x200004a4

080012b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b0:	e7fe      	b.n	80012b0 <ADC_IRQHandler>
	...

080012b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012b8:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <HAL_Init+0x40>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a0d      	ldr	r2, [pc, #52]	; (80012f4 <HAL_Init+0x40>)
 80012be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <HAL_Init+0x40>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0a      	ldr	r2, [pc, #40]	; (80012f4 <HAL_Init+0x40>)
 80012ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <HAL_Init+0x40>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a07      	ldr	r2, [pc, #28]	; (80012f4 <HAL_Init+0x40>)
 80012d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012dc:	2003      	movs	r0, #3
 80012de:	f000 f92b 	bl	8001538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 f808 	bl	80012f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e8:	f7ff fdd2 	bl	8000e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40023c00 	.word	0x40023c00

080012f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_InitTick+0x54>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <HAL_InitTick+0x58>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800130e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001312:	fbb2 f3f3 	udiv	r3, r2, r3
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f943 	bl	80015a2 <HAL_SYSTICK_Config>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e00e      	b.n	8001344 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b0f      	cmp	r3, #15
 800132a:	d80a      	bhi.n	8001342 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800132c:	2200      	movs	r2, #0
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001334:	f000 f90b 	bl	800154e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001338:	4a06      	ldr	r2, [pc, #24]	; (8001354 <HAL_InitTick+0x5c>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	e000      	b.n	8001344 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
}
 8001344:	4618      	mov	r0, r3
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000040 	.word	0x20000040
 8001350:	20000048 	.word	0x20000048
 8001354:	20000044 	.word	0x20000044

08001358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800135c:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_IncTick+0x20>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	461a      	mov	r2, r3
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <HAL_IncTick+0x24>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4413      	add	r3, r2
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <HAL_IncTick+0x24>)
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000048 	.word	0x20000048
 800137c:	2000049c 	.word	0x2000049c

08001380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return uwTick;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <HAL_GetTick+0x14>)
 8001386:	681b      	ldr	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	2000049c 	.word	0x2000049c

08001398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ae:	68ba      	ldr	r2, [r7, #8]
 80013b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b4:	4013      	ands	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ca:	4a04      	ldr	r2, [pc, #16]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	60d3      	str	r3, [r2, #12]
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e4:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <__NVIC_GetPriorityGrouping+0x18>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	f003 0307 	and.w	r3, r3, #7
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	2b00      	cmp	r3, #0
 800140c:	db0b      	blt.n	8001426 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	f003 021f 	and.w	r2, r3, #31
 8001414:	4907      	ldr	r1, [pc, #28]	; (8001434 <__NVIC_EnableIRQ+0x38>)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	095b      	lsrs	r3, r3, #5
 800141c:	2001      	movs	r0, #1
 800141e:	fa00 f202 	lsl.w	r2, r0, r2
 8001422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000e100 	.word	0xe000e100

08001438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	6039      	str	r1, [r7, #0]
 8001442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001448:	2b00      	cmp	r3, #0
 800144a:	db0a      	blt.n	8001462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	b2da      	uxtb	r2, r3
 8001450:	490c      	ldr	r1, [pc, #48]	; (8001484 <__NVIC_SetPriority+0x4c>)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	0112      	lsls	r2, r2, #4
 8001458:	b2d2      	uxtb	r2, r2
 800145a:	440b      	add	r3, r1
 800145c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001460:	e00a      	b.n	8001478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4908      	ldr	r1, [pc, #32]	; (8001488 <__NVIC_SetPriority+0x50>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	f003 030f 	and.w	r3, r3, #15
 800146e:	3b04      	subs	r3, #4
 8001470:	0112      	lsls	r2, r2, #4
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	440b      	add	r3, r1
 8001476:	761a      	strb	r2, [r3, #24]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000e100 	.word	0xe000e100
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800148c:	b480      	push	{r7}
 800148e:	b089      	sub	sp, #36	; 0x24
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f1c3 0307 	rsb	r3, r3, #7
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	bf28      	it	cs
 80014aa:	2304      	movcs	r3, #4
 80014ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3304      	adds	r3, #4
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	d902      	bls.n	80014bc <NVIC_EncodePriority+0x30>
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3b03      	subs	r3, #3
 80014ba:	e000      	b.n	80014be <NVIC_EncodePriority+0x32>
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43da      	mvns	r2, r3
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	401a      	ands	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	43d9      	mvns	r1, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	4313      	orrs	r3, r2
         );
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3724      	adds	r7, #36	; 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3b01      	subs	r3, #1
 8001500:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001504:	d301      	bcc.n	800150a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001506:	2301      	movs	r3, #1
 8001508:	e00f      	b.n	800152a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800150a:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <SysTick_Config+0x40>)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3b01      	subs	r3, #1
 8001510:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001512:	210f      	movs	r1, #15
 8001514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001518:	f7ff ff8e 	bl	8001438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <SysTick_Config+0x40>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001522:	4b04      	ldr	r3, [pc, #16]	; (8001534 <SysTick_Config+0x40>)
 8001524:	2207      	movs	r2, #7
 8001526:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	e000e010 	.word	0xe000e010

08001538 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff ff29 	bl	8001398 <__NVIC_SetPriorityGrouping>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154e:	b580      	push	{r7, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001560:	f7ff ff3e 	bl	80013e0 <__NVIC_GetPriorityGrouping>
 8001564:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	6978      	ldr	r0, [r7, #20]
 800156c:	f7ff ff8e 	bl	800148c <NVIC_EncodePriority>
 8001570:	4602      	mov	r2, r0
 8001572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff5d 	bl	8001438 <__NVIC_SetPriority>
}
 800157e:	bf00      	nop
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff31 	bl	80013fc <__NVIC_EnableIRQ>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffa2 	bl	80014f4 <SysTick_Config>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	e16b      	b.n	80018b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015d8:	2201      	movs	r2, #1
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	697a      	ldr	r2, [r7, #20]
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f040 815a 	bne.w	80018aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d00b      	beq.n	8001616 <HAL_GPIO_Init+0x5a>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d007      	beq.n	8001616 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800160a:	2b11      	cmp	r3, #17
 800160c:	d003      	beq.n	8001616 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b12      	cmp	r3, #18
 8001614:	d130      	bne.n	8001678 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	2203      	movs	r2, #3
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43db      	mvns	r3, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4013      	ands	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68da      	ldr	r2, [r3, #12]
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4313      	orrs	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800164c:	2201      	movs	r2, #1
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4013      	ands	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	091b      	lsrs	r3, r3, #4
 8001662:	f003 0201 	and.w	r2, r3, #1
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	2203      	movs	r2, #3
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	689a      	ldr	r2, [r3, #8]
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d003      	beq.n	80016b8 <HAL_GPIO_Init+0xfc>
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b12      	cmp	r3, #18
 80016b6:	d123      	bne.n	8001700 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	08da      	lsrs	r2, r3, #3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3208      	adds	r2, #8
 80016c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	220f      	movs	r2, #15
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	08da      	lsrs	r2, r3, #3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3208      	adds	r2, #8
 80016fa:	69b9      	ldr	r1, [r7, #24]
 80016fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	2203      	movs	r2, #3
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0203 	and.w	r2, r3, #3
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	f000 80b4 	beq.w	80018aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	4b5f      	ldr	r3, [pc, #380]	; (80018c4 <HAL_GPIO_Init+0x308>)
 8001748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174a:	4a5e      	ldr	r2, [pc, #376]	; (80018c4 <HAL_GPIO_Init+0x308>)
 800174c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001750:	6453      	str	r3, [r2, #68]	; 0x44
 8001752:	4b5c      	ldr	r3, [pc, #368]	; (80018c4 <HAL_GPIO_Init+0x308>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800175e:	4a5a      	ldr	r2, [pc, #360]	; (80018c8 <HAL_GPIO_Init+0x30c>)
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	089b      	lsrs	r3, r3, #2
 8001764:	3302      	adds	r3, #2
 8001766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	220f      	movs	r2, #15
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4013      	ands	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a51      	ldr	r2, [pc, #324]	; (80018cc <HAL_GPIO_Init+0x310>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d02b      	beq.n	80017e2 <HAL_GPIO_Init+0x226>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a50      	ldr	r2, [pc, #320]	; (80018d0 <HAL_GPIO_Init+0x314>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d025      	beq.n	80017de <HAL_GPIO_Init+0x222>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a4f      	ldr	r2, [pc, #316]	; (80018d4 <HAL_GPIO_Init+0x318>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d01f      	beq.n	80017da <HAL_GPIO_Init+0x21e>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a4e      	ldr	r2, [pc, #312]	; (80018d8 <HAL_GPIO_Init+0x31c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d019      	beq.n	80017d6 <HAL_GPIO_Init+0x21a>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a4d      	ldr	r2, [pc, #308]	; (80018dc <HAL_GPIO_Init+0x320>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d013      	beq.n	80017d2 <HAL_GPIO_Init+0x216>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a4c      	ldr	r2, [pc, #304]	; (80018e0 <HAL_GPIO_Init+0x324>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d00d      	beq.n	80017ce <HAL_GPIO_Init+0x212>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4b      	ldr	r2, [pc, #300]	; (80018e4 <HAL_GPIO_Init+0x328>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d007      	beq.n	80017ca <HAL_GPIO_Init+0x20e>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4a      	ldr	r2, [pc, #296]	; (80018e8 <HAL_GPIO_Init+0x32c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d101      	bne.n	80017c6 <HAL_GPIO_Init+0x20a>
 80017c2:	2307      	movs	r3, #7
 80017c4:	e00e      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017c6:	2308      	movs	r3, #8
 80017c8:	e00c      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017ca:	2306      	movs	r3, #6
 80017cc:	e00a      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017ce:	2305      	movs	r3, #5
 80017d0:	e008      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017d2:	2304      	movs	r3, #4
 80017d4:	e006      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017d6:	2303      	movs	r3, #3
 80017d8:	e004      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017da:	2302      	movs	r3, #2
 80017dc:	e002      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <HAL_GPIO_Init+0x228>
 80017e2:	2300      	movs	r3, #0
 80017e4:	69fa      	ldr	r2, [r7, #28]
 80017e6:	f002 0203 	and.w	r2, r2, #3
 80017ea:	0092      	lsls	r2, r2, #2
 80017ec:	4093      	lsls	r3, r2
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017f4:	4934      	ldr	r1, [pc, #208]	; (80018c8 <HAL_GPIO_Init+0x30c>)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	089b      	lsrs	r3, r3, #2
 80017fa:	3302      	adds	r3, #2
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001802:	4b3a      	ldr	r3, [pc, #232]	; (80018ec <HAL_GPIO_Init+0x330>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	43db      	mvns	r3, r3
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	4013      	ands	r3, r2
 8001810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001826:	4a31      	ldr	r2, [pc, #196]	; (80018ec <HAL_GPIO_Init+0x330>)
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800182c:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_GPIO_Init+0x330>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001850:	4a26      	ldr	r2, [pc, #152]	; (80018ec <HAL_GPIO_Init+0x330>)
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001856:	4b25      	ldr	r3, [pc, #148]	; (80018ec <HAL_GPIO_Init+0x330>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800187a:	4a1c      	ldr	r2, [pc, #112]	; (80018ec <HAL_GPIO_Init+0x330>)
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001880:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <HAL_GPIO_Init+0x330>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018a4:	4a11      	ldr	r2, [pc, #68]	; (80018ec <HAL_GPIO_Init+0x330>)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3301      	adds	r3, #1
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	2b0f      	cmp	r3, #15
 80018b4:	f67f ae90 	bls.w	80015d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018b8:	bf00      	nop
 80018ba:	3724      	adds	r7, #36	; 0x24
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40013800 	.word	0x40013800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020400 	.word	0x40020400
 80018d4:	40020800 	.word	0x40020800
 80018d8:	40020c00 	.word	0x40020c00
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40021400 	.word	0x40021400
 80018e4:	40021800 	.word	0x40021800
 80018e8:	40021c00 	.word	0x40021c00
 80018ec:	40013c00 	.word	0x40013c00

080018f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
 80018fc:	4613      	mov	r3, r2
 80018fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001900:	787b      	ldrb	r3, [r7, #1]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001906:	887a      	ldrh	r2, [r7, #2]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800190c:	e003      	b.n	8001916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800190e:	887b      	ldrh	r3, [r7, #2]
 8001910:	041a      	lsls	r2, r3, #16
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	619a      	str	r2, [r3, #24]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e25b      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	d075      	beq.n	8001a2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001942:	4ba3      	ldr	r3, [pc, #652]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 030c 	and.w	r3, r3, #12
 800194a:	2b04      	cmp	r3, #4
 800194c:	d00c      	beq.n	8001968 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800194e:	4ba0      	ldr	r3, [pc, #640]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001956:	2b08      	cmp	r3, #8
 8001958:	d112      	bne.n	8001980 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800195a:	4b9d      	ldr	r3, [pc, #628]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001962:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001966:	d10b      	bne.n	8001980 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001968:	4b99      	ldr	r3, [pc, #612]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d05b      	beq.n	8001a2c <HAL_RCC_OscConfig+0x108>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d157      	bne.n	8001a2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e236      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001988:	d106      	bne.n	8001998 <HAL_RCC_OscConfig+0x74>
 800198a:	4b91      	ldr	r3, [pc, #580]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a90      	ldr	r2, [pc, #576]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	e01d      	b.n	80019d4 <HAL_RCC_OscConfig+0xb0>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0x98>
 80019a2:	4b8b      	ldr	r3, [pc, #556]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a8a      	ldr	r2, [pc, #552]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	4b88      	ldr	r3, [pc, #544]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a87      	ldr	r2, [pc, #540]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e00b      	b.n	80019d4 <HAL_RCC_OscConfig+0xb0>
 80019bc:	4b84      	ldr	r3, [pc, #528]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a83      	ldr	r2, [pc, #524]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	4b81      	ldr	r3, [pc, #516]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a80      	ldr	r2, [pc, #512]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d013      	beq.n	8001a04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019dc:	f7ff fcd0 	bl	8001380 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019e4:	f7ff fccc 	bl	8001380 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b64      	cmp	r3, #100	; 0x64
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e1fb      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	4b76      	ldr	r3, [pc, #472]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0xc0>
 8001a02:	e014      	b.n	8001a2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a04:	f7ff fcbc 	bl	8001380 <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a0c:	f7ff fcb8 	bl	8001380 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b64      	cmp	r3, #100	; 0x64
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e1e7      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a1e:	4b6c      	ldr	r3, [pc, #432]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0xe8>
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d063      	beq.n	8001b02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a3a:	4b65      	ldr	r3, [pc, #404]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00b      	beq.n	8001a5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a46:	4b62      	ldr	r3, [pc, #392]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a4e:	2b08      	cmp	r3, #8
 8001a50:	d11c      	bne.n	8001a8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a52:	4b5f      	ldr	r3, [pc, #380]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d116      	bne.n	8001a8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5e:	4b5c      	ldr	r3, [pc, #368]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d005      	beq.n	8001a76 <HAL_RCC_OscConfig+0x152>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d001      	beq.n	8001a76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e1bb      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a76:	4b56      	ldr	r3, [pc, #344]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	4952      	ldr	r1, [pc, #328]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8a:	e03a      	b.n	8001b02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d020      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a94:	4b4f      	ldr	r3, [pc, #316]	; (8001bd4 <HAL_RCC_OscConfig+0x2b0>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fc71 	bl	8001380 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fc6d 	bl	8001380 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e19c      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab4:	4b46      	ldr	r3, [pc, #280]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	4940      	ldr	r1, [pc, #256]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	600b      	str	r3, [r1, #0]
 8001ad4:	e015      	b.n	8001b02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ad6:	4b3f      	ldr	r3, [pc, #252]	; (8001bd4 <HAL_RCC_OscConfig+0x2b0>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001adc:	f7ff fc50 	bl	8001380 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae4:	f7ff fc4c 	bl	8001380 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e17b      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af6:	4b36      	ldr	r3, [pc, #216]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f0      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d030      	beq.n	8001b70 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d016      	beq.n	8001b44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b16:	4b30      	ldr	r3, [pc, #192]	; (8001bd8 <HAL_RCC_OscConfig+0x2b4>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1c:	f7ff fc30 	bl	8001380 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b24:	f7ff fc2c 	bl	8001380 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e15b      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b36:	4b26      	ldr	r3, [pc, #152]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x200>
 8001b42:	e015      	b.n	8001b70 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b44:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x2b4>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4a:	f7ff fc19 	bl	8001380 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b52:	f7ff fc15 	bl	8001380 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e144      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f0      	bne.n	8001b52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 80a0 	beq.w	8001cbe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10f      	bne.n	8001bae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a0e      	ldr	r2, [pc, #56]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001baa:	2301      	movs	r3, #1
 8001bac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <HAL_RCC_OscConfig+0x2b8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d121      	bne.n	8001bfe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bba:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <HAL_RCC_OscConfig+0x2b8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <HAL_RCC_OscConfig+0x2b8>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bc6:	f7ff fbdb 	bl	8001380 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bcc:	e011      	b.n	8001bf2 <HAL_RCC_OscConfig+0x2ce>
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	42470000 	.word	0x42470000
 8001bd8:	42470e80 	.word	0x42470e80
 8001bdc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be0:	f7ff fbce 	bl	8001380 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0fd      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf2:	4b81      	ldr	r3, [pc, #516]	; (8001df8 <HAL_RCC_OscConfig+0x4d4>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0f0      	beq.n	8001be0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d106      	bne.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
 8001c06:	4b7d      	ldr	r3, [pc, #500]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c0a:	4a7c      	ldr	r2, [pc, #496]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6713      	str	r3, [r2, #112]	; 0x70
 8001c12:	e01c      	b.n	8001c4e <HAL_RCC_OscConfig+0x32a>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2b05      	cmp	r3, #5
 8001c1a:	d10c      	bne.n	8001c36 <HAL_RCC_OscConfig+0x312>
 8001c1c:	4b77      	ldr	r3, [pc, #476]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c20:	4a76      	ldr	r2, [pc, #472]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	6713      	str	r3, [r2, #112]	; 0x70
 8001c28:	4b74      	ldr	r3, [pc, #464]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2c:	4a73      	ldr	r2, [pc, #460]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6713      	str	r3, [r2, #112]	; 0x70
 8001c34:	e00b      	b.n	8001c4e <HAL_RCC_OscConfig+0x32a>
 8001c36:	4b71      	ldr	r3, [pc, #452]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c3a:	4a70      	ldr	r2, [pc, #448]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c3c:	f023 0301 	bic.w	r3, r3, #1
 8001c40:	6713      	str	r3, [r2, #112]	; 0x70
 8001c42:	4b6e      	ldr	r3, [pc, #440]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c46:	4a6d      	ldr	r2, [pc, #436]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c48:	f023 0304 	bic.w	r3, r3, #4
 8001c4c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d015      	beq.n	8001c82 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c56:	f7ff fb93 	bl	8001380 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c5c:	e00a      	b.n	8001c74 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c5e:	f7ff fb8f 	bl	8001380 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e0bc      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c74:	4b61      	ldr	r3, [pc, #388]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0ee      	beq.n	8001c5e <HAL_RCC_OscConfig+0x33a>
 8001c80:	e014      	b.n	8001cac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c82:	f7ff fb7d 	bl	8001380 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c88:	e00a      	b.n	8001ca0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8a:	f7ff fb79 	bl	8001380 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e0a6      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca0:	4b56      	ldr	r3, [pc, #344]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1ee      	bne.n	8001c8a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d105      	bne.n	8001cbe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb2:	4b52      	ldr	r3, [pc, #328]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	4a51      	ldr	r2, [pc, #324]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001cb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 8092 	beq.w	8001dec <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cc8:	4b4c      	ldr	r3, [pc, #304]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d05c      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d141      	bne.n	8001d60 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cdc:	4b48      	ldr	r3, [pc, #288]	; (8001e00 <HAL_RCC_OscConfig+0x4dc>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff fb4d 	bl	8001380 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cea:	f7ff fb49 	bl	8001380 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e078      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfc:	4b3f      	ldr	r3, [pc, #252]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1f0      	bne.n	8001cea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69da      	ldr	r2, [r3, #28]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	019b      	lsls	r3, r3, #6
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1e:	085b      	lsrs	r3, r3, #1
 8001d20:	3b01      	subs	r3, #1
 8001d22:	041b      	lsls	r3, r3, #16
 8001d24:	431a      	orrs	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2a:	061b      	lsls	r3, r3, #24
 8001d2c:	4933      	ldr	r1, [pc, #204]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d32:	4b33      	ldr	r3, [pc, #204]	; (8001e00 <HAL_RCC_OscConfig+0x4dc>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fb22 	bl	8001380 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d40:	f7ff fb1e 	bl	8001380 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e04d      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d52:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d0f0      	beq.n	8001d40 <HAL_RCC_OscConfig+0x41c>
 8001d5e:	e045      	b.n	8001dec <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d60:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_RCC_OscConfig+0x4dc>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d66:	f7ff fb0b 	bl	8001380 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d6e:	f7ff fb07 	bl	8001380 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e036      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d80:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1f0      	bne.n	8001d6e <HAL_RCC_OscConfig+0x44a>
 8001d8c:	e02e      	b.n	8001dec <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e029      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_RCC_OscConfig+0x4d8>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d11c      	bne.n	8001de8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d115      	bne.n	8001de8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d10d      	bne.n	8001de8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d106      	bne.n	8001de8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40007000 	.word	0x40007000
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	42470060 	.word	0x42470060

08001e04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0cc      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e18:	4b68      	ldr	r3, [pc, #416]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 030f 	and.w	r3, r3, #15
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d90c      	bls.n	8001e40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b65      	ldr	r3, [pc, #404]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e2e:	4b63      	ldr	r3, [pc, #396]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e0b8      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d020      	beq.n	8001e8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d005      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e58:	4b59      	ldr	r3, [pc, #356]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	4a58      	ldr	r2, [pc, #352]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0308 	and.w	r3, r3, #8
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e70:	4b53      	ldr	r3, [pc, #332]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	4a52      	ldr	r2, [pc, #328]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e7c:	4b50      	ldr	r3, [pc, #320]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	494d      	ldr	r1, [pc, #308]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d044      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d107      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea2:	4b47      	ldr	r3, [pc, #284]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d119      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e07f      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d003      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec2:	4b3f      	ldr	r3, [pc, #252]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d109      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e06f      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	4b3b      	ldr	r3, [pc, #236]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e067      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee2:	4b37      	ldr	r3, [pc, #220]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f023 0203 	bic.w	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4934      	ldr	r1, [pc, #208]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef4:	f7ff fa44 	bl	8001380 <HAL_GetTick>
 8001ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	e00a      	b.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efc:	f7ff fa40 	bl	8001380 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e04f      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 020c 	and.w	r2, r3, #12
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d1eb      	bne.n	8001efc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f24:	4b25      	ldr	r3, [pc, #148]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 030f 	and.w	r3, r3, #15
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d20c      	bcs.n	8001f4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3a:	4b20      	ldr	r3, [pc, #128]	; (8001fbc <HAL_RCC_ClockConfig+0x1b8>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 030f 	and.w	r3, r3, #15
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d001      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e032      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0304 	and.w	r3, r3, #4
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d008      	beq.n	8001f6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f58:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	4916      	ldr	r1, [pc, #88]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f66:	4313      	orrs	r3, r2
 8001f68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0308 	and.w	r3, r3, #8
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d009      	beq.n	8001f8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f76:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	490e      	ldr	r1, [pc, #56]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f8a:	f000 f821 	bl	8001fd0 <HAL_RCC_GetSysClockFreq>
 8001f8e:	4601      	mov	r1, r0
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	091b      	lsrs	r3, r3, #4
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f9c:	5cd3      	ldrb	r3, [r2, r3]
 8001f9e:	fa21 f303 	lsr.w	r3, r1, r3
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fa6:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <HAL_RCC_ClockConfig+0x1c8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff f9a4 	bl	80012f8 <HAL_InitTick>

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023c00 	.word	0x40023c00
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	080040b4 	.word	0x080040b4
 8001fc8:	20000040 	.word	0x20000040
 8001fcc:	20000044 	.word	0x20000044

08001fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	607b      	str	r3, [r7, #4]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fe6:	4b63      	ldr	r3, [pc, #396]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	d007      	beq.n	8002002 <HAL_RCC_GetSysClockFreq+0x32>
 8001ff2:	2b08      	cmp	r3, #8
 8001ff4:	d008      	beq.n	8002008 <HAL_RCC_GetSysClockFreq+0x38>
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f040 80b4 	bne.w	8002164 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ffc:	4b5e      	ldr	r3, [pc, #376]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001ffe:	60bb      	str	r3, [r7, #8]
       break;
 8002000:	e0b3      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002002:	4b5e      	ldr	r3, [pc, #376]	; (800217c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002004:	60bb      	str	r3, [r7, #8]
      break;
 8002006:	e0b0      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002008:	4b5a      	ldr	r3, [pc, #360]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002010:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002012:	4b58      	ldr	r3, [pc, #352]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d04a      	beq.n	80020b4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800201e:	4b55      	ldr	r3, [pc, #340]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	099b      	lsrs	r3, r3, #6
 8002024:	f04f 0400 	mov.w	r4, #0
 8002028:	f240 11ff 	movw	r1, #511	; 0x1ff
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	ea03 0501 	and.w	r5, r3, r1
 8002034:	ea04 0602 	and.w	r6, r4, r2
 8002038:	4629      	mov	r1, r5
 800203a:	4632      	mov	r2, r6
 800203c:	f04f 0300 	mov.w	r3, #0
 8002040:	f04f 0400 	mov.w	r4, #0
 8002044:	0154      	lsls	r4, r2, #5
 8002046:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800204a:	014b      	lsls	r3, r1, #5
 800204c:	4619      	mov	r1, r3
 800204e:	4622      	mov	r2, r4
 8002050:	1b49      	subs	r1, r1, r5
 8002052:	eb62 0206 	sbc.w	r2, r2, r6
 8002056:	f04f 0300 	mov.w	r3, #0
 800205a:	f04f 0400 	mov.w	r4, #0
 800205e:	0194      	lsls	r4, r2, #6
 8002060:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002064:	018b      	lsls	r3, r1, #6
 8002066:	1a5b      	subs	r3, r3, r1
 8002068:	eb64 0402 	sbc.w	r4, r4, r2
 800206c:	f04f 0100 	mov.w	r1, #0
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	00e2      	lsls	r2, r4, #3
 8002076:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800207a:	00d9      	lsls	r1, r3, #3
 800207c:	460b      	mov	r3, r1
 800207e:	4614      	mov	r4, r2
 8002080:	195b      	adds	r3, r3, r5
 8002082:	eb44 0406 	adc.w	r4, r4, r6
 8002086:	f04f 0100 	mov.w	r1, #0
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	0262      	lsls	r2, r4, #9
 8002090:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002094:	0259      	lsls	r1, r3, #9
 8002096:	460b      	mov	r3, r1
 8002098:	4614      	mov	r4, r2
 800209a:	4618      	mov	r0, r3
 800209c:	4621      	mov	r1, r4
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f04f 0400 	mov.w	r4, #0
 80020a4:	461a      	mov	r2, r3
 80020a6:	4623      	mov	r3, r4
 80020a8:	f7fe f8e2 	bl	8000270 <__aeabi_uldivmod>
 80020ac:	4603      	mov	r3, r0
 80020ae:	460c      	mov	r4, r1
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	e049      	b.n	8002148 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020b4:	4b2f      	ldr	r3, [pc, #188]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	099b      	lsrs	r3, r3, #6
 80020ba:	f04f 0400 	mov.w	r4, #0
 80020be:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	ea03 0501 	and.w	r5, r3, r1
 80020ca:	ea04 0602 	and.w	r6, r4, r2
 80020ce:	4629      	mov	r1, r5
 80020d0:	4632      	mov	r2, r6
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	f04f 0400 	mov.w	r4, #0
 80020da:	0154      	lsls	r4, r2, #5
 80020dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80020e0:	014b      	lsls	r3, r1, #5
 80020e2:	4619      	mov	r1, r3
 80020e4:	4622      	mov	r2, r4
 80020e6:	1b49      	subs	r1, r1, r5
 80020e8:	eb62 0206 	sbc.w	r2, r2, r6
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	f04f 0400 	mov.w	r4, #0
 80020f4:	0194      	lsls	r4, r2, #6
 80020f6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80020fa:	018b      	lsls	r3, r1, #6
 80020fc:	1a5b      	subs	r3, r3, r1
 80020fe:	eb64 0402 	sbc.w	r4, r4, r2
 8002102:	f04f 0100 	mov.w	r1, #0
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	00e2      	lsls	r2, r4, #3
 800210c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002110:	00d9      	lsls	r1, r3, #3
 8002112:	460b      	mov	r3, r1
 8002114:	4614      	mov	r4, r2
 8002116:	195b      	adds	r3, r3, r5
 8002118:	eb44 0406 	adc.w	r4, r4, r6
 800211c:	f04f 0100 	mov.w	r1, #0
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	02a2      	lsls	r2, r4, #10
 8002126:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800212a:	0299      	lsls	r1, r3, #10
 800212c:	460b      	mov	r3, r1
 800212e:	4614      	mov	r4, r2
 8002130:	4618      	mov	r0, r3
 8002132:	4621      	mov	r1, r4
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f04f 0400 	mov.w	r4, #0
 800213a:	461a      	mov	r2, r3
 800213c:	4623      	mov	r3, r4
 800213e:	f7fe f897 	bl	8000270 <__aeabi_uldivmod>
 8002142:	4603      	mov	r3, r0
 8002144:	460c      	mov	r4, r1
 8002146:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002148:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	0c1b      	lsrs	r3, r3, #16
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	3301      	adds	r3, #1
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002160:	60bb      	str	r3, [r7, #8]
      break;
 8002162:	e002      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002164:	4b04      	ldr	r3, [pc, #16]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002166:	60bb      	str	r3, [r7, #8]
      break;
 8002168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800216a:	68bb      	ldr	r3, [r7, #8]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3714      	adds	r7, #20
 8002170:	46bd      	mov	sp, r7
 8002172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	00f42400 	.word	0x00f42400
 800217c:	007a1200 	.word	0x007a1200

08002180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e01d      	b.n	80021ce <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe fe9a 	bl	8000ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2202      	movs	r2, #2
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3304      	adds	r3, #4
 80021bc:	4619      	mov	r1, r3
 80021be:	4610      	mov	r0, r2
 80021c0:	f000 fa1e 	bl	8002600 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b085      	sub	sp, #20
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f042 0201 	orr.w	r2, r2, #1
 80021ec:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2b06      	cmp	r3, #6
 80021fe:	d007      	beq.n	8002210 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0201 	orr.w	r2, r2, #1
 800220e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e01d      	b.n	800226c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d106      	bne.n	800224a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 f815 	bl	8002274 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2202      	movs	r2, #2
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3304      	adds	r3, #4
 800225a:	4619      	mov	r1, r3
 800225c:	4610      	mov	r0, r2
 800225e:	f000 f9cf 	bl	8002600 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2201      	movs	r2, #1
 8002298:	6839      	ldr	r1, [r7, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 fc9a 	bl	8002bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a15      	ldr	r2, [pc, #84]	; (80022fc <HAL_TIM_PWM_Start+0x74>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d004      	beq.n	80022b4 <HAL_TIM_PWM_Start+0x2c>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a14      	ldr	r2, [pc, #80]	; (8002300 <HAL_TIM_PWM_Start+0x78>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d101      	bne.n	80022b8 <HAL_TIM_PWM_Start+0x30>
 80022b4:	2301      	movs	r3, #1
 80022b6:	e000      	b.n	80022ba <HAL_TIM_PWM_Start+0x32>
 80022b8:	2300      	movs	r3, #0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2b06      	cmp	r3, #6
 80022de:	d007      	beq.n	80022f0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0201 	orr.w	r2, r2, #1
 80022ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40010000 	.word	0x40010000
 8002300:	40010400 	.word	0x40010400

08002304 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002316:	2b01      	cmp	r3, #1
 8002318:	d101      	bne.n	800231e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800231a:	2302      	movs	r3, #2
 800231c:	e0b4      	b.n	8002488 <HAL_TIM_PWM_ConfigChannel+0x184>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2202      	movs	r2, #2
 800232a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b0c      	cmp	r3, #12
 8002332:	f200 809f 	bhi.w	8002474 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002336:	a201      	add	r2, pc, #4	; (adr r2, 800233c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233c:	08002371 	.word	0x08002371
 8002340:	08002475 	.word	0x08002475
 8002344:	08002475 	.word	0x08002475
 8002348:	08002475 	.word	0x08002475
 800234c:	080023b1 	.word	0x080023b1
 8002350:	08002475 	.word	0x08002475
 8002354:	08002475 	.word	0x08002475
 8002358:	08002475 	.word	0x08002475
 800235c:	080023f3 	.word	0x080023f3
 8002360:	08002475 	.word	0x08002475
 8002364:	08002475 	.word	0x08002475
 8002368:	08002475 	.word	0x08002475
 800236c:	08002433 	.word	0x08002433
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	4618      	mov	r0, r3
 8002378:	f000 f9e2 	bl	8002740 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	699a      	ldr	r2, [r3, #24]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0208 	orr.w	r2, r2, #8
 800238a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	699a      	ldr	r2, [r3, #24]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0204 	bic.w	r2, r2, #4
 800239a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6999      	ldr	r1, [r3, #24]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	691a      	ldr	r2, [r3, #16]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	619a      	str	r2, [r3, #24]
      break;
 80023ae:	e062      	b.n	8002476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fa32 	bl	8002820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	699a      	ldr	r2, [r3, #24]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	699a      	ldr	r2, [r3, #24]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6999      	ldr	r1, [r3, #24]
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	021a      	lsls	r2, r3, #8
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	619a      	str	r2, [r3, #24]
      break;
 80023f0:	e041      	b.n	8002476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68b9      	ldr	r1, [r7, #8]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f000 fa87 	bl	800290c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	69da      	ldr	r2, [r3, #28]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0208 	orr.w	r2, r2, #8
 800240c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	69da      	ldr	r2, [r3, #28]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0204 	bic.w	r2, r2, #4
 800241c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	69d9      	ldr	r1, [r3, #28]
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	61da      	str	r2, [r3, #28]
      break;
 8002430:	e021      	b.n	8002476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68b9      	ldr	r1, [r7, #8]
 8002438:	4618      	mov	r0, r3
 800243a:	f000 fadb 	bl	80029f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	69da      	ldr	r2, [r3, #28]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800244c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	69da      	ldr	r2, [r3, #28]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800245c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	69d9      	ldr	r1, [r3, #28]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	021a      	lsls	r2, r3, #8
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	61da      	str	r2, [r3, #28]
      break;
 8002472:	e000      	b.n	8002476 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002474:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <HAL_TIM_ConfigClockSource+0x18>
 80024a4:	2302      	movs	r3, #2
 80024a6:	e0a6      	b.n	80025f6 <HAL_TIM_ConfigClockSource+0x166>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2202      	movs	r2, #2
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80024c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b40      	cmp	r3, #64	; 0x40
 80024de:	d067      	beq.n	80025b0 <HAL_TIM_ConfigClockSource+0x120>
 80024e0:	2b40      	cmp	r3, #64	; 0x40
 80024e2:	d80b      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x6c>
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d073      	beq.n	80025d0 <HAL_TIM_ConfigClockSource+0x140>
 80024e8:	2b10      	cmp	r3, #16
 80024ea:	d802      	bhi.n	80024f2 <HAL_TIM_ConfigClockSource+0x62>
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d06f      	beq.n	80025d0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80024f0:	e078      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d06c      	beq.n	80025d0 <HAL_TIM_ConfigClockSource+0x140>
 80024f6:	2b30      	cmp	r3, #48	; 0x30
 80024f8:	d06a      	beq.n	80025d0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80024fa:	e073      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80024fc:	2b70      	cmp	r3, #112	; 0x70
 80024fe:	d00d      	beq.n	800251c <HAL_TIM_ConfigClockSource+0x8c>
 8002500:	2b70      	cmp	r3, #112	; 0x70
 8002502:	d804      	bhi.n	800250e <HAL_TIM_ConfigClockSource+0x7e>
 8002504:	2b50      	cmp	r3, #80	; 0x50
 8002506:	d033      	beq.n	8002570 <HAL_TIM_ConfigClockSource+0xe0>
 8002508:	2b60      	cmp	r3, #96	; 0x60
 800250a:	d041      	beq.n	8002590 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800250c:	e06a      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800250e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002512:	d066      	beq.n	80025e2 <HAL_TIM_ConfigClockSource+0x152>
 8002514:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002518:	d017      	beq.n	800254a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800251a:	e063      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6899      	ldr	r1, [r3, #8]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f000 fb32 	bl	8002b94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800253e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	609a      	str	r2, [r3, #8]
      break;
 8002548:	e04c      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6818      	ldr	r0, [r3, #0]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	6899      	ldr	r1, [r3, #8]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f000 fb1b 	bl	8002b94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800256c:	609a      	str	r2, [r3, #8]
      break;
 800256e:	e039      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6859      	ldr	r1, [r3, #4]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	461a      	mov	r2, r3
 800257e:	f000 fa8f 	bl	8002aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2150      	movs	r1, #80	; 0x50
 8002588:	4618      	mov	r0, r3
 800258a:	f000 fae8 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 800258e:	e029      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	461a      	mov	r2, r3
 800259e:	f000 faae 	bl	8002afe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2160      	movs	r1, #96	; 0x60
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 fad8 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 80025ae:	e019      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	461a      	mov	r2, r3
 80025be:	f000 fa6f 	bl	8002aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2140      	movs	r1, #64	; 0x40
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 fac8 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 80025ce:	e009      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	4610      	mov	r0, r2
 80025dc:	f000 fabf 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 80025e0:	e000      	b.n	80025e4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80025e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <TIM_Base_SetConfig+0x114>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d013      	beq.n	8002640 <TIM_Base_SetConfig+0x40>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800261e:	d00f      	beq.n	8002640 <TIM_Base_SetConfig+0x40>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a3d      	ldr	r2, [pc, #244]	; (8002718 <TIM_Base_SetConfig+0x118>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d00b      	beq.n	8002640 <TIM_Base_SetConfig+0x40>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a3c      	ldr	r2, [pc, #240]	; (800271c <TIM_Base_SetConfig+0x11c>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d007      	beq.n	8002640 <TIM_Base_SetConfig+0x40>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a3b      	ldr	r2, [pc, #236]	; (8002720 <TIM_Base_SetConfig+0x120>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d003      	beq.n	8002640 <TIM_Base_SetConfig+0x40>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a3a      	ldr	r2, [pc, #232]	; (8002724 <TIM_Base_SetConfig+0x124>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d108      	bne.n	8002652 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a2f      	ldr	r2, [pc, #188]	; (8002714 <TIM_Base_SetConfig+0x114>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d02b      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002660:	d027      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a2c      	ldr	r2, [pc, #176]	; (8002718 <TIM_Base_SetConfig+0x118>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d023      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a2b      	ldr	r2, [pc, #172]	; (800271c <TIM_Base_SetConfig+0x11c>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d01f      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a2a      	ldr	r2, [pc, #168]	; (8002720 <TIM_Base_SetConfig+0x120>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d01b      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a29      	ldr	r2, [pc, #164]	; (8002724 <TIM_Base_SetConfig+0x124>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d017      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a28      	ldr	r2, [pc, #160]	; (8002728 <TIM_Base_SetConfig+0x128>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d013      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a27      	ldr	r2, [pc, #156]	; (800272c <TIM_Base_SetConfig+0x12c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d00f      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a26      	ldr	r2, [pc, #152]	; (8002730 <TIM_Base_SetConfig+0x130>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d00b      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a25      	ldr	r2, [pc, #148]	; (8002734 <TIM_Base_SetConfig+0x134>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d007      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a24      	ldr	r2, [pc, #144]	; (8002738 <TIM_Base_SetConfig+0x138>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d003      	beq.n	80026b2 <TIM_Base_SetConfig+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a23      	ldr	r2, [pc, #140]	; (800273c <TIM_Base_SetConfig+0x13c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d108      	bne.n	80026c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <TIM_Base_SetConfig+0x114>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d003      	beq.n	80026f8 <TIM_Base_SetConfig+0xf8>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a0c      	ldr	r2, [pc, #48]	; (8002724 <TIM_Base_SetConfig+0x124>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d103      	bne.n	8002700 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	691a      	ldr	r2, [r3, #16]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	615a      	str	r2, [r3, #20]
}
 8002706:	bf00      	nop
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40010000 	.word	0x40010000
 8002718:	40000400 	.word	0x40000400
 800271c:	40000800 	.word	0x40000800
 8002720:	40000c00 	.word	0x40000c00
 8002724:	40010400 	.word	0x40010400
 8002728:	40014000 	.word	0x40014000
 800272c:	40014400 	.word	0x40014400
 8002730:	40014800 	.word	0x40014800
 8002734:	40001800 	.word	0x40001800
 8002738:	40001c00 	.word	0x40001c00
 800273c:	40002000 	.word	0x40002000

08002740 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	f023 0201 	bic.w	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800276e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f023 0303 	bic.w	r3, r3, #3
 8002776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f023 0302 	bic.w	r3, r3, #2
 8002788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	4313      	orrs	r3, r2
 8002792:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a20      	ldr	r2, [pc, #128]	; (8002818 <TIM_OC1_SetConfig+0xd8>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d003      	beq.n	80027a4 <TIM_OC1_SetConfig+0x64>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a1f      	ldr	r2, [pc, #124]	; (800281c <TIM_OC1_SetConfig+0xdc>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d10c      	bne.n	80027be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f023 0308 	bic.w	r3, r3, #8
 80027aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f023 0304 	bic.w	r3, r3, #4
 80027bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a15      	ldr	r2, [pc, #84]	; (8002818 <TIM_OC1_SetConfig+0xd8>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d003      	beq.n	80027ce <TIM_OC1_SetConfig+0x8e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <TIM_OC1_SetConfig+0xdc>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d111      	bne.n	80027f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80027dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	621a      	str	r2, [r3, #32]
}
 800280c:	bf00      	nop
 800280e:	371c      	adds	r7, #28
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	40010000 	.word	0x40010000
 800281c:	40010400 	.word	0x40010400

08002820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	f023 0210 	bic.w	r2, r3, #16
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800284e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	021b      	lsls	r3, r3, #8
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f023 0320 	bic.w	r3, r3, #32
 800286a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	4313      	orrs	r3, r2
 8002876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a22      	ldr	r2, [pc, #136]	; (8002904 <TIM_OC2_SetConfig+0xe4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d003      	beq.n	8002888 <TIM_OC2_SetConfig+0x68>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a21      	ldr	r2, [pc, #132]	; (8002908 <TIM_OC2_SetConfig+0xe8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d10d      	bne.n	80028a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800288e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	4313      	orrs	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a17      	ldr	r2, [pc, #92]	; (8002904 <TIM_OC2_SetConfig+0xe4>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d003      	beq.n	80028b4 <TIM_OC2_SetConfig+0x94>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a16      	ldr	r2, [pc, #88]	; (8002908 <TIM_OC2_SetConfig+0xe8>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d113      	bne.n	80028dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	621a      	str	r2, [r3, #32]
}
 80028f6:	bf00      	nop
 80028f8:	371c      	adds	r7, #28
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40010000 	.word	0x40010000
 8002908:	40010400 	.word	0x40010400

0800290c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800293a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f023 0303 	bic.w	r3, r3, #3
 8002942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	021b      	lsls	r3, r3, #8
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	4313      	orrs	r3, r2
 8002960:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a21      	ldr	r2, [pc, #132]	; (80029ec <TIM_OC3_SetConfig+0xe0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d003      	beq.n	8002972 <TIM_OC3_SetConfig+0x66>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a20      	ldr	r2, [pc, #128]	; (80029f0 <TIM_OC3_SetConfig+0xe4>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d10d      	bne.n	800298e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002978:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	4313      	orrs	r3, r2
 8002984:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800298c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a16      	ldr	r2, [pc, #88]	; (80029ec <TIM_OC3_SetConfig+0xe0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d003      	beq.n	800299e <TIM_OC3_SetConfig+0x92>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a15      	ldr	r2, [pc, #84]	; (80029f0 <TIM_OC3_SetConfig+0xe4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d113      	bne.n	80029c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80029ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	621a      	str	r2, [r3, #32]
}
 80029e0:	bf00      	nop
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	40010000 	.word	0x40010000
 80029f0:	40010400 	.word	0x40010400

080029f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	021b      	lsls	r3, r3, #8
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	031b      	lsls	r3, r3, #12
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <TIM_OC4_SetConfig+0xa4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d003      	beq.n	8002a5c <TIM_OC4_SetConfig+0x68>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a11      	ldr	r2, [pc, #68]	; (8002a9c <TIM_OC4_SetConfig+0xa8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d109      	bne.n	8002a70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	019b      	lsls	r3, r3, #6
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	621a      	str	r2, [r3, #32]
}
 8002a8a:	bf00      	nop
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	40010400 	.word	0x40010400

08002aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	f023 0201 	bic.w	r2, r3, #1
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f023 030a 	bic.w	r3, r3, #10
 8002adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	621a      	str	r2, [r3, #32]
}
 8002af2:	bf00      	nop
 8002af4:	371c      	adds	r7, #28
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b087      	sub	sp, #28
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	f023 0210 	bic.w	r2, r3, #16
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	031b      	lsls	r3, r3, #12
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	621a      	str	r2, [r3, #32]
}
 8002b52:	bf00      	nop
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	f043 0307 	orr.w	r3, r3, #7
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	609a      	str	r2, [r3, #8]
}
 8002b88:	bf00      	nop
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	021a      	lsls	r2, r3, #8
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	609a      	str	r2, [r3, #8]
}
 8002bc8:	bf00      	nop
 8002bca:	371c      	adds	r7, #28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b087      	sub	sp, #28
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f003 031f 	and.w	r3, r3, #31
 8002be6:	2201      	movs	r2, #1
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a1a      	ldr	r2, [r3, #32]
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a1a      	ldr	r2, [r3, #32]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	f003 031f 	and.w	r3, r3, #31
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	621a      	str	r2, [r3, #32]
}
 8002c12:	bf00      	nop
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
	...

08002c20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c34:	2302      	movs	r3, #2
 8002c36:	e05a      	b.n	8002cee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2202      	movs	r2, #2
 8002c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a21      	ldr	r2, [pc, #132]	; (8002cfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d022      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c84:	d01d      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a1d      	ldr	r2, [pc, #116]	; (8002d00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d018      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1b      	ldr	r2, [pc, #108]	; (8002d04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d013      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	; (8002d08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00e      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a18      	ldr	r2, [pc, #96]	; (8002d0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d009      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a17      	ldr	r2, [pc, #92]	; (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a15      	ldr	r2, [pc, #84]	; (8002d14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d10c      	bne.n	8002cdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	40010000 	.word	0x40010000
 8002d00:	40000400 	.word	0x40000400
 8002d04:	40000800 	.word	0x40000800
 8002d08:	40000c00 	.word	0x40000c00
 8002d0c:	40010400 	.word	0x40010400
 8002d10:	40014000 	.word	0x40014000
 8002d14:	40001800 	.word	0x40001800

08002d18 <__errno>:
 8002d18:	4b01      	ldr	r3, [pc, #4]	; (8002d20 <__errno+0x8>)
 8002d1a:	6818      	ldr	r0, [r3, #0]
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	2000004c 	.word	0x2000004c

08002d24 <__libc_init_array>:
 8002d24:	b570      	push	{r4, r5, r6, lr}
 8002d26:	4e0d      	ldr	r6, [pc, #52]	; (8002d5c <__libc_init_array+0x38>)
 8002d28:	4c0d      	ldr	r4, [pc, #52]	; (8002d60 <__libc_init_array+0x3c>)
 8002d2a:	1ba4      	subs	r4, r4, r6
 8002d2c:	10a4      	asrs	r4, r4, #2
 8002d2e:	2500      	movs	r5, #0
 8002d30:	42a5      	cmp	r5, r4
 8002d32:	d109      	bne.n	8002d48 <__libc_init_array+0x24>
 8002d34:	4e0b      	ldr	r6, [pc, #44]	; (8002d64 <__libc_init_array+0x40>)
 8002d36:	4c0c      	ldr	r4, [pc, #48]	; (8002d68 <__libc_init_array+0x44>)
 8002d38:	f000 ff04 	bl	8003b44 <_init>
 8002d3c:	1ba4      	subs	r4, r4, r6
 8002d3e:	10a4      	asrs	r4, r4, #2
 8002d40:	2500      	movs	r5, #0
 8002d42:	42a5      	cmp	r5, r4
 8002d44:	d105      	bne.n	8002d52 <__libc_init_array+0x2e>
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d4c:	4798      	blx	r3
 8002d4e:	3501      	adds	r5, #1
 8002d50:	e7ee      	b.n	8002d30 <__libc_init_array+0xc>
 8002d52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d56:	4798      	blx	r3
 8002d58:	3501      	adds	r5, #1
 8002d5a:	e7f2      	b.n	8002d42 <__libc_init_array+0x1e>
 8002d5c:	08004164 	.word	0x08004164
 8002d60:	08004164 	.word	0x08004164
 8002d64:	08004164 	.word	0x08004164
 8002d68:	08004168 	.word	0x08004168

08002d6c <memset>:
 8002d6c:	4402      	add	r2, r0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d100      	bne.n	8002d76 <memset+0xa>
 8002d74:	4770      	bx	lr
 8002d76:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7a:	e7f9      	b.n	8002d70 <memset+0x4>

08002d7c <iprintf>:
 8002d7c:	b40f      	push	{r0, r1, r2, r3}
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <iprintf+0x2c>)
 8002d80:	b513      	push	{r0, r1, r4, lr}
 8002d82:	681c      	ldr	r4, [r3, #0]
 8002d84:	b124      	cbz	r4, 8002d90 <iprintf+0x14>
 8002d86:	69a3      	ldr	r3, [r4, #24]
 8002d88:	b913      	cbnz	r3, 8002d90 <iprintf+0x14>
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f000 f84e 	bl	8002e2c <__sinit>
 8002d90:	ab05      	add	r3, sp, #20
 8002d92:	9a04      	ldr	r2, [sp, #16]
 8002d94:	68a1      	ldr	r1, [r4, #8]
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	4620      	mov	r0, r4
 8002d9a:	f000 f955 	bl	8003048 <_vfiprintf_r>
 8002d9e:	b002      	add	sp, #8
 8002da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002da4:	b004      	add	sp, #16
 8002da6:	4770      	bx	lr
 8002da8:	2000004c 	.word	0x2000004c

08002dac <std>:
 8002dac:	2300      	movs	r3, #0
 8002dae:	b510      	push	{r4, lr}
 8002db0:	4604      	mov	r4, r0
 8002db2:	e9c0 3300 	strd	r3, r3, [r0]
 8002db6:	6083      	str	r3, [r0, #8]
 8002db8:	8181      	strh	r1, [r0, #12]
 8002dba:	6643      	str	r3, [r0, #100]	; 0x64
 8002dbc:	81c2      	strh	r2, [r0, #14]
 8002dbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dc2:	6183      	str	r3, [r0, #24]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	305c      	adds	r0, #92	; 0x5c
 8002dca:	f7ff ffcf 	bl	8002d6c <memset>
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <std+0x38>)
 8002dd0:	6263      	str	r3, [r4, #36]	; 0x24
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <std+0x3c>)
 8002dd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <std+0x40>)
 8002dd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002dda:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <std+0x44>)
 8002ddc:	6224      	str	r4, [r4, #32]
 8002dde:	6323      	str	r3, [r4, #48]	; 0x30
 8002de0:	bd10      	pop	{r4, pc}
 8002de2:	bf00      	nop
 8002de4:	080035a5 	.word	0x080035a5
 8002de8:	080035c7 	.word	0x080035c7
 8002dec:	080035ff 	.word	0x080035ff
 8002df0:	08003623 	.word	0x08003623

08002df4 <_cleanup_r>:
 8002df4:	4901      	ldr	r1, [pc, #4]	; (8002dfc <_cleanup_r+0x8>)
 8002df6:	f000 b885 	b.w	8002f04 <_fwalk_reent>
 8002dfa:	bf00      	nop
 8002dfc:	080038fd 	.word	0x080038fd

08002e00 <__sfmoreglue>:
 8002e00:	b570      	push	{r4, r5, r6, lr}
 8002e02:	1e4a      	subs	r2, r1, #1
 8002e04:	2568      	movs	r5, #104	; 0x68
 8002e06:	4355      	muls	r5, r2
 8002e08:	460e      	mov	r6, r1
 8002e0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e0e:	f000 f897 	bl	8002f40 <_malloc_r>
 8002e12:	4604      	mov	r4, r0
 8002e14:	b140      	cbz	r0, 8002e28 <__sfmoreglue+0x28>
 8002e16:	2100      	movs	r1, #0
 8002e18:	e9c0 1600 	strd	r1, r6, [r0]
 8002e1c:	300c      	adds	r0, #12
 8002e1e:	60a0      	str	r0, [r4, #8]
 8002e20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e24:	f7ff ffa2 	bl	8002d6c <memset>
 8002e28:	4620      	mov	r0, r4
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}

08002e2c <__sinit>:
 8002e2c:	6983      	ldr	r3, [r0, #24]
 8002e2e:	b510      	push	{r4, lr}
 8002e30:	4604      	mov	r4, r0
 8002e32:	bb33      	cbnz	r3, 8002e82 <__sinit+0x56>
 8002e34:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002e38:	6503      	str	r3, [r0, #80]	; 0x50
 8002e3a:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <__sinit+0x58>)
 8002e3c:	4a12      	ldr	r2, [pc, #72]	; (8002e88 <__sinit+0x5c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6282      	str	r2, [r0, #40]	; 0x28
 8002e42:	4298      	cmp	r0, r3
 8002e44:	bf04      	itt	eq
 8002e46:	2301      	moveq	r3, #1
 8002e48:	6183      	streq	r3, [r0, #24]
 8002e4a:	f000 f81f 	bl	8002e8c <__sfp>
 8002e4e:	6060      	str	r0, [r4, #4]
 8002e50:	4620      	mov	r0, r4
 8002e52:	f000 f81b 	bl	8002e8c <__sfp>
 8002e56:	60a0      	str	r0, [r4, #8]
 8002e58:	4620      	mov	r0, r4
 8002e5a:	f000 f817 	bl	8002e8c <__sfp>
 8002e5e:	2200      	movs	r2, #0
 8002e60:	60e0      	str	r0, [r4, #12]
 8002e62:	2104      	movs	r1, #4
 8002e64:	6860      	ldr	r0, [r4, #4]
 8002e66:	f7ff ffa1 	bl	8002dac <std>
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	2109      	movs	r1, #9
 8002e6e:	68a0      	ldr	r0, [r4, #8]
 8002e70:	f7ff ff9c 	bl	8002dac <std>
 8002e74:	2202      	movs	r2, #2
 8002e76:	2112      	movs	r1, #18
 8002e78:	68e0      	ldr	r0, [r4, #12]
 8002e7a:	f7ff ff97 	bl	8002dac <std>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	61a3      	str	r3, [r4, #24]
 8002e82:	bd10      	pop	{r4, pc}
 8002e84:	080040c4 	.word	0x080040c4
 8002e88:	08002df5 	.word	0x08002df5

08002e8c <__sfp>:
 8002e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8e:	4b1b      	ldr	r3, [pc, #108]	; (8002efc <__sfp+0x70>)
 8002e90:	681e      	ldr	r6, [r3, #0]
 8002e92:	69b3      	ldr	r3, [r6, #24]
 8002e94:	4607      	mov	r7, r0
 8002e96:	b913      	cbnz	r3, 8002e9e <__sfp+0x12>
 8002e98:	4630      	mov	r0, r6
 8002e9a:	f7ff ffc7 	bl	8002e2c <__sinit>
 8002e9e:	3648      	adds	r6, #72	; 0x48
 8002ea0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	d503      	bpl.n	8002eb0 <__sfp+0x24>
 8002ea8:	6833      	ldr	r3, [r6, #0]
 8002eaa:	b133      	cbz	r3, 8002eba <__sfp+0x2e>
 8002eac:	6836      	ldr	r6, [r6, #0]
 8002eae:	e7f7      	b.n	8002ea0 <__sfp+0x14>
 8002eb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002eb4:	b16d      	cbz	r5, 8002ed2 <__sfp+0x46>
 8002eb6:	3468      	adds	r4, #104	; 0x68
 8002eb8:	e7f4      	b.n	8002ea4 <__sfp+0x18>
 8002eba:	2104      	movs	r1, #4
 8002ebc:	4638      	mov	r0, r7
 8002ebe:	f7ff ff9f 	bl	8002e00 <__sfmoreglue>
 8002ec2:	6030      	str	r0, [r6, #0]
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	d1f1      	bne.n	8002eac <__sfp+0x20>
 8002ec8:	230c      	movs	r3, #12
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	4604      	mov	r4, r0
 8002ece:	4620      	mov	r0, r4
 8002ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <__sfp+0x74>)
 8002ed4:	6665      	str	r5, [r4, #100]	; 0x64
 8002ed6:	e9c4 5500 	strd	r5, r5, [r4]
 8002eda:	60a5      	str	r5, [r4, #8]
 8002edc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002ee0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002ee4:	2208      	movs	r2, #8
 8002ee6:	4629      	mov	r1, r5
 8002ee8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002eec:	f7ff ff3e 	bl	8002d6c <memset>
 8002ef0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002ef4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002ef8:	e7e9      	b.n	8002ece <__sfp+0x42>
 8002efa:	bf00      	nop
 8002efc:	080040c4 	.word	0x080040c4
 8002f00:	ffff0001 	.word	0xffff0001

08002f04 <_fwalk_reent>:
 8002f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f08:	4680      	mov	r8, r0
 8002f0a:	4689      	mov	r9, r1
 8002f0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f10:	2600      	movs	r6, #0
 8002f12:	b914      	cbnz	r4, 8002f1a <_fwalk_reent+0x16>
 8002f14:	4630      	mov	r0, r6
 8002f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f1a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002f1e:	3f01      	subs	r7, #1
 8002f20:	d501      	bpl.n	8002f26 <_fwalk_reent+0x22>
 8002f22:	6824      	ldr	r4, [r4, #0]
 8002f24:	e7f5      	b.n	8002f12 <_fwalk_reent+0xe>
 8002f26:	89ab      	ldrh	r3, [r5, #12]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d907      	bls.n	8002f3c <_fwalk_reent+0x38>
 8002f2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f30:	3301      	adds	r3, #1
 8002f32:	d003      	beq.n	8002f3c <_fwalk_reent+0x38>
 8002f34:	4629      	mov	r1, r5
 8002f36:	4640      	mov	r0, r8
 8002f38:	47c8      	blx	r9
 8002f3a:	4306      	orrs	r6, r0
 8002f3c:	3568      	adds	r5, #104	; 0x68
 8002f3e:	e7ee      	b.n	8002f1e <_fwalk_reent+0x1a>

08002f40 <_malloc_r>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	1ccd      	adds	r5, r1, #3
 8002f44:	f025 0503 	bic.w	r5, r5, #3
 8002f48:	3508      	adds	r5, #8
 8002f4a:	2d0c      	cmp	r5, #12
 8002f4c:	bf38      	it	cc
 8002f4e:	250c      	movcc	r5, #12
 8002f50:	2d00      	cmp	r5, #0
 8002f52:	4606      	mov	r6, r0
 8002f54:	db01      	blt.n	8002f5a <_malloc_r+0x1a>
 8002f56:	42a9      	cmp	r1, r5
 8002f58:	d903      	bls.n	8002f62 <_malloc_r+0x22>
 8002f5a:	230c      	movs	r3, #12
 8002f5c:	6033      	str	r3, [r6, #0]
 8002f5e:	2000      	movs	r0, #0
 8002f60:	bd70      	pop	{r4, r5, r6, pc}
 8002f62:	f000 fd6b 	bl	8003a3c <__malloc_lock>
 8002f66:	4a21      	ldr	r2, [pc, #132]	; (8002fec <_malloc_r+0xac>)
 8002f68:	6814      	ldr	r4, [r2, #0]
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	b991      	cbnz	r1, 8002f94 <_malloc_r+0x54>
 8002f6e:	4c20      	ldr	r4, [pc, #128]	; (8002ff0 <_malloc_r+0xb0>)
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	b91b      	cbnz	r3, 8002f7c <_malloc_r+0x3c>
 8002f74:	4630      	mov	r0, r6
 8002f76:	f000 fb05 	bl	8003584 <_sbrk_r>
 8002f7a:	6020      	str	r0, [r4, #0]
 8002f7c:	4629      	mov	r1, r5
 8002f7e:	4630      	mov	r0, r6
 8002f80:	f000 fb00 	bl	8003584 <_sbrk_r>
 8002f84:	1c43      	adds	r3, r0, #1
 8002f86:	d124      	bne.n	8002fd2 <_malloc_r+0x92>
 8002f88:	230c      	movs	r3, #12
 8002f8a:	6033      	str	r3, [r6, #0]
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	f000 fd56 	bl	8003a3e <__malloc_unlock>
 8002f92:	e7e4      	b.n	8002f5e <_malloc_r+0x1e>
 8002f94:	680b      	ldr	r3, [r1, #0]
 8002f96:	1b5b      	subs	r3, r3, r5
 8002f98:	d418      	bmi.n	8002fcc <_malloc_r+0x8c>
 8002f9a:	2b0b      	cmp	r3, #11
 8002f9c:	d90f      	bls.n	8002fbe <_malloc_r+0x7e>
 8002f9e:	600b      	str	r3, [r1, #0]
 8002fa0:	50cd      	str	r5, [r1, r3]
 8002fa2:	18cc      	adds	r4, r1, r3
 8002fa4:	4630      	mov	r0, r6
 8002fa6:	f000 fd4a 	bl	8003a3e <__malloc_unlock>
 8002faa:	f104 000b 	add.w	r0, r4, #11
 8002fae:	1d23      	adds	r3, r4, #4
 8002fb0:	f020 0007 	bic.w	r0, r0, #7
 8002fb4:	1ac3      	subs	r3, r0, r3
 8002fb6:	d0d3      	beq.n	8002f60 <_malloc_r+0x20>
 8002fb8:	425a      	negs	r2, r3
 8002fba:	50e2      	str	r2, [r4, r3]
 8002fbc:	e7d0      	b.n	8002f60 <_malloc_r+0x20>
 8002fbe:	428c      	cmp	r4, r1
 8002fc0:	684b      	ldr	r3, [r1, #4]
 8002fc2:	bf16      	itet	ne
 8002fc4:	6063      	strne	r3, [r4, #4]
 8002fc6:	6013      	streq	r3, [r2, #0]
 8002fc8:	460c      	movne	r4, r1
 8002fca:	e7eb      	b.n	8002fa4 <_malloc_r+0x64>
 8002fcc:	460c      	mov	r4, r1
 8002fce:	6849      	ldr	r1, [r1, #4]
 8002fd0:	e7cc      	b.n	8002f6c <_malloc_r+0x2c>
 8002fd2:	1cc4      	adds	r4, r0, #3
 8002fd4:	f024 0403 	bic.w	r4, r4, #3
 8002fd8:	42a0      	cmp	r0, r4
 8002fda:	d005      	beq.n	8002fe8 <_malloc_r+0xa8>
 8002fdc:	1a21      	subs	r1, r4, r0
 8002fde:	4630      	mov	r0, r6
 8002fe0:	f000 fad0 	bl	8003584 <_sbrk_r>
 8002fe4:	3001      	adds	r0, #1
 8002fe6:	d0cf      	beq.n	8002f88 <_malloc_r+0x48>
 8002fe8:	6025      	str	r5, [r4, #0]
 8002fea:	e7db      	b.n	8002fa4 <_malloc_r+0x64>
 8002fec:	200000d4 	.word	0x200000d4
 8002ff0:	200000d8 	.word	0x200000d8

08002ff4 <__sfputc_r>:
 8002ff4:	6893      	ldr	r3, [r2, #8]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	b410      	push	{r4}
 8002ffc:	6093      	str	r3, [r2, #8]
 8002ffe:	da08      	bge.n	8003012 <__sfputc_r+0x1e>
 8003000:	6994      	ldr	r4, [r2, #24]
 8003002:	42a3      	cmp	r3, r4
 8003004:	db01      	blt.n	800300a <__sfputc_r+0x16>
 8003006:	290a      	cmp	r1, #10
 8003008:	d103      	bne.n	8003012 <__sfputc_r+0x1e>
 800300a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800300e:	f000 bb0d 	b.w	800362c <__swbuf_r>
 8003012:	6813      	ldr	r3, [r2, #0]
 8003014:	1c58      	adds	r0, r3, #1
 8003016:	6010      	str	r0, [r2, #0]
 8003018:	7019      	strb	r1, [r3, #0]
 800301a:	4608      	mov	r0, r1
 800301c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003020:	4770      	bx	lr

08003022 <__sfputs_r>:
 8003022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003024:	4606      	mov	r6, r0
 8003026:	460f      	mov	r7, r1
 8003028:	4614      	mov	r4, r2
 800302a:	18d5      	adds	r5, r2, r3
 800302c:	42ac      	cmp	r4, r5
 800302e:	d101      	bne.n	8003034 <__sfputs_r+0x12>
 8003030:	2000      	movs	r0, #0
 8003032:	e007      	b.n	8003044 <__sfputs_r+0x22>
 8003034:	463a      	mov	r2, r7
 8003036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800303a:	4630      	mov	r0, r6
 800303c:	f7ff ffda 	bl	8002ff4 <__sfputc_r>
 8003040:	1c43      	adds	r3, r0, #1
 8003042:	d1f3      	bne.n	800302c <__sfputs_r+0xa>
 8003044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003048 <_vfiprintf_r>:
 8003048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800304c:	460c      	mov	r4, r1
 800304e:	b09d      	sub	sp, #116	; 0x74
 8003050:	4617      	mov	r7, r2
 8003052:	461d      	mov	r5, r3
 8003054:	4606      	mov	r6, r0
 8003056:	b118      	cbz	r0, 8003060 <_vfiprintf_r+0x18>
 8003058:	6983      	ldr	r3, [r0, #24]
 800305a:	b90b      	cbnz	r3, 8003060 <_vfiprintf_r+0x18>
 800305c:	f7ff fee6 	bl	8002e2c <__sinit>
 8003060:	4b7c      	ldr	r3, [pc, #496]	; (8003254 <_vfiprintf_r+0x20c>)
 8003062:	429c      	cmp	r4, r3
 8003064:	d158      	bne.n	8003118 <_vfiprintf_r+0xd0>
 8003066:	6874      	ldr	r4, [r6, #4]
 8003068:	89a3      	ldrh	r3, [r4, #12]
 800306a:	0718      	lsls	r0, r3, #28
 800306c:	d55e      	bpl.n	800312c <_vfiprintf_r+0xe4>
 800306e:	6923      	ldr	r3, [r4, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d05b      	beq.n	800312c <_vfiprintf_r+0xe4>
 8003074:	2300      	movs	r3, #0
 8003076:	9309      	str	r3, [sp, #36]	; 0x24
 8003078:	2320      	movs	r3, #32
 800307a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800307e:	2330      	movs	r3, #48	; 0x30
 8003080:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003084:	9503      	str	r5, [sp, #12]
 8003086:	f04f 0b01 	mov.w	fp, #1
 800308a:	46b8      	mov	r8, r7
 800308c:	4645      	mov	r5, r8
 800308e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003092:	b10b      	cbz	r3, 8003098 <_vfiprintf_r+0x50>
 8003094:	2b25      	cmp	r3, #37	; 0x25
 8003096:	d154      	bne.n	8003142 <_vfiprintf_r+0xfa>
 8003098:	ebb8 0a07 	subs.w	sl, r8, r7
 800309c:	d00b      	beq.n	80030b6 <_vfiprintf_r+0x6e>
 800309e:	4653      	mov	r3, sl
 80030a0:	463a      	mov	r2, r7
 80030a2:	4621      	mov	r1, r4
 80030a4:	4630      	mov	r0, r6
 80030a6:	f7ff ffbc 	bl	8003022 <__sfputs_r>
 80030aa:	3001      	adds	r0, #1
 80030ac:	f000 80c2 	beq.w	8003234 <_vfiprintf_r+0x1ec>
 80030b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030b2:	4453      	add	r3, sl
 80030b4:	9309      	str	r3, [sp, #36]	; 0x24
 80030b6:	f898 3000 	ldrb.w	r3, [r8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 80ba 	beq.w	8003234 <_vfiprintf_r+0x1ec>
 80030c0:	2300      	movs	r3, #0
 80030c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030ca:	9304      	str	r3, [sp, #16]
 80030cc:	9307      	str	r3, [sp, #28]
 80030ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030d2:	931a      	str	r3, [sp, #104]	; 0x68
 80030d4:	46a8      	mov	r8, r5
 80030d6:	2205      	movs	r2, #5
 80030d8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80030dc:	485e      	ldr	r0, [pc, #376]	; (8003258 <_vfiprintf_r+0x210>)
 80030de:	f7fd f877 	bl	80001d0 <memchr>
 80030e2:	9b04      	ldr	r3, [sp, #16]
 80030e4:	bb78      	cbnz	r0, 8003146 <_vfiprintf_r+0xfe>
 80030e6:	06d9      	lsls	r1, r3, #27
 80030e8:	bf44      	itt	mi
 80030ea:	2220      	movmi	r2, #32
 80030ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030f0:	071a      	lsls	r2, r3, #28
 80030f2:	bf44      	itt	mi
 80030f4:	222b      	movmi	r2, #43	; 0x2b
 80030f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030fa:	782a      	ldrb	r2, [r5, #0]
 80030fc:	2a2a      	cmp	r2, #42	; 0x2a
 80030fe:	d02a      	beq.n	8003156 <_vfiprintf_r+0x10e>
 8003100:	9a07      	ldr	r2, [sp, #28]
 8003102:	46a8      	mov	r8, r5
 8003104:	2000      	movs	r0, #0
 8003106:	250a      	movs	r5, #10
 8003108:	4641      	mov	r1, r8
 800310a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800310e:	3b30      	subs	r3, #48	; 0x30
 8003110:	2b09      	cmp	r3, #9
 8003112:	d969      	bls.n	80031e8 <_vfiprintf_r+0x1a0>
 8003114:	b360      	cbz	r0, 8003170 <_vfiprintf_r+0x128>
 8003116:	e024      	b.n	8003162 <_vfiprintf_r+0x11a>
 8003118:	4b50      	ldr	r3, [pc, #320]	; (800325c <_vfiprintf_r+0x214>)
 800311a:	429c      	cmp	r4, r3
 800311c:	d101      	bne.n	8003122 <_vfiprintf_r+0xda>
 800311e:	68b4      	ldr	r4, [r6, #8]
 8003120:	e7a2      	b.n	8003068 <_vfiprintf_r+0x20>
 8003122:	4b4f      	ldr	r3, [pc, #316]	; (8003260 <_vfiprintf_r+0x218>)
 8003124:	429c      	cmp	r4, r3
 8003126:	bf08      	it	eq
 8003128:	68f4      	ldreq	r4, [r6, #12]
 800312a:	e79d      	b.n	8003068 <_vfiprintf_r+0x20>
 800312c:	4621      	mov	r1, r4
 800312e:	4630      	mov	r0, r6
 8003130:	f000 fae0 	bl	80036f4 <__swsetup_r>
 8003134:	2800      	cmp	r0, #0
 8003136:	d09d      	beq.n	8003074 <_vfiprintf_r+0x2c>
 8003138:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800313c:	b01d      	add	sp, #116	; 0x74
 800313e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003142:	46a8      	mov	r8, r5
 8003144:	e7a2      	b.n	800308c <_vfiprintf_r+0x44>
 8003146:	4a44      	ldr	r2, [pc, #272]	; (8003258 <_vfiprintf_r+0x210>)
 8003148:	1a80      	subs	r0, r0, r2
 800314a:	fa0b f000 	lsl.w	r0, fp, r0
 800314e:	4318      	orrs	r0, r3
 8003150:	9004      	str	r0, [sp, #16]
 8003152:	4645      	mov	r5, r8
 8003154:	e7be      	b.n	80030d4 <_vfiprintf_r+0x8c>
 8003156:	9a03      	ldr	r2, [sp, #12]
 8003158:	1d11      	adds	r1, r2, #4
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	9103      	str	r1, [sp, #12]
 800315e:	2a00      	cmp	r2, #0
 8003160:	db01      	blt.n	8003166 <_vfiprintf_r+0x11e>
 8003162:	9207      	str	r2, [sp, #28]
 8003164:	e004      	b.n	8003170 <_vfiprintf_r+0x128>
 8003166:	4252      	negs	r2, r2
 8003168:	f043 0302 	orr.w	r3, r3, #2
 800316c:	9207      	str	r2, [sp, #28]
 800316e:	9304      	str	r3, [sp, #16]
 8003170:	f898 3000 	ldrb.w	r3, [r8]
 8003174:	2b2e      	cmp	r3, #46	; 0x2e
 8003176:	d10e      	bne.n	8003196 <_vfiprintf_r+0x14e>
 8003178:	f898 3001 	ldrb.w	r3, [r8, #1]
 800317c:	2b2a      	cmp	r3, #42	; 0x2a
 800317e:	d138      	bne.n	80031f2 <_vfiprintf_r+0x1aa>
 8003180:	9b03      	ldr	r3, [sp, #12]
 8003182:	1d1a      	adds	r2, r3, #4
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	9203      	str	r2, [sp, #12]
 8003188:	2b00      	cmp	r3, #0
 800318a:	bfb8      	it	lt
 800318c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003190:	f108 0802 	add.w	r8, r8, #2
 8003194:	9305      	str	r3, [sp, #20]
 8003196:	4d33      	ldr	r5, [pc, #204]	; (8003264 <_vfiprintf_r+0x21c>)
 8003198:	f898 1000 	ldrb.w	r1, [r8]
 800319c:	2203      	movs	r2, #3
 800319e:	4628      	mov	r0, r5
 80031a0:	f7fd f816 	bl	80001d0 <memchr>
 80031a4:	b140      	cbz	r0, 80031b8 <_vfiprintf_r+0x170>
 80031a6:	2340      	movs	r3, #64	; 0x40
 80031a8:	1b40      	subs	r0, r0, r5
 80031aa:	fa03 f000 	lsl.w	r0, r3, r0
 80031ae:	9b04      	ldr	r3, [sp, #16]
 80031b0:	4303      	orrs	r3, r0
 80031b2:	f108 0801 	add.w	r8, r8, #1
 80031b6:	9304      	str	r3, [sp, #16]
 80031b8:	f898 1000 	ldrb.w	r1, [r8]
 80031bc:	482a      	ldr	r0, [pc, #168]	; (8003268 <_vfiprintf_r+0x220>)
 80031be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031c2:	2206      	movs	r2, #6
 80031c4:	f108 0701 	add.w	r7, r8, #1
 80031c8:	f7fd f802 	bl	80001d0 <memchr>
 80031cc:	2800      	cmp	r0, #0
 80031ce:	d037      	beq.n	8003240 <_vfiprintf_r+0x1f8>
 80031d0:	4b26      	ldr	r3, [pc, #152]	; (800326c <_vfiprintf_r+0x224>)
 80031d2:	bb1b      	cbnz	r3, 800321c <_vfiprintf_r+0x1d4>
 80031d4:	9b03      	ldr	r3, [sp, #12]
 80031d6:	3307      	adds	r3, #7
 80031d8:	f023 0307 	bic.w	r3, r3, #7
 80031dc:	3308      	adds	r3, #8
 80031de:	9303      	str	r3, [sp, #12]
 80031e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031e2:	444b      	add	r3, r9
 80031e4:	9309      	str	r3, [sp, #36]	; 0x24
 80031e6:	e750      	b.n	800308a <_vfiprintf_r+0x42>
 80031e8:	fb05 3202 	mla	r2, r5, r2, r3
 80031ec:	2001      	movs	r0, #1
 80031ee:	4688      	mov	r8, r1
 80031f0:	e78a      	b.n	8003108 <_vfiprintf_r+0xc0>
 80031f2:	2300      	movs	r3, #0
 80031f4:	f108 0801 	add.w	r8, r8, #1
 80031f8:	9305      	str	r3, [sp, #20]
 80031fa:	4619      	mov	r1, r3
 80031fc:	250a      	movs	r5, #10
 80031fe:	4640      	mov	r0, r8
 8003200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003204:	3a30      	subs	r2, #48	; 0x30
 8003206:	2a09      	cmp	r2, #9
 8003208:	d903      	bls.n	8003212 <_vfiprintf_r+0x1ca>
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0c3      	beq.n	8003196 <_vfiprintf_r+0x14e>
 800320e:	9105      	str	r1, [sp, #20]
 8003210:	e7c1      	b.n	8003196 <_vfiprintf_r+0x14e>
 8003212:	fb05 2101 	mla	r1, r5, r1, r2
 8003216:	2301      	movs	r3, #1
 8003218:	4680      	mov	r8, r0
 800321a:	e7f0      	b.n	80031fe <_vfiprintf_r+0x1b6>
 800321c:	ab03      	add	r3, sp, #12
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	4622      	mov	r2, r4
 8003222:	4b13      	ldr	r3, [pc, #76]	; (8003270 <_vfiprintf_r+0x228>)
 8003224:	a904      	add	r1, sp, #16
 8003226:	4630      	mov	r0, r6
 8003228:	f3af 8000 	nop.w
 800322c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003230:	4681      	mov	r9, r0
 8003232:	d1d5      	bne.n	80031e0 <_vfiprintf_r+0x198>
 8003234:	89a3      	ldrh	r3, [r4, #12]
 8003236:	065b      	lsls	r3, r3, #25
 8003238:	f53f af7e 	bmi.w	8003138 <_vfiprintf_r+0xf0>
 800323c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800323e:	e77d      	b.n	800313c <_vfiprintf_r+0xf4>
 8003240:	ab03      	add	r3, sp, #12
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	4622      	mov	r2, r4
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <_vfiprintf_r+0x228>)
 8003248:	a904      	add	r1, sp, #16
 800324a:	4630      	mov	r0, r6
 800324c:	f000 f888 	bl	8003360 <_printf_i>
 8003250:	e7ec      	b.n	800322c <_vfiprintf_r+0x1e4>
 8003252:	bf00      	nop
 8003254:	080040e8 	.word	0x080040e8
 8003258:	08004128 	.word	0x08004128
 800325c:	08004108 	.word	0x08004108
 8003260:	080040c8 	.word	0x080040c8
 8003264:	0800412e 	.word	0x0800412e
 8003268:	08004132 	.word	0x08004132
 800326c:	00000000 	.word	0x00000000
 8003270:	08003023 	.word	0x08003023

08003274 <_printf_common>:
 8003274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003278:	4691      	mov	r9, r2
 800327a:	461f      	mov	r7, r3
 800327c:	688a      	ldr	r2, [r1, #8]
 800327e:	690b      	ldr	r3, [r1, #16]
 8003280:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003284:	4293      	cmp	r3, r2
 8003286:	bfb8      	it	lt
 8003288:	4613      	movlt	r3, r2
 800328a:	f8c9 3000 	str.w	r3, [r9]
 800328e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003292:	4606      	mov	r6, r0
 8003294:	460c      	mov	r4, r1
 8003296:	b112      	cbz	r2, 800329e <_printf_common+0x2a>
 8003298:	3301      	adds	r3, #1
 800329a:	f8c9 3000 	str.w	r3, [r9]
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	0699      	lsls	r1, r3, #26
 80032a2:	bf42      	ittt	mi
 80032a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80032a8:	3302      	addmi	r3, #2
 80032aa:	f8c9 3000 	strmi.w	r3, [r9]
 80032ae:	6825      	ldr	r5, [r4, #0]
 80032b0:	f015 0506 	ands.w	r5, r5, #6
 80032b4:	d107      	bne.n	80032c6 <_printf_common+0x52>
 80032b6:	f104 0a19 	add.w	sl, r4, #25
 80032ba:	68e3      	ldr	r3, [r4, #12]
 80032bc:	f8d9 2000 	ldr.w	r2, [r9]
 80032c0:	1a9b      	subs	r3, r3, r2
 80032c2:	42ab      	cmp	r3, r5
 80032c4:	dc28      	bgt.n	8003318 <_printf_common+0xa4>
 80032c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032ca:	6822      	ldr	r2, [r4, #0]
 80032cc:	3300      	adds	r3, #0
 80032ce:	bf18      	it	ne
 80032d0:	2301      	movne	r3, #1
 80032d2:	0692      	lsls	r2, r2, #26
 80032d4:	d42d      	bmi.n	8003332 <_printf_common+0xbe>
 80032d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032da:	4639      	mov	r1, r7
 80032dc:	4630      	mov	r0, r6
 80032de:	47c0      	blx	r8
 80032e0:	3001      	adds	r0, #1
 80032e2:	d020      	beq.n	8003326 <_printf_common+0xb2>
 80032e4:	6823      	ldr	r3, [r4, #0]
 80032e6:	68e5      	ldr	r5, [r4, #12]
 80032e8:	f8d9 2000 	ldr.w	r2, [r9]
 80032ec:	f003 0306 	and.w	r3, r3, #6
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	bf08      	it	eq
 80032f4:	1aad      	subeq	r5, r5, r2
 80032f6:	68a3      	ldr	r3, [r4, #8]
 80032f8:	6922      	ldr	r2, [r4, #16]
 80032fa:	bf0c      	ite	eq
 80032fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003300:	2500      	movne	r5, #0
 8003302:	4293      	cmp	r3, r2
 8003304:	bfc4      	itt	gt
 8003306:	1a9b      	subgt	r3, r3, r2
 8003308:	18ed      	addgt	r5, r5, r3
 800330a:	f04f 0900 	mov.w	r9, #0
 800330e:	341a      	adds	r4, #26
 8003310:	454d      	cmp	r5, r9
 8003312:	d11a      	bne.n	800334a <_printf_common+0xd6>
 8003314:	2000      	movs	r0, #0
 8003316:	e008      	b.n	800332a <_printf_common+0xb6>
 8003318:	2301      	movs	r3, #1
 800331a:	4652      	mov	r2, sl
 800331c:	4639      	mov	r1, r7
 800331e:	4630      	mov	r0, r6
 8003320:	47c0      	blx	r8
 8003322:	3001      	adds	r0, #1
 8003324:	d103      	bne.n	800332e <_printf_common+0xba>
 8003326:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800332a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800332e:	3501      	adds	r5, #1
 8003330:	e7c3      	b.n	80032ba <_printf_common+0x46>
 8003332:	18e1      	adds	r1, r4, r3
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	2030      	movs	r0, #48	; 0x30
 8003338:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800333c:	4422      	add	r2, r4
 800333e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003342:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003346:	3302      	adds	r3, #2
 8003348:	e7c5      	b.n	80032d6 <_printf_common+0x62>
 800334a:	2301      	movs	r3, #1
 800334c:	4622      	mov	r2, r4
 800334e:	4639      	mov	r1, r7
 8003350:	4630      	mov	r0, r6
 8003352:	47c0      	blx	r8
 8003354:	3001      	adds	r0, #1
 8003356:	d0e6      	beq.n	8003326 <_printf_common+0xb2>
 8003358:	f109 0901 	add.w	r9, r9, #1
 800335c:	e7d8      	b.n	8003310 <_printf_common+0x9c>
	...

08003360 <_printf_i>:
 8003360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003364:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003368:	460c      	mov	r4, r1
 800336a:	7e09      	ldrb	r1, [r1, #24]
 800336c:	b085      	sub	sp, #20
 800336e:	296e      	cmp	r1, #110	; 0x6e
 8003370:	4617      	mov	r7, r2
 8003372:	4606      	mov	r6, r0
 8003374:	4698      	mov	r8, r3
 8003376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003378:	f000 80b3 	beq.w	80034e2 <_printf_i+0x182>
 800337c:	d822      	bhi.n	80033c4 <_printf_i+0x64>
 800337e:	2963      	cmp	r1, #99	; 0x63
 8003380:	d036      	beq.n	80033f0 <_printf_i+0x90>
 8003382:	d80a      	bhi.n	800339a <_printf_i+0x3a>
 8003384:	2900      	cmp	r1, #0
 8003386:	f000 80b9 	beq.w	80034fc <_printf_i+0x19c>
 800338a:	2958      	cmp	r1, #88	; 0x58
 800338c:	f000 8083 	beq.w	8003496 <_printf_i+0x136>
 8003390:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003394:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003398:	e032      	b.n	8003400 <_printf_i+0xa0>
 800339a:	2964      	cmp	r1, #100	; 0x64
 800339c:	d001      	beq.n	80033a2 <_printf_i+0x42>
 800339e:	2969      	cmp	r1, #105	; 0x69
 80033a0:	d1f6      	bne.n	8003390 <_printf_i+0x30>
 80033a2:	6820      	ldr	r0, [r4, #0]
 80033a4:	6813      	ldr	r3, [r2, #0]
 80033a6:	0605      	lsls	r5, r0, #24
 80033a8:	f103 0104 	add.w	r1, r3, #4
 80033ac:	d52a      	bpl.n	8003404 <_printf_i+0xa4>
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6011      	str	r1, [r2, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	da03      	bge.n	80033be <_printf_i+0x5e>
 80033b6:	222d      	movs	r2, #45	; 0x2d
 80033b8:	425b      	negs	r3, r3
 80033ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80033be:	486f      	ldr	r0, [pc, #444]	; (800357c <_printf_i+0x21c>)
 80033c0:	220a      	movs	r2, #10
 80033c2:	e039      	b.n	8003438 <_printf_i+0xd8>
 80033c4:	2973      	cmp	r1, #115	; 0x73
 80033c6:	f000 809d 	beq.w	8003504 <_printf_i+0x1a4>
 80033ca:	d808      	bhi.n	80033de <_printf_i+0x7e>
 80033cc:	296f      	cmp	r1, #111	; 0x6f
 80033ce:	d020      	beq.n	8003412 <_printf_i+0xb2>
 80033d0:	2970      	cmp	r1, #112	; 0x70
 80033d2:	d1dd      	bne.n	8003390 <_printf_i+0x30>
 80033d4:	6823      	ldr	r3, [r4, #0]
 80033d6:	f043 0320 	orr.w	r3, r3, #32
 80033da:	6023      	str	r3, [r4, #0]
 80033dc:	e003      	b.n	80033e6 <_printf_i+0x86>
 80033de:	2975      	cmp	r1, #117	; 0x75
 80033e0:	d017      	beq.n	8003412 <_printf_i+0xb2>
 80033e2:	2978      	cmp	r1, #120	; 0x78
 80033e4:	d1d4      	bne.n	8003390 <_printf_i+0x30>
 80033e6:	2378      	movs	r3, #120	; 0x78
 80033e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033ec:	4864      	ldr	r0, [pc, #400]	; (8003580 <_printf_i+0x220>)
 80033ee:	e055      	b.n	800349c <_printf_i+0x13c>
 80033f0:	6813      	ldr	r3, [r2, #0]
 80033f2:	1d19      	adds	r1, r3, #4
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6011      	str	r1, [r2, #0]
 80033f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003400:	2301      	movs	r3, #1
 8003402:	e08c      	b.n	800351e <_printf_i+0x1be>
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6011      	str	r1, [r2, #0]
 8003408:	f010 0f40 	tst.w	r0, #64	; 0x40
 800340c:	bf18      	it	ne
 800340e:	b21b      	sxthne	r3, r3
 8003410:	e7cf      	b.n	80033b2 <_printf_i+0x52>
 8003412:	6813      	ldr	r3, [r2, #0]
 8003414:	6825      	ldr	r5, [r4, #0]
 8003416:	1d18      	adds	r0, r3, #4
 8003418:	6010      	str	r0, [r2, #0]
 800341a:	0628      	lsls	r0, r5, #24
 800341c:	d501      	bpl.n	8003422 <_printf_i+0xc2>
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	e002      	b.n	8003428 <_printf_i+0xc8>
 8003422:	0668      	lsls	r0, r5, #25
 8003424:	d5fb      	bpl.n	800341e <_printf_i+0xbe>
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	4854      	ldr	r0, [pc, #336]	; (800357c <_printf_i+0x21c>)
 800342a:	296f      	cmp	r1, #111	; 0x6f
 800342c:	bf14      	ite	ne
 800342e:	220a      	movne	r2, #10
 8003430:	2208      	moveq	r2, #8
 8003432:	2100      	movs	r1, #0
 8003434:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003438:	6865      	ldr	r5, [r4, #4]
 800343a:	60a5      	str	r5, [r4, #8]
 800343c:	2d00      	cmp	r5, #0
 800343e:	f2c0 8095 	blt.w	800356c <_printf_i+0x20c>
 8003442:	6821      	ldr	r1, [r4, #0]
 8003444:	f021 0104 	bic.w	r1, r1, #4
 8003448:	6021      	str	r1, [r4, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d13d      	bne.n	80034ca <_printf_i+0x16a>
 800344e:	2d00      	cmp	r5, #0
 8003450:	f040 808e 	bne.w	8003570 <_printf_i+0x210>
 8003454:	4665      	mov	r5, ip
 8003456:	2a08      	cmp	r2, #8
 8003458:	d10b      	bne.n	8003472 <_printf_i+0x112>
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	07db      	lsls	r3, r3, #31
 800345e:	d508      	bpl.n	8003472 <_printf_i+0x112>
 8003460:	6923      	ldr	r3, [r4, #16]
 8003462:	6862      	ldr	r2, [r4, #4]
 8003464:	429a      	cmp	r2, r3
 8003466:	bfde      	ittt	le
 8003468:	2330      	movle	r3, #48	; 0x30
 800346a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800346e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003472:	ebac 0305 	sub.w	r3, ip, r5
 8003476:	6123      	str	r3, [r4, #16]
 8003478:	f8cd 8000 	str.w	r8, [sp]
 800347c:	463b      	mov	r3, r7
 800347e:	aa03      	add	r2, sp, #12
 8003480:	4621      	mov	r1, r4
 8003482:	4630      	mov	r0, r6
 8003484:	f7ff fef6 	bl	8003274 <_printf_common>
 8003488:	3001      	adds	r0, #1
 800348a:	d14d      	bne.n	8003528 <_printf_i+0x1c8>
 800348c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003490:	b005      	add	sp, #20
 8003492:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003496:	4839      	ldr	r0, [pc, #228]	; (800357c <_printf_i+0x21c>)
 8003498:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800349c:	6813      	ldr	r3, [r2, #0]
 800349e:	6821      	ldr	r1, [r4, #0]
 80034a0:	1d1d      	adds	r5, r3, #4
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6015      	str	r5, [r2, #0]
 80034a6:	060a      	lsls	r2, r1, #24
 80034a8:	d50b      	bpl.n	80034c2 <_printf_i+0x162>
 80034aa:	07ca      	lsls	r2, r1, #31
 80034ac:	bf44      	itt	mi
 80034ae:	f041 0120 	orrmi.w	r1, r1, #32
 80034b2:	6021      	strmi	r1, [r4, #0]
 80034b4:	b91b      	cbnz	r3, 80034be <_printf_i+0x15e>
 80034b6:	6822      	ldr	r2, [r4, #0]
 80034b8:	f022 0220 	bic.w	r2, r2, #32
 80034bc:	6022      	str	r2, [r4, #0]
 80034be:	2210      	movs	r2, #16
 80034c0:	e7b7      	b.n	8003432 <_printf_i+0xd2>
 80034c2:	064d      	lsls	r5, r1, #25
 80034c4:	bf48      	it	mi
 80034c6:	b29b      	uxthmi	r3, r3
 80034c8:	e7ef      	b.n	80034aa <_printf_i+0x14a>
 80034ca:	4665      	mov	r5, ip
 80034cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80034d0:	fb02 3311 	mls	r3, r2, r1, r3
 80034d4:	5cc3      	ldrb	r3, [r0, r3]
 80034d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034da:	460b      	mov	r3, r1
 80034dc:	2900      	cmp	r1, #0
 80034de:	d1f5      	bne.n	80034cc <_printf_i+0x16c>
 80034e0:	e7b9      	b.n	8003456 <_printf_i+0xf6>
 80034e2:	6813      	ldr	r3, [r2, #0]
 80034e4:	6825      	ldr	r5, [r4, #0]
 80034e6:	6961      	ldr	r1, [r4, #20]
 80034e8:	1d18      	adds	r0, r3, #4
 80034ea:	6010      	str	r0, [r2, #0]
 80034ec:	0628      	lsls	r0, r5, #24
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	d501      	bpl.n	80034f6 <_printf_i+0x196>
 80034f2:	6019      	str	r1, [r3, #0]
 80034f4:	e002      	b.n	80034fc <_printf_i+0x19c>
 80034f6:	066a      	lsls	r2, r5, #25
 80034f8:	d5fb      	bpl.n	80034f2 <_printf_i+0x192>
 80034fa:	8019      	strh	r1, [r3, #0]
 80034fc:	2300      	movs	r3, #0
 80034fe:	6123      	str	r3, [r4, #16]
 8003500:	4665      	mov	r5, ip
 8003502:	e7b9      	b.n	8003478 <_printf_i+0x118>
 8003504:	6813      	ldr	r3, [r2, #0]
 8003506:	1d19      	adds	r1, r3, #4
 8003508:	6011      	str	r1, [r2, #0]
 800350a:	681d      	ldr	r5, [r3, #0]
 800350c:	6862      	ldr	r2, [r4, #4]
 800350e:	2100      	movs	r1, #0
 8003510:	4628      	mov	r0, r5
 8003512:	f7fc fe5d 	bl	80001d0 <memchr>
 8003516:	b108      	cbz	r0, 800351c <_printf_i+0x1bc>
 8003518:	1b40      	subs	r0, r0, r5
 800351a:	6060      	str	r0, [r4, #4]
 800351c:	6863      	ldr	r3, [r4, #4]
 800351e:	6123      	str	r3, [r4, #16]
 8003520:	2300      	movs	r3, #0
 8003522:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003526:	e7a7      	b.n	8003478 <_printf_i+0x118>
 8003528:	6923      	ldr	r3, [r4, #16]
 800352a:	462a      	mov	r2, r5
 800352c:	4639      	mov	r1, r7
 800352e:	4630      	mov	r0, r6
 8003530:	47c0      	blx	r8
 8003532:	3001      	adds	r0, #1
 8003534:	d0aa      	beq.n	800348c <_printf_i+0x12c>
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	079b      	lsls	r3, r3, #30
 800353a:	d413      	bmi.n	8003564 <_printf_i+0x204>
 800353c:	68e0      	ldr	r0, [r4, #12]
 800353e:	9b03      	ldr	r3, [sp, #12]
 8003540:	4298      	cmp	r0, r3
 8003542:	bfb8      	it	lt
 8003544:	4618      	movlt	r0, r3
 8003546:	e7a3      	b.n	8003490 <_printf_i+0x130>
 8003548:	2301      	movs	r3, #1
 800354a:	464a      	mov	r2, r9
 800354c:	4639      	mov	r1, r7
 800354e:	4630      	mov	r0, r6
 8003550:	47c0      	blx	r8
 8003552:	3001      	adds	r0, #1
 8003554:	d09a      	beq.n	800348c <_printf_i+0x12c>
 8003556:	3501      	adds	r5, #1
 8003558:	68e3      	ldr	r3, [r4, #12]
 800355a:	9a03      	ldr	r2, [sp, #12]
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	42ab      	cmp	r3, r5
 8003560:	dcf2      	bgt.n	8003548 <_printf_i+0x1e8>
 8003562:	e7eb      	b.n	800353c <_printf_i+0x1dc>
 8003564:	2500      	movs	r5, #0
 8003566:	f104 0919 	add.w	r9, r4, #25
 800356a:	e7f5      	b.n	8003558 <_printf_i+0x1f8>
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1ac      	bne.n	80034ca <_printf_i+0x16a>
 8003570:	7803      	ldrb	r3, [r0, #0]
 8003572:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003576:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800357a:	e76c      	b.n	8003456 <_printf_i+0xf6>
 800357c:	08004139 	.word	0x08004139
 8003580:	0800414a 	.word	0x0800414a

08003584 <_sbrk_r>:
 8003584:	b538      	push	{r3, r4, r5, lr}
 8003586:	4c06      	ldr	r4, [pc, #24]	; (80035a0 <_sbrk_r+0x1c>)
 8003588:	2300      	movs	r3, #0
 800358a:	4605      	mov	r5, r0
 800358c:	4608      	mov	r0, r1
 800358e:	6023      	str	r3, [r4, #0]
 8003590:	f7fd fe1a 	bl	80011c8 <_sbrk>
 8003594:	1c43      	adds	r3, r0, #1
 8003596:	d102      	bne.n	800359e <_sbrk_r+0x1a>
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	b103      	cbz	r3, 800359e <_sbrk_r+0x1a>
 800359c:	602b      	str	r3, [r5, #0]
 800359e:	bd38      	pop	{r3, r4, r5, pc}
 80035a0:	200004a0 	.word	0x200004a0

080035a4 <__sread>:
 80035a4:	b510      	push	{r4, lr}
 80035a6:	460c      	mov	r4, r1
 80035a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035ac:	f000 fa96 	bl	8003adc <_read_r>
 80035b0:	2800      	cmp	r0, #0
 80035b2:	bfab      	itete	ge
 80035b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035b6:	89a3      	ldrhlt	r3, [r4, #12]
 80035b8:	181b      	addge	r3, r3, r0
 80035ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035be:	bfac      	ite	ge
 80035c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80035c2:	81a3      	strhlt	r3, [r4, #12]
 80035c4:	bd10      	pop	{r4, pc}

080035c6 <__swrite>:
 80035c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ca:	461f      	mov	r7, r3
 80035cc:	898b      	ldrh	r3, [r1, #12]
 80035ce:	05db      	lsls	r3, r3, #23
 80035d0:	4605      	mov	r5, r0
 80035d2:	460c      	mov	r4, r1
 80035d4:	4616      	mov	r6, r2
 80035d6:	d505      	bpl.n	80035e4 <__swrite+0x1e>
 80035d8:	2302      	movs	r3, #2
 80035da:	2200      	movs	r2, #0
 80035dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e0:	f000 f9b6 	bl	8003950 <_lseek_r>
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	4632      	mov	r2, r6
 80035f2:	463b      	mov	r3, r7
 80035f4:	4628      	mov	r0, r5
 80035f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fa:	f000 b869 	b.w	80036d0 <_write_r>

080035fe <__sseek>:
 80035fe:	b510      	push	{r4, lr}
 8003600:	460c      	mov	r4, r1
 8003602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003606:	f000 f9a3 	bl	8003950 <_lseek_r>
 800360a:	1c43      	adds	r3, r0, #1
 800360c:	89a3      	ldrh	r3, [r4, #12]
 800360e:	bf15      	itete	ne
 8003610:	6560      	strne	r0, [r4, #84]	; 0x54
 8003612:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003616:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800361a:	81a3      	strheq	r3, [r4, #12]
 800361c:	bf18      	it	ne
 800361e:	81a3      	strhne	r3, [r4, #12]
 8003620:	bd10      	pop	{r4, pc}

08003622 <__sclose>:
 8003622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003626:	f000 b8d3 	b.w	80037d0 <_close_r>
	...

0800362c <__swbuf_r>:
 800362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362e:	460e      	mov	r6, r1
 8003630:	4614      	mov	r4, r2
 8003632:	4605      	mov	r5, r0
 8003634:	b118      	cbz	r0, 800363e <__swbuf_r+0x12>
 8003636:	6983      	ldr	r3, [r0, #24]
 8003638:	b90b      	cbnz	r3, 800363e <__swbuf_r+0x12>
 800363a:	f7ff fbf7 	bl	8002e2c <__sinit>
 800363e:	4b21      	ldr	r3, [pc, #132]	; (80036c4 <__swbuf_r+0x98>)
 8003640:	429c      	cmp	r4, r3
 8003642:	d12a      	bne.n	800369a <__swbuf_r+0x6e>
 8003644:	686c      	ldr	r4, [r5, #4]
 8003646:	69a3      	ldr	r3, [r4, #24]
 8003648:	60a3      	str	r3, [r4, #8]
 800364a:	89a3      	ldrh	r3, [r4, #12]
 800364c:	071a      	lsls	r2, r3, #28
 800364e:	d52e      	bpl.n	80036ae <__swbuf_r+0x82>
 8003650:	6923      	ldr	r3, [r4, #16]
 8003652:	b363      	cbz	r3, 80036ae <__swbuf_r+0x82>
 8003654:	6923      	ldr	r3, [r4, #16]
 8003656:	6820      	ldr	r0, [r4, #0]
 8003658:	1ac0      	subs	r0, r0, r3
 800365a:	6963      	ldr	r3, [r4, #20]
 800365c:	b2f6      	uxtb	r6, r6
 800365e:	4283      	cmp	r3, r0
 8003660:	4637      	mov	r7, r6
 8003662:	dc04      	bgt.n	800366e <__swbuf_r+0x42>
 8003664:	4621      	mov	r1, r4
 8003666:	4628      	mov	r0, r5
 8003668:	f000 f948 	bl	80038fc <_fflush_r>
 800366c:	bb28      	cbnz	r0, 80036ba <__swbuf_r+0x8e>
 800366e:	68a3      	ldr	r3, [r4, #8]
 8003670:	3b01      	subs	r3, #1
 8003672:	60a3      	str	r3, [r4, #8]
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	6022      	str	r2, [r4, #0]
 800367a:	701e      	strb	r6, [r3, #0]
 800367c:	6963      	ldr	r3, [r4, #20]
 800367e:	3001      	adds	r0, #1
 8003680:	4283      	cmp	r3, r0
 8003682:	d004      	beq.n	800368e <__swbuf_r+0x62>
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	07db      	lsls	r3, r3, #31
 8003688:	d519      	bpl.n	80036be <__swbuf_r+0x92>
 800368a:	2e0a      	cmp	r6, #10
 800368c:	d117      	bne.n	80036be <__swbuf_r+0x92>
 800368e:	4621      	mov	r1, r4
 8003690:	4628      	mov	r0, r5
 8003692:	f000 f933 	bl	80038fc <_fflush_r>
 8003696:	b190      	cbz	r0, 80036be <__swbuf_r+0x92>
 8003698:	e00f      	b.n	80036ba <__swbuf_r+0x8e>
 800369a:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <__swbuf_r+0x9c>)
 800369c:	429c      	cmp	r4, r3
 800369e:	d101      	bne.n	80036a4 <__swbuf_r+0x78>
 80036a0:	68ac      	ldr	r4, [r5, #8]
 80036a2:	e7d0      	b.n	8003646 <__swbuf_r+0x1a>
 80036a4:	4b09      	ldr	r3, [pc, #36]	; (80036cc <__swbuf_r+0xa0>)
 80036a6:	429c      	cmp	r4, r3
 80036a8:	bf08      	it	eq
 80036aa:	68ec      	ldreq	r4, [r5, #12]
 80036ac:	e7cb      	b.n	8003646 <__swbuf_r+0x1a>
 80036ae:	4621      	mov	r1, r4
 80036b0:	4628      	mov	r0, r5
 80036b2:	f000 f81f 	bl	80036f4 <__swsetup_r>
 80036b6:	2800      	cmp	r0, #0
 80036b8:	d0cc      	beq.n	8003654 <__swbuf_r+0x28>
 80036ba:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80036be:	4638      	mov	r0, r7
 80036c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036c2:	bf00      	nop
 80036c4:	080040e8 	.word	0x080040e8
 80036c8:	08004108 	.word	0x08004108
 80036cc:	080040c8 	.word	0x080040c8

080036d0 <_write_r>:
 80036d0:	b538      	push	{r3, r4, r5, lr}
 80036d2:	4c07      	ldr	r4, [pc, #28]	; (80036f0 <_write_r+0x20>)
 80036d4:	4605      	mov	r5, r0
 80036d6:	4608      	mov	r0, r1
 80036d8:	4611      	mov	r1, r2
 80036da:	2200      	movs	r2, #0
 80036dc:	6022      	str	r2, [r4, #0]
 80036de:	461a      	mov	r2, r3
 80036e0:	f7fd fd21 	bl	8001126 <_write>
 80036e4:	1c43      	adds	r3, r0, #1
 80036e6:	d102      	bne.n	80036ee <_write_r+0x1e>
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	b103      	cbz	r3, 80036ee <_write_r+0x1e>
 80036ec:	602b      	str	r3, [r5, #0]
 80036ee:	bd38      	pop	{r3, r4, r5, pc}
 80036f0:	200004a0 	.word	0x200004a0

080036f4 <__swsetup_r>:
 80036f4:	4b32      	ldr	r3, [pc, #200]	; (80037c0 <__swsetup_r+0xcc>)
 80036f6:	b570      	push	{r4, r5, r6, lr}
 80036f8:	681d      	ldr	r5, [r3, #0]
 80036fa:	4606      	mov	r6, r0
 80036fc:	460c      	mov	r4, r1
 80036fe:	b125      	cbz	r5, 800370a <__swsetup_r+0x16>
 8003700:	69ab      	ldr	r3, [r5, #24]
 8003702:	b913      	cbnz	r3, 800370a <__swsetup_r+0x16>
 8003704:	4628      	mov	r0, r5
 8003706:	f7ff fb91 	bl	8002e2c <__sinit>
 800370a:	4b2e      	ldr	r3, [pc, #184]	; (80037c4 <__swsetup_r+0xd0>)
 800370c:	429c      	cmp	r4, r3
 800370e:	d10f      	bne.n	8003730 <__swsetup_r+0x3c>
 8003710:	686c      	ldr	r4, [r5, #4]
 8003712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003716:	b29a      	uxth	r2, r3
 8003718:	0715      	lsls	r5, r2, #28
 800371a:	d42c      	bmi.n	8003776 <__swsetup_r+0x82>
 800371c:	06d0      	lsls	r0, r2, #27
 800371e:	d411      	bmi.n	8003744 <__swsetup_r+0x50>
 8003720:	2209      	movs	r2, #9
 8003722:	6032      	str	r2, [r6, #0]
 8003724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003728:	81a3      	strh	r3, [r4, #12]
 800372a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800372e:	e03e      	b.n	80037ae <__swsetup_r+0xba>
 8003730:	4b25      	ldr	r3, [pc, #148]	; (80037c8 <__swsetup_r+0xd4>)
 8003732:	429c      	cmp	r4, r3
 8003734:	d101      	bne.n	800373a <__swsetup_r+0x46>
 8003736:	68ac      	ldr	r4, [r5, #8]
 8003738:	e7eb      	b.n	8003712 <__swsetup_r+0x1e>
 800373a:	4b24      	ldr	r3, [pc, #144]	; (80037cc <__swsetup_r+0xd8>)
 800373c:	429c      	cmp	r4, r3
 800373e:	bf08      	it	eq
 8003740:	68ec      	ldreq	r4, [r5, #12]
 8003742:	e7e6      	b.n	8003712 <__swsetup_r+0x1e>
 8003744:	0751      	lsls	r1, r2, #29
 8003746:	d512      	bpl.n	800376e <__swsetup_r+0x7a>
 8003748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800374a:	b141      	cbz	r1, 800375e <__swsetup_r+0x6a>
 800374c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003750:	4299      	cmp	r1, r3
 8003752:	d002      	beq.n	800375a <__swsetup_r+0x66>
 8003754:	4630      	mov	r0, r6
 8003756:	f000 f973 	bl	8003a40 <_free_r>
 800375a:	2300      	movs	r3, #0
 800375c:	6363      	str	r3, [r4, #52]	; 0x34
 800375e:	89a3      	ldrh	r3, [r4, #12]
 8003760:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003764:	81a3      	strh	r3, [r4, #12]
 8003766:	2300      	movs	r3, #0
 8003768:	6063      	str	r3, [r4, #4]
 800376a:	6923      	ldr	r3, [r4, #16]
 800376c:	6023      	str	r3, [r4, #0]
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	f043 0308 	orr.w	r3, r3, #8
 8003774:	81a3      	strh	r3, [r4, #12]
 8003776:	6923      	ldr	r3, [r4, #16]
 8003778:	b94b      	cbnz	r3, 800378e <__swsetup_r+0x9a>
 800377a:	89a3      	ldrh	r3, [r4, #12]
 800377c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003784:	d003      	beq.n	800378e <__swsetup_r+0x9a>
 8003786:	4621      	mov	r1, r4
 8003788:	4630      	mov	r0, r6
 800378a:	f000 f917 	bl	80039bc <__smakebuf_r>
 800378e:	89a2      	ldrh	r2, [r4, #12]
 8003790:	f012 0301 	ands.w	r3, r2, #1
 8003794:	d00c      	beq.n	80037b0 <__swsetup_r+0xbc>
 8003796:	2300      	movs	r3, #0
 8003798:	60a3      	str	r3, [r4, #8]
 800379a:	6963      	ldr	r3, [r4, #20]
 800379c:	425b      	negs	r3, r3
 800379e:	61a3      	str	r3, [r4, #24]
 80037a0:	6923      	ldr	r3, [r4, #16]
 80037a2:	b953      	cbnz	r3, 80037ba <__swsetup_r+0xc6>
 80037a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80037ac:	d1ba      	bne.n	8003724 <__swsetup_r+0x30>
 80037ae:	bd70      	pop	{r4, r5, r6, pc}
 80037b0:	0792      	lsls	r2, r2, #30
 80037b2:	bf58      	it	pl
 80037b4:	6963      	ldrpl	r3, [r4, #20]
 80037b6:	60a3      	str	r3, [r4, #8]
 80037b8:	e7f2      	b.n	80037a0 <__swsetup_r+0xac>
 80037ba:	2000      	movs	r0, #0
 80037bc:	e7f7      	b.n	80037ae <__swsetup_r+0xba>
 80037be:	bf00      	nop
 80037c0:	2000004c 	.word	0x2000004c
 80037c4:	080040e8 	.word	0x080040e8
 80037c8:	08004108 	.word	0x08004108
 80037cc:	080040c8 	.word	0x080040c8

080037d0 <_close_r>:
 80037d0:	b538      	push	{r3, r4, r5, lr}
 80037d2:	4c06      	ldr	r4, [pc, #24]	; (80037ec <_close_r+0x1c>)
 80037d4:	2300      	movs	r3, #0
 80037d6:	4605      	mov	r5, r0
 80037d8:	4608      	mov	r0, r1
 80037da:	6023      	str	r3, [r4, #0]
 80037dc:	f7fd fcbf 	bl	800115e <_close>
 80037e0:	1c43      	adds	r3, r0, #1
 80037e2:	d102      	bne.n	80037ea <_close_r+0x1a>
 80037e4:	6823      	ldr	r3, [r4, #0]
 80037e6:	b103      	cbz	r3, 80037ea <_close_r+0x1a>
 80037e8:	602b      	str	r3, [r5, #0]
 80037ea:	bd38      	pop	{r3, r4, r5, pc}
 80037ec:	200004a0 	.word	0x200004a0

080037f0 <__sflush_r>:
 80037f0:	898a      	ldrh	r2, [r1, #12]
 80037f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f6:	4605      	mov	r5, r0
 80037f8:	0710      	lsls	r0, r2, #28
 80037fa:	460c      	mov	r4, r1
 80037fc:	d458      	bmi.n	80038b0 <__sflush_r+0xc0>
 80037fe:	684b      	ldr	r3, [r1, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	dc05      	bgt.n	8003810 <__sflush_r+0x20>
 8003804:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003806:	2b00      	cmp	r3, #0
 8003808:	dc02      	bgt.n	8003810 <__sflush_r+0x20>
 800380a:	2000      	movs	r0, #0
 800380c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003810:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003812:	2e00      	cmp	r6, #0
 8003814:	d0f9      	beq.n	800380a <__sflush_r+0x1a>
 8003816:	2300      	movs	r3, #0
 8003818:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800381c:	682f      	ldr	r7, [r5, #0]
 800381e:	6a21      	ldr	r1, [r4, #32]
 8003820:	602b      	str	r3, [r5, #0]
 8003822:	d032      	beq.n	800388a <__sflush_r+0x9a>
 8003824:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003826:	89a3      	ldrh	r3, [r4, #12]
 8003828:	075a      	lsls	r2, r3, #29
 800382a:	d505      	bpl.n	8003838 <__sflush_r+0x48>
 800382c:	6863      	ldr	r3, [r4, #4]
 800382e:	1ac0      	subs	r0, r0, r3
 8003830:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003832:	b10b      	cbz	r3, 8003838 <__sflush_r+0x48>
 8003834:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003836:	1ac0      	subs	r0, r0, r3
 8003838:	2300      	movs	r3, #0
 800383a:	4602      	mov	r2, r0
 800383c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800383e:	6a21      	ldr	r1, [r4, #32]
 8003840:	4628      	mov	r0, r5
 8003842:	47b0      	blx	r6
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	89a3      	ldrh	r3, [r4, #12]
 8003848:	d106      	bne.n	8003858 <__sflush_r+0x68>
 800384a:	6829      	ldr	r1, [r5, #0]
 800384c:	291d      	cmp	r1, #29
 800384e:	d848      	bhi.n	80038e2 <__sflush_r+0xf2>
 8003850:	4a29      	ldr	r2, [pc, #164]	; (80038f8 <__sflush_r+0x108>)
 8003852:	40ca      	lsrs	r2, r1
 8003854:	07d6      	lsls	r6, r2, #31
 8003856:	d544      	bpl.n	80038e2 <__sflush_r+0xf2>
 8003858:	2200      	movs	r2, #0
 800385a:	6062      	str	r2, [r4, #4]
 800385c:	04d9      	lsls	r1, r3, #19
 800385e:	6922      	ldr	r2, [r4, #16]
 8003860:	6022      	str	r2, [r4, #0]
 8003862:	d504      	bpl.n	800386e <__sflush_r+0x7e>
 8003864:	1c42      	adds	r2, r0, #1
 8003866:	d101      	bne.n	800386c <__sflush_r+0x7c>
 8003868:	682b      	ldr	r3, [r5, #0]
 800386a:	b903      	cbnz	r3, 800386e <__sflush_r+0x7e>
 800386c:	6560      	str	r0, [r4, #84]	; 0x54
 800386e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003870:	602f      	str	r7, [r5, #0]
 8003872:	2900      	cmp	r1, #0
 8003874:	d0c9      	beq.n	800380a <__sflush_r+0x1a>
 8003876:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800387a:	4299      	cmp	r1, r3
 800387c:	d002      	beq.n	8003884 <__sflush_r+0x94>
 800387e:	4628      	mov	r0, r5
 8003880:	f000 f8de 	bl	8003a40 <_free_r>
 8003884:	2000      	movs	r0, #0
 8003886:	6360      	str	r0, [r4, #52]	; 0x34
 8003888:	e7c0      	b.n	800380c <__sflush_r+0x1c>
 800388a:	2301      	movs	r3, #1
 800388c:	4628      	mov	r0, r5
 800388e:	47b0      	blx	r6
 8003890:	1c41      	adds	r1, r0, #1
 8003892:	d1c8      	bne.n	8003826 <__sflush_r+0x36>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0c5      	beq.n	8003826 <__sflush_r+0x36>
 800389a:	2b1d      	cmp	r3, #29
 800389c:	d001      	beq.n	80038a2 <__sflush_r+0xb2>
 800389e:	2b16      	cmp	r3, #22
 80038a0:	d101      	bne.n	80038a6 <__sflush_r+0xb6>
 80038a2:	602f      	str	r7, [r5, #0]
 80038a4:	e7b1      	b.n	800380a <__sflush_r+0x1a>
 80038a6:	89a3      	ldrh	r3, [r4, #12]
 80038a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038ac:	81a3      	strh	r3, [r4, #12]
 80038ae:	e7ad      	b.n	800380c <__sflush_r+0x1c>
 80038b0:	690f      	ldr	r7, [r1, #16]
 80038b2:	2f00      	cmp	r7, #0
 80038b4:	d0a9      	beq.n	800380a <__sflush_r+0x1a>
 80038b6:	0793      	lsls	r3, r2, #30
 80038b8:	680e      	ldr	r6, [r1, #0]
 80038ba:	bf08      	it	eq
 80038bc:	694b      	ldreq	r3, [r1, #20]
 80038be:	600f      	str	r7, [r1, #0]
 80038c0:	bf18      	it	ne
 80038c2:	2300      	movne	r3, #0
 80038c4:	eba6 0807 	sub.w	r8, r6, r7
 80038c8:	608b      	str	r3, [r1, #8]
 80038ca:	f1b8 0f00 	cmp.w	r8, #0
 80038ce:	dd9c      	ble.n	800380a <__sflush_r+0x1a>
 80038d0:	4643      	mov	r3, r8
 80038d2:	463a      	mov	r2, r7
 80038d4:	6a21      	ldr	r1, [r4, #32]
 80038d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80038d8:	4628      	mov	r0, r5
 80038da:	47b0      	blx	r6
 80038dc:	2800      	cmp	r0, #0
 80038de:	dc06      	bgt.n	80038ee <__sflush_r+0xfe>
 80038e0:	89a3      	ldrh	r3, [r4, #12]
 80038e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038e6:	81a3      	strh	r3, [r4, #12]
 80038e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038ec:	e78e      	b.n	800380c <__sflush_r+0x1c>
 80038ee:	4407      	add	r7, r0
 80038f0:	eba8 0800 	sub.w	r8, r8, r0
 80038f4:	e7e9      	b.n	80038ca <__sflush_r+0xda>
 80038f6:	bf00      	nop
 80038f8:	20400001 	.word	0x20400001

080038fc <_fflush_r>:
 80038fc:	b538      	push	{r3, r4, r5, lr}
 80038fe:	690b      	ldr	r3, [r1, #16]
 8003900:	4605      	mov	r5, r0
 8003902:	460c      	mov	r4, r1
 8003904:	b1db      	cbz	r3, 800393e <_fflush_r+0x42>
 8003906:	b118      	cbz	r0, 8003910 <_fflush_r+0x14>
 8003908:	6983      	ldr	r3, [r0, #24]
 800390a:	b90b      	cbnz	r3, 8003910 <_fflush_r+0x14>
 800390c:	f7ff fa8e 	bl	8002e2c <__sinit>
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <_fflush_r+0x48>)
 8003912:	429c      	cmp	r4, r3
 8003914:	d109      	bne.n	800392a <_fflush_r+0x2e>
 8003916:	686c      	ldr	r4, [r5, #4]
 8003918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800391c:	b17b      	cbz	r3, 800393e <_fflush_r+0x42>
 800391e:	4621      	mov	r1, r4
 8003920:	4628      	mov	r0, r5
 8003922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003926:	f7ff bf63 	b.w	80037f0 <__sflush_r>
 800392a:	4b07      	ldr	r3, [pc, #28]	; (8003948 <_fflush_r+0x4c>)
 800392c:	429c      	cmp	r4, r3
 800392e:	d101      	bne.n	8003934 <_fflush_r+0x38>
 8003930:	68ac      	ldr	r4, [r5, #8]
 8003932:	e7f1      	b.n	8003918 <_fflush_r+0x1c>
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <_fflush_r+0x50>)
 8003936:	429c      	cmp	r4, r3
 8003938:	bf08      	it	eq
 800393a:	68ec      	ldreq	r4, [r5, #12]
 800393c:	e7ec      	b.n	8003918 <_fflush_r+0x1c>
 800393e:	2000      	movs	r0, #0
 8003940:	bd38      	pop	{r3, r4, r5, pc}
 8003942:	bf00      	nop
 8003944:	080040e8 	.word	0x080040e8
 8003948:	08004108 	.word	0x08004108
 800394c:	080040c8 	.word	0x080040c8

08003950 <_lseek_r>:
 8003950:	b538      	push	{r3, r4, r5, lr}
 8003952:	4c07      	ldr	r4, [pc, #28]	; (8003970 <_lseek_r+0x20>)
 8003954:	4605      	mov	r5, r0
 8003956:	4608      	mov	r0, r1
 8003958:	4611      	mov	r1, r2
 800395a:	2200      	movs	r2, #0
 800395c:	6022      	str	r2, [r4, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	f7fd fc24 	bl	80011ac <_lseek>
 8003964:	1c43      	adds	r3, r0, #1
 8003966:	d102      	bne.n	800396e <_lseek_r+0x1e>
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	b103      	cbz	r3, 800396e <_lseek_r+0x1e>
 800396c:	602b      	str	r3, [r5, #0]
 800396e:	bd38      	pop	{r3, r4, r5, pc}
 8003970:	200004a0 	.word	0x200004a0

08003974 <__swhatbuf_r>:
 8003974:	b570      	push	{r4, r5, r6, lr}
 8003976:	460e      	mov	r6, r1
 8003978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800397c:	2900      	cmp	r1, #0
 800397e:	b096      	sub	sp, #88	; 0x58
 8003980:	4614      	mov	r4, r2
 8003982:	461d      	mov	r5, r3
 8003984:	da07      	bge.n	8003996 <__swhatbuf_r+0x22>
 8003986:	2300      	movs	r3, #0
 8003988:	602b      	str	r3, [r5, #0]
 800398a:	89b3      	ldrh	r3, [r6, #12]
 800398c:	061a      	lsls	r2, r3, #24
 800398e:	d410      	bmi.n	80039b2 <__swhatbuf_r+0x3e>
 8003990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003994:	e00e      	b.n	80039b4 <__swhatbuf_r+0x40>
 8003996:	466a      	mov	r2, sp
 8003998:	f000 f8b2 	bl	8003b00 <_fstat_r>
 800399c:	2800      	cmp	r0, #0
 800399e:	dbf2      	blt.n	8003986 <__swhatbuf_r+0x12>
 80039a0:	9a01      	ldr	r2, [sp, #4]
 80039a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80039a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80039aa:	425a      	negs	r2, r3
 80039ac:	415a      	adcs	r2, r3
 80039ae:	602a      	str	r2, [r5, #0]
 80039b0:	e7ee      	b.n	8003990 <__swhatbuf_r+0x1c>
 80039b2:	2340      	movs	r3, #64	; 0x40
 80039b4:	2000      	movs	r0, #0
 80039b6:	6023      	str	r3, [r4, #0]
 80039b8:	b016      	add	sp, #88	; 0x58
 80039ba:	bd70      	pop	{r4, r5, r6, pc}

080039bc <__smakebuf_r>:
 80039bc:	898b      	ldrh	r3, [r1, #12]
 80039be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039c0:	079d      	lsls	r5, r3, #30
 80039c2:	4606      	mov	r6, r0
 80039c4:	460c      	mov	r4, r1
 80039c6:	d507      	bpl.n	80039d8 <__smakebuf_r+0x1c>
 80039c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039cc:	6023      	str	r3, [r4, #0]
 80039ce:	6123      	str	r3, [r4, #16]
 80039d0:	2301      	movs	r3, #1
 80039d2:	6163      	str	r3, [r4, #20]
 80039d4:	b002      	add	sp, #8
 80039d6:	bd70      	pop	{r4, r5, r6, pc}
 80039d8:	ab01      	add	r3, sp, #4
 80039da:	466a      	mov	r2, sp
 80039dc:	f7ff ffca 	bl	8003974 <__swhatbuf_r>
 80039e0:	9900      	ldr	r1, [sp, #0]
 80039e2:	4605      	mov	r5, r0
 80039e4:	4630      	mov	r0, r6
 80039e6:	f7ff faab 	bl	8002f40 <_malloc_r>
 80039ea:	b948      	cbnz	r0, 8003a00 <__smakebuf_r+0x44>
 80039ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039f0:	059a      	lsls	r2, r3, #22
 80039f2:	d4ef      	bmi.n	80039d4 <__smakebuf_r+0x18>
 80039f4:	f023 0303 	bic.w	r3, r3, #3
 80039f8:	f043 0302 	orr.w	r3, r3, #2
 80039fc:	81a3      	strh	r3, [r4, #12]
 80039fe:	e7e3      	b.n	80039c8 <__smakebuf_r+0xc>
 8003a00:	4b0d      	ldr	r3, [pc, #52]	; (8003a38 <__smakebuf_r+0x7c>)
 8003a02:	62b3      	str	r3, [r6, #40]	; 0x28
 8003a04:	89a3      	ldrh	r3, [r4, #12]
 8003a06:	6020      	str	r0, [r4, #0]
 8003a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a0c:	81a3      	strh	r3, [r4, #12]
 8003a0e:	9b00      	ldr	r3, [sp, #0]
 8003a10:	6163      	str	r3, [r4, #20]
 8003a12:	9b01      	ldr	r3, [sp, #4]
 8003a14:	6120      	str	r0, [r4, #16]
 8003a16:	b15b      	cbz	r3, 8003a30 <__smakebuf_r+0x74>
 8003a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a1c:	4630      	mov	r0, r6
 8003a1e:	f000 f881 	bl	8003b24 <_isatty_r>
 8003a22:	b128      	cbz	r0, 8003a30 <__smakebuf_r+0x74>
 8003a24:	89a3      	ldrh	r3, [r4, #12]
 8003a26:	f023 0303 	bic.w	r3, r3, #3
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	81a3      	strh	r3, [r4, #12]
 8003a30:	89a3      	ldrh	r3, [r4, #12]
 8003a32:	431d      	orrs	r5, r3
 8003a34:	81a5      	strh	r5, [r4, #12]
 8003a36:	e7cd      	b.n	80039d4 <__smakebuf_r+0x18>
 8003a38:	08002df5 	.word	0x08002df5

08003a3c <__malloc_lock>:
 8003a3c:	4770      	bx	lr

08003a3e <__malloc_unlock>:
 8003a3e:	4770      	bx	lr

08003a40 <_free_r>:
 8003a40:	b538      	push	{r3, r4, r5, lr}
 8003a42:	4605      	mov	r5, r0
 8003a44:	2900      	cmp	r1, #0
 8003a46:	d045      	beq.n	8003ad4 <_free_r+0x94>
 8003a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a4c:	1f0c      	subs	r4, r1, #4
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	bfb8      	it	lt
 8003a52:	18e4      	addlt	r4, r4, r3
 8003a54:	f7ff fff2 	bl	8003a3c <__malloc_lock>
 8003a58:	4a1f      	ldr	r2, [pc, #124]	; (8003ad8 <_free_r+0x98>)
 8003a5a:	6813      	ldr	r3, [r2, #0]
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	b933      	cbnz	r3, 8003a6e <_free_r+0x2e>
 8003a60:	6063      	str	r3, [r4, #4]
 8003a62:	6014      	str	r4, [r2, #0]
 8003a64:	4628      	mov	r0, r5
 8003a66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a6a:	f7ff bfe8 	b.w	8003a3e <__malloc_unlock>
 8003a6e:	42a3      	cmp	r3, r4
 8003a70:	d90c      	bls.n	8003a8c <_free_r+0x4c>
 8003a72:	6821      	ldr	r1, [r4, #0]
 8003a74:	1862      	adds	r2, r4, r1
 8003a76:	4293      	cmp	r3, r2
 8003a78:	bf04      	itt	eq
 8003a7a:	681a      	ldreq	r2, [r3, #0]
 8003a7c:	685b      	ldreq	r3, [r3, #4]
 8003a7e:	6063      	str	r3, [r4, #4]
 8003a80:	bf04      	itt	eq
 8003a82:	1852      	addeq	r2, r2, r1
 8003a84:	6022      	streq	r2, [r4, #0]
 8003a86:	6004      	str	r4, [r0, #0]
 8003a88:	e7ec      	b.n	8003a64 <_free_r+0x24>
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	b10a      	cbz	r2, 8003a94 <_free_r+0x54>
 8003a90:	42a2      	cmp	r2, r4
 8003a92:	d9fa      	bls.n	8003a8a <_free_r+0x4a>
 8003a94:	6819      	ldr	r1, [r3, #0]
 8003a96:	1858      	adds	r0, r3, r1
 8003a98:	42a0      	cmp	r0, r4
 8003a9a:	d10b      	bne.n	8003ab4 <_free_r+0x74>
 8003a9c:	6820      	ldr	r0, [r4, #0]
 8003a9e:	4401      	add	r1, r0
 8003aa0:	1858      	adds	r0, r3, r1
 8003aa2:	4282      	cmp	r2, r0
 8003aa4:	6019      	str	r1, [r3, #0]
 8003aa6:	d1dd      	bne.n	8003a64 <_free_r+0x24>
 8003aa8:	6810      	ldr	r0, [r2, #0]
 8003aaa:	6852      	ldr	r2, [r2, #4]
 8003aac:	605a      	str	r2, [r3, #4]
 8003aae:	4401      	add	r1, r0
 8003ab0:	6019      	str	r1, [r3, #0]
 8003ab2:	e7d7      	b.n	8003a64 <_free_r+0x24>
 8003ab4:	d902      	bls.n	8003abc <_free_r+0x7c>
 8003ab6:	230c      	movs	r3, #12
 8003ab8:	602b      	str	r3, [r5, #0]
 8003aba:	e7d3      	b.n	8003a64 <_free_r+0x24>
 8003abc:	6820      	ldr	r0, [r4, #0]
 8003abe:	1821      	adds	r1, r4, r0
 8003ac0:	428a      	cmp	r2, r1
 8003ac2:	bf04      	itt	eq
 8003ac4:	6811      	ldreq	r1, [r2, #0]
 8003ac6:	6852      	ldreq	r2, [r2, #4]
 8003ac8:	6062      	str	r2, [r4, #4]
 8003aca:	bf04      	itt	eq
 8003acc:	1809      	addeq	r1, r1, r0
 8003ace:	6021      	streq	r1, [r4, #0]
 8003ad0:	605c      	str	r4, [r3, #4]
 8003ad2:	e7c7      	b.n	8003a64 <_free_r+0x24>
 8003ad4:	bd38      	pop	{r3, r4, r5, pc}
 8003ad6:	bf00      	nop
 8003ad8:	200000d4 	.word	0x200000d4

08003adc <_read_r>:
 8003adc:	b538      	push	{r3, r4, r5, lr}
 8003ade:	4c07      	ldr	r4, [pc, #28]	; (8003afc <_read_r+0x20>)
 8003ae0:	4605      	mov	r5, r0
 8003ae2:	4608      	mov	r0, r1
 8003ae4:	4611      	mov	r1, r2
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	6022      	str	r2, [r4, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	f7fd fafe 	bl	80010ec <_read>
 8003af0:	1c43      	adds	r3, r0, #1
 8003af2:	d102      	bne.n	8003afa <_read_r+0x1e>
 8003af4:	6823      	ldr	r3, [r4, #0]
 8003af6:	b103      	cbz	r3, 8003afa <_read_r+0x1e>
 8003af8:	602b      	str	r3, [r5, #0]
 8003afa:	bd38      	pop	{r3, r4, r5, pc}
 8003afc:	200004a0 	.word	0x200004a0

08003b00 <_fstat_r>:
 8003b00:	b538      	push	{r3, r4, r5, lr}
 8003b02:	4c07      	ldr	r4, [pc, #28]	; (8003b20 <_fstat_r+0x20>)
 8003b04:	2300      	movs	r3, #0
 8003b06:	4605      	mov	r5, r0
 8003b08:	4608      	mov	r0, r1
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	6023      	str	r3, [r4, #0]
 8003b0e:	f7fd fb32 	bl	8001176 <_fstat>
 8003b12:	1c43      	adds	r3, r0, #1
 8003b14:	d102      	bne.n	8003b1c <_fstat_r+0x1c>
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	b103      	cbz	r3, 8003b1c <_fstat_r+0x1c>
 8003b1a:	602b      	str	r3, [r5, #0]
 8003b1c:	bd38      	pop	{r3, r4, r5, pc}
 8003b1e:	bf00      	nop
 8003b20:	200004a0 	.word	0x200004a0

08003b24 <_isatty_r>:
 8003b24:	b538      	push	{r3, r4, r5, lr}
 8003b26:	4c06      	ldr	r4, [pc, #24]	; (8003b40 <_isatty_r+0x1c>)
 8003b28:	2300      	movs	r3, #0
 8003b2a:	4605      	mov	r5, r0
 8003b2c:	4608      	mov	r0, r1
 8003b2e:	6023      	str	r3, [r4, #0]
 8003b30:	f7fd fb31 	bl	8001196 <_isatty>
 8003b34:	1c43      	adds	r3, r0, #1
 8003b36:	d102      	bne.n	8003b3e <_isatty_r+0x1a>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	b103      	cbz	r3, 8003b3e <_isatty_r+0x1a>
 8003b3c:	602b      	str	r3, [r5, #0]
 8003b3e:	bd38      	pop	{r3, r4, r5, pc}
 8003b40:	200004a0 	.word	0x200004a0

08003b44 <_init>:
 8003b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b46:	bf00      	nop
 8003b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b4a:	bc08      	pop	{r3}
 8003b4c:	469e      	mov	lr, r3
 8003b4e:	4770      	bx	lr

08003b50 <_fini>:
 8003b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b52:	bf00      	nop
 8003b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b56:	bc08      	pop	{r3}
 8003b58:	469e      	mov	lr, r3
 8003b5a:	4770      	bx	lr
