
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d980  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800db3c  0800db3c  0000eb3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbf4  0800dbf4  0000f110  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbf4  0800dbf4  0000ebf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbfc  0800dbfc  0000f110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbfc  0800dbfc  0000ebfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc00  0800dc00  0000ec00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  0800dc04  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005490  20000110  0800dd14  0000f110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200055a0  0800dd14  0000f5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f110  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024738  00000000  00000000  0000f140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e46  00000000  00000000  00033878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c68  00000000  00000000  000386c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001605  00000000  00000000  0003a328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ff2b  00000000  00000000  0003b92d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000238b4  00000000  00000000  0006b858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d978  00000000  00000000  0008f10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001aca84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077c0  00000000  00000000  001acac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b4288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000110 	.word	0x20000110
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800db24 	.word	0x0800db24

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000114 	.word	0x20000114
 80001f8:	0800db24 	.word	0x0800db24

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000504:	4a31      	ldr	r2, [pc, #196]	@ (80005cc <MX_ADC1_Init+0xe0>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b2c      	ldr	r3, [pc, #176]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800051e:	2201      	movs	r2, #1
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b27      	ldr	r3, [pc, #156]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800052e:	4b26      	ldr	r3, [pc, #152]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000536:	2202      	movs	r2, #2
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b23      	ldr	r3, [pc, #140]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b1f      	ldr	r3, [pc, #124]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4817      	ldr	r0, [pc, #92]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800056a:	f001 fd19 	bl	8001fa0 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 ff13 	bl	800139e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_ADC1_Init+0xe4>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000580:	2306      	movs	r3, #6
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000596:	f002 f895 	bl	80026c4 <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 fefd 	bl	800139e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_ADC1_Init+0xe8>)
 80005a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005a8:	230c      	movs	r3, #12
 80005aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ac:	463b      	mov	r3, r7
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 80005b2:	f002 f887 	bl	80026c4 <HAL_ADC_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80005bc:	f000 feef 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	2000012c 	.word	0x2000012c
 80005cc:	50040000 	.word	0x50040000
 80005d0:	c7520000 	.word	0xc7520000
 80005d4:	04300002 	.word	0x04300002

080005d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0ae      	sub	sp, #184	@ 0xb8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	2294      	movs	r2, #148	@ 0x94
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f00d fa59 	bl	800dab0 <memset>
  if(adcHandle->Instance==ADC1)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a40      	ldr	r2, [pc, #256]	@ (8000704 <HAL_ADC_MspInit+0x12c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d179      	bne.n	80006fc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000608:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800060c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800060e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800061a:	2301      	movs	r3, #1
 800061c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800061e:	230c      	movs	r3, #12
 8000620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800062e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4618      	mov	r0, r3
 800063a:	f005 fe3f 	bl	80062bc <HAL_RCCEx_PeriphCLKConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000644:	f000 feab 	bl	800139e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000648:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	4a2e      	ldr	r2, [pc, #184]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000654:	4b2c      	ldr	r3, [pc, #176]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000658:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800066e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800067e:	230b      	movs	r3, #11
 8000680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800068e:	4619      	mov	r1, r3
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <HAL_ADC_MspInit+0x134>)
 8000692:	f003 fad3 	bl	8003c3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x13c>)
 800069a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 800069e:	2205      	movs	r2, #5
 80006a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b4:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006c6:	2220      	movs	r2, #32
 80006c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006d2:	f002 ff3d 	bl	8003550 <HAL_DMA_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006dc:	f000 fe5f 	bl	800139e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2100      	movs	r1, #0
 80006f0:	2012      	movs	r0, #18
 80006f2:	f002 fef6 	bl	80034e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f002 ff0f 	bl	800351a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	37b8      	adds	r7, #184	@ 0xb8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	50040000 	.word	0x50040000
 8000708:	40021000 	.word	0x40021000
 800070c:	48000800 	.word	0x48000800
 8000710:	20000194 	.word	0x20000194
 8000714:	40020008 	.word	0x40020008

08000718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800071e:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000722:	4a28      	ldr	r2, [pc, #160]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6493      	str	r3, [r2, #72]	@ 0x48
 800072a:	4b26      	ldr	r3, [pc, #152]	@ (80007c4 <MX_DMA_Init+0xac>)
 800072c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b23      	ldr	r3, [pc, #140]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a22      	ldr	r2, [pc, #136]	@ (80007c4 <MX_DMA_Init+0xac>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000750:	4a1e      	ldr	r2, [pc, #120]	@ (80007cc <MX_DMA_Init+0xb4>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800075c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000760:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000764:	2240      	movs	r2, #64	@ 0x40
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000776:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800077c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 8000784:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800078a:	480f      	ldr	r0, [pc, #60]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800078c:	f002 fee0 	bl	8003550 <HAL_DMA_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_DMA_Init+0x82>
  {
    Error_Handler();
 8000796:	f000 fe02 	bl	800139e <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	200b      	movs	r0, #11
 80007a0:	f002 fe9f 	bl	80034e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007a4:	200b      	movs	r0, #11
 80007a6:	f002 feb8 	bl	800351a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	200c      	movs	r0, #12
 80007b0:	f002 fe97 	bl	80034e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007b4:	200c      	movs	r0, #12
 80007b6:	f002 feb0 	bl	800351a <HAL_NVIC_EnableIRQ>

}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	200001f4 	.word	0x200001f4
 80007cc:	4002001c 	.word	0x4002001c

080007d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b55      	ldr	r3, [pc, #340]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a54      	ldr	r2, [pc, #336]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b52      	ldr	r3, [pc, #328]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	4b4f      	ldr	r3, [pc, #316]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a4e      	ldr	r2, [pc, #312]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <MX_GPIO_Init+0x16c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4b49      	ldr	r3, [pc, #292]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a48      	ldr	r2, [pc, #288]	@ (800093c <MX_GPIO_Init+0x16c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b46      	ldr	r3, [pc, #280]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	4b43      	ldr	r3, [pc, #268]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a42      	ldr	r2, [pc, #264]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b40      	ldr	r3, [pc, #256]	@ (800093c <MX_GPIO_Init+0x16c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a3c      	ldr	r2, [pc, #240]	@ (800093c <MX_GPIO_Init+0x16c>)
 800084c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b3a      	ldr	r3, [pc, #232]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800085e:	f004 fe45 	bl	80054ec <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b36      	ldr	r3, [pc, #216]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a35      	ldr	r2, [pc, #212]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b33      	ldr	r3, [pc, #204]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000880:	482f      	ldr	r0, [pc, #188]	@ (8000940 <MX_GPIO_Init+0x170>)
 8000882:	f003 fb6d 	bl	8003f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2140      	movs	r1, #64	@ 0x40
 800088a:	482e      	ldr	r0, [pc, #184]	@ (8000944 <MX_GPIO_Init+0x174>)
 800088c:	f003 fb68 	bl	8003f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	482c      	ldr	r0, [pc, #176]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000896:	f003 fb63 	bl	8003f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	4825      	ldr	r0, [pc, #148]	@ (8000948 <MX_GPIO_Init+0x178>)
 80008b2:	f003 f9c3 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008b6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	481c      	ldr	r0, [pc, #112]	@ (8000940 <MX_GPIO_Init+0x170>)
 80008d0:	f003 f9b4 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008d4:	2320      	movs	r3, #32
 80008d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4817      	ldr	r0, [pc, #92]	@ (8000944 <MX_GPIO_Init+0x174>)
 80008e8:	f003 f9a8 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ec:	2340      	movs	r3, #64	@ 0x40
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	@ (8000944 <MX_GPIO_Init+0x174>)
 8000904:	f003 f99a 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000908:	2380      	movs	r3, #128	@ 0x80
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	480a      	ldr	r0, [pc, #40]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000920:	f003 f98c 	bl	8003c3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2028      	movs	r0, #40	@ 0x28
 800092a:	f002 fdda 	bl	80034e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	@ 0x28
 8000930:	f002 fdf3 	bl	800351a <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3730      	adds	r7, #48	@ 0x30
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40021000 	.word	0x40021000
 8000940:	48000400 	.word	0x48000400
 8000944:	48001800 	.word	0x48001800
 8000948:	48000800 	.word	0x48000800

0800094c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800095c:	d125      	bne.n	80009aa <HAL_GPIO_EXTI_Callback+0x5e>
		static bool previous;
		if(previous == false){
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	f083 0301 	eor.w	r3, r3, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	2b00      	cmp	r3, #0
 800096a:	d009      	beq.n	8000980 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000972:	4811      	ldr	r0, [pc, #68]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000974:	f003 faf4 	bl	8003f60 <HAL_GPIO_WritePin>
			previous = true;
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e008      	b.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
		} else {
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000988:	f003 faea 	bl	8003f60 <HAL_GPIO_WritePin>
			previous = false;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x68>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
		}

		int test = 1984;
 8000992:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000996:	60fb      	str	r3, [r7, #12]
		comms_append_int32(10, 1, &test);
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	461a      	mov	r2, r3
 800099e:	2101      	movs	r1, #1
 80009a0:	200a      	movs	r0, #10
 80009a2:	f000 f8cd 	bl	8000b40 <comms_append_int32>
		comms_send();
 80009a6:	f000 f943 	bl	8000c30 <comms_send>
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000254 	.word	0x20000254
 80009b8:	48000400 	.word	0x48000400

080009bc <comms_reset_active_tx_buffer>:
	DataValue data[255];
} CommsData;

extern uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len);

void comms_reset_active_tx_buffer() {
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
	*((uint16_t*) (comms_tx_active_buffer)) = START_HEADER; // start bits
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80009c8:	801a      	strh	r2, [r3, #0]
	comms_tx_active_buffer[2] = 0; // buffer id
 80009ca:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	3302      	adds	r3, #2
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
	*((uint16_t*) (comms_tx_active_buffer + 3)) = 0; // num of elements
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3303      	adds	r3, #3
 80009da:	2200      	movs	r2, #0
 80009dc:	801a      	strh	r2, [r3, #0]
	comms_tx_active_wr_pointer = comms_tx_active_buffer + 5; // first empty position for data
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <comms_reset_active_tx_buffer+0x38>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3305      	adds	r3, #5
 80009e4:	4a04      	ldr	r2, [pc, #16]	@ (80009f8 <comms_reset_active_tx_buffer+0x3c>)
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000a58 	.word	0x20000a58
 80009f8:	20000a5c 	.word	0x20000a5c

080009fc <comms_reset_active_rx_buffer>:

void comms_reset_active_rx_buffer() {
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
	comms_rx_active_buffer[2] = 0;
 8000a00:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <comms_reset_active_rx_buffer+0x2c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	3302      	adds	r3, #2
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
	*((uint16_t*) (comms_rx_active_buffer + 3)) = 0;
 8000a0a:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <comms_reset_active_rx_buffer+0x2c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	3303      	adds	r3, #3
 8000a10:	2200      	movs	r2, #0
 8000a12:	801a      	strh	r2, [r3, #0]
	comms_rx_active_rd_pointer = comms_rx_active_buffer;
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <comms_reset_active_rx_buffer+0x2c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a04      	ldr	r2, [pc, #16]	@ (8000a2c <comms_reset_active_rx_buffer+0x30>)
 8000a1a:	6013      	str	r3, [r2, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20001664 	.word	0x20001664
 8000a2c:	20001668 	.word	0x20001668

08000a30 <comms_uart_init>:

void comms_uart_init() {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_buffer,
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <comms_uart_init+0x20>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2205      	movs	r2, #5
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4805      	ldr	r0, [pc, #20]	@ (8000a54 <comms_uart_init+0x24>)
 8000a40:	f006 ff30 	bl	80078a4 <HAL_UART_Receive_IT>
 8000a44:	4603      	mov	r3, r0
 8000a46:	71fb      	strb	r3, [r7, #7]
			5);
	UNUSED(rcode);
}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20001664 	.word	0x20001664
 8000a54:	20003868 	.word	0x20003868

08000a58 <comms_init>:

void comms_init() {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	comms_tx_active_buffer = comms_tx_buffer1;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <comms_init+0x48>)
 8000a5e:	4a11      	ldr	r2, [pc, #68]	@ (8000aa4 <comms_init+0x4c>)
 8000a60:	601a      	str	r2, [r3, #0]
	comms_tx_prepared_buffer = comms_tx_buffer2;
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <comms_init+0x50>)
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <comms_init+0x54>)
 8000a66:	601a      	str	r2, [r3, #0]

	comms_reset_active_tx_buffer();
 8000a68:	f7ff ffa8 	bl	80009bc <comms_reset_active_tx_buffer>
	comms_tx_prepared_wr_pointer = comms_tx_prepared_buffer + 5;
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <comms_init+0x50>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	3305      	adds	r3, #5
 8000a72:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab0 <comms_init+0x58>)
 8000a74:	6013      	str	r3, [r2, #0]

	if (comms_selected_interface == COMMS_UART){
 8000a76:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <comms_init+0x5c>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d101      	bne.n	8000a82 <comms_init+0x2a>
		comms_uart_init();
 8000a7e:	f7ff ffd7 	bl	8000a30 <comms_uart_init>
	}

	comms_rx_active_buffer = comms_rx_buffer1;
 8000a82:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab8 <comms_init+0x60>)
 8000a84:	4a0d      	ldr	r2, [pc, #52]	@ (8000abc <comms_init+0x64>)
 8000a86:	601a      	str	r2, [r3, #0]
	comms_rx_prepared_buffer = comms_rx_buffer2;
 8000a88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <comms_init+0x68>)
 8000a8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ac4 <comms_init+0x6c>)
 8000a8c:	601a      	str	r2, [r3, #0]

	comms_reset_active_rx_buffer();
 8000a8e:	f7ff ffb5 	bl	80009fc <comms_reset_active_rx_buffer>
	comms_rx_prepared_rd_pointer = comms_rx_prepared_buffer + 5;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <comms_init+0x68>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	3305      	adds	r3, #5
 8000a98:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac8 <comms_init+0x70>)
 8000a9a:	6013      	str	r3, [r2, #0]
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000a58 	.word	0x20000a58
 8000aa4:	20000258 	.word	0x20000258
 8000aa8:	20000a60 	.word	0x20000a60
 8000aac:	20000658 	.word	0x20000658
 8000ab0:	20000a64 	.word	0x20000a64
 8000ab4:	20000000 	.word	0x20000000
 8000ab8:	20001664 	.word	0x20001664
 8000abc:	20000e64 	.word	0x20000e64
 8000ac0:	2000166c 	.word	0x2000166c
 8000ac4:	20001264 	.word	0x20001264
 8000ac8:	20001670 	.word	0x20001670

08000acc <comms_purge_id_register>:

void comms_purge_id_register() {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
	memset(comms_tx_data_id_register, NULL, sizeof(comms_tx_data_id_register));
 8000ad0:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <comms_purge_id_register+0x14>)
 8000ad8:	f00c ffea 	bl	800dab0 <memset>
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000a68 	.word	0x20000a68

08000ae4 <comms_find_existing_data>:

void* comms_find_existing_data(uint8_t data_id) {
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	if (comms_tx_data_id_register[data_id] != NULL) {
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	4a08      	ldr	r2, [pc, #32]	@ (8000b14 <comms_find_existing_data+0x30>)
 8000af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d004      	beq.n	8000b04 <comms_find_existing_data+0x20>
		return comms_tx_data_id_register[data_id];
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	4a05      	ldr	r2, [pc, #20]	@ (8000b14 <comms_find_existing_data+0x30>)
 8000afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b02:	e000      	b.n	8000b06 <comms_find_existing_data+0x22>
	}
	return NULL;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000a68 	.word	0x20000a68

08000b18 <comms_increment_active_buffer_data>:

void comms_increment_active_buffer_data() {
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
	*((uint16_t*) (comms_tx_active_buffer + 3)) += 1;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <comms_increment_active_buffer_data+0x24>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	3303      	adds	r3, #3
 8000b22:	881a      	ldrh	r2, [r3, #0]
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <comms_increment_active_buffer_data+0x24>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3303      	adds	r3, #3
 8000b2a:	3201      	adds	r2, #1
 8000b2c:	b292      	uxth	r2, r2
 8000b2e:	801a      	strh	r2, [r3, #0]
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	20000a58 	.word	0x20000a58

08000b40 <comms_append_int32>:

int comms_append_int32(uint8_t data_id, uint8_t data_count, int *data) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	603a      	str	r2, [r7, #0]
 8000b4a:	71fb      	strb	r3, [r7, #7]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	71bb      	strb	r3, [r7, #6]
	// dissable interrupts
//	uint32_t primask = __get_PRIMASK();
//	__disable_irq();

	//check tx_register for same data id, return if existing
	if (comms_find_existing_data(data_id) != NULL) {
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ffc6 	bl	8000ae4 <comms_find_existing_data>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <comms_append_int32+0x22>
		return 1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e02d      	b.n	8000bbe <comms_append_int32+0x7e>
	}

	if (wr_status) {
 8000b62:	4b19      	ldr	r3, [pc, #100]	@ (8000bc8 <comms_append_int32+0x88>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <comms_append_int32+0x2e>
		return COMMS_WR_LOCKED;
 8000b6a:	2305      	movs	r3, #5
 8000b6c:	e027      	b.n	8000bbe <comms_append_int32+0x7e>
	}
	else {
		wr_status = COMMS_INPROGRESS;
 8000b6e:	4b16      	ldr	r3, [pc, #88]	@ (8000bc8 <comms_append_int32+0x88>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	701a      	strb	r2, [r3, #0]
	}

	// save the pointer to new data to register
	comms_tx_data_id_register[data_id] = (void*) comms_tx_active_wr_pointer;
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <comms_append_int32+0x8c>)
 8000b78:	6812      	ldr	r2, [r2, #0]
 8000b7a:	4915      	ldr	r1, [pc, #84]	@ (8000bd0 <comms_append_int32+0x90>)
 8000b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// increment total data in buffer
	comms_increment_active_buffer_data();
 8000b80:	f7ff ffca 	bl	8000b18 <comms_increment_active_buffer_data>

	// write id, bytes and count
	*comms_tx_active_wr_pointer = data_id;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <comms_append_int32+0x8c>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	79fa      	ldrb	r2, [r7, #7]
 8000b8a:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 1) = (uint8_t) sizeof(*data);
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <comms_append_int32+0x8c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	2204      	movs	r2, #4
 8000b94:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 2) = data_count;
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <comms_append_int32+0x8c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	3302      	adds	r3, #2
 8000b9c:	79ba      	ldrb	r2, [r7, #6]
 8000b9e:	701a      	strb	r2, [r3, #0]

	// write integer as 4 uint8_t to tx_buffer
	*((int*) (comms_tx_active_wr_pointer + 3)) = *data;
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <comms_append_int32+0x8c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	3303      	adds	r3, #3
 8000ba6:	683a      	ldr	r2, [r7, #0]
 8000ba8:	6812      	ldr	r2, [r2, #0]
 8000baa:	601a      	str	r2, [r3, #0]

	// move pointer comms_tx_buffer_wr_pointer
	comms_tx_active_wr_pointer = (comms_tx_active_wr_pointer + 3 + sizeof(*data));
 8000bac:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <comms_append_int32+0x8c>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	3307      	adds	r3, #7
 8000bb2:	4a06      	ldr	r2, [pc, #24]	@ (8000bcc <comms_append_int32+0x8c>)
 8000bb4:	6013      	str	r3, [r2, #0]

	wr_status = COMMS_READY;
 8000bb6:	4b04      	ldr	r3, [pc, #16]	@ (8000bc8 <comms_append_int32+0x88>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]

	// restore interrupts
//	__set_PRIMASK(primask);

	return 0;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	2000167c 	.word	0x2000167c
 8000bcc:	20000a5c 	.word	0x20000a5c
 8000bd0:	20000a68 	.word	0x20000a68

08000bd4 <comms_switch_tx_buffers>:

void comms_switch_tx_buffers() {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000bda:	f3ef 8310 	mrs	r3, PRIMASK
 8000bde:	603b      	str	r3, [r7, #0]
  return(result);
 8000be0:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000be2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i
}
 8000be6:	bf00      	nop
	__disable_irq();

	// switch buffers
	uint8_t *_temp = comms_tx_prepared_buffer;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <comms_switch_tx_buffers+0x4c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	60bb      	str	r3, [r7, #8]
	comms_tx_prepared_buffer = comms_tx_active_buffer;
 8000bee:	4b0d      	ldr	r3, [pc, #52]	@ (8000c24 <comms_switch_tx_buffers+0x50>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	@ (8000c20 <comms_switch_tx_buffers+0x4c>)
 8000bf4:	6013      	str	r3, [r2, #0]
	comms_tx_active_buffer = _temp;
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8000c24 <comms_switch_tx_buffers+0x50>)
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	6013      	str	r3, [r2, #0]

	// set pointer to the end of prepared buffer data
	comms_tx_prepared_wr_pointer = comms_tx_active_wr_pointer;
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000c28 <comms_switch_tx_buffers+0x54>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <comms_switch_tx_buffers+0x58>)
 8000c02:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_tx_buffer();
 8000c04:	f7ff feda 	bl	80009bc <comms_reset_active_tx_buffer>
	comms_purge_id_register();
 8000c08:	f7ff ff60 	bl	8000acc <comms_purge_id_register>
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f383 8810 	msr	PRIMASK, r3
}
 8000c16:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000c18:	bf00      	nop
 8000c1a:	3710      	adds	r7, #16
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000a60 	.word	0x20000a60
 8000c24:	20000a58 	.word	0x20000a58
 8000c28:	20000a5c 	.word	0x20000a5c
 8000c2c:	20000a64 	.word	0x20000a64

08000c30 <comms_send>:

int comms_send() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0

	if (tx_status > 0) {
 8000c36:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <comms_send+0xd0>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <comms_send+0x12>
		return COMMS_TX_LOCKED;
 8000c3e:	2304      	movs	r3, #4
 8000c40:	e059      	b.n	8000cf6 <comms_send+0xc6>
	}

	tx_status = COMMS_INPROGRESS;
 8000c42:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <comms_send+0xd0>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]

	// need to switch buffers
	comms_switch_tx_buffers();
 8000c48:	f7ff ffc4 	bl	8000bd4 <comms_switch_tx_buffers>

	// terminator at the end
	*comms_tx_prepared_wr_pointer = END_CR;
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <comms_send+0xd4>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	220d      	movs	r2, #13
 8000c52:	701a      	strb	r2, [r3, #0]
	*(comms_tx_prepared_wr_pointer + 1) = END_LF;
 8000c54:	4b2b      	ldr	r3, [pc, #172]	@ (8000d04 <comms_send+0xd4>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	220a      	movs	r2, #10
 8000c5c:	701a      	strb	r2, [r3, #0]
	comms_tx_prepared_wr_pointer += 2;
 8000c5e:	4b29      	ldr	r3, [pc, #164]	@ (8000d04 <comms_send+0xd4>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	3302      	adds	r3, #2
 8000c64:	4a27      	ldr	r2, [pc, #156]	@ (8000d04 <comms_send+0xd4>)
 8000c66:	6013      	str	r3, [r2, #0]

	// buffer is empty
	if (comms_tx_prepared_buffer[3] == 0) {
 8000c68:	4b27      	ldr	r3, [pc, #156]	@ (8000d08 <comms_send+0xd8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	3303      	adds	r3, #3
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d109      	bne.n	8000c88 <comms_send+0x58>
		++empty; //DEBUG
 8000c74:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <comms_send+0xdc>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	4a24      	ldr	r2, [pc, #144]	@ (8000d0c <comms_send+0xdc>)
 8000c7c:	6013      	str	r3, [r2, #0]
		tx_status = COMMS_READY;
 8000c7e:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <comms_send+0xd0>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
		return COMMS_TX_BUFFER_EMPTY;
 8000c84:	2303      	movs	r3, #3
 8000c86:	e036      	b.n	8000cf6 <comms_send+0xc6>
	} else {
		full++;
 8000c88:	4b21      	ldr	r3, [pc, #132]	@ (8000d10 <comms_send+0xe0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	4a20      	ldr	r2, [pc, #128]	@ (8000d10 <comms_send+0xe0>)
 8000c90:	6013      	str	r3, [r2, #0]
	}

	// send data
	USBD_StatusTypeDef cdc_return = 0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef uart_return = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	71bb      	strb	r3, [r7, #6]

	if(comms_selected_interface == COMMS_USB_OTG){
 8000c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <comms_send+0xe4>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d10d      	bne.n	8000cbe <comms_send+0x8e>
		cdc_return = CDC_Transmit_FS(comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer);
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <comms_send+0xd8>)
 8000ca4:	6818      	ldr	r0, [r3, #0]
 8000ca6:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <comms_send+0xd4>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <comms_send+0xd8>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	f00c f95c 	bl	800cf70 <CDC_Transmit_FS>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	71fb      	strb	r3, [r7, #7]
 8000cbc:	e00d      	b.n	8000cda <comms_send+0xaa>
	} else {
		uart_return = HAL_UART_Transmit(&hlpuart1, comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer, 100);
 8000cbe:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <comms_send+0xd8>)
 8000cc0:	6819      	ldr	r1, [r3, #0]
 8000cc2:	4b10      	ldr	r3, [pc, #64]	@ (8000d04 <comms_send+0xd4>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <comms_send+0xd8>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	1ad3      	subs	r3, r2, r3
 8000ccc:	b29a      	uxth	r2, r3
 8000cce:	2364      	movs	r3, #100	@ 0x64
 8000cd0:	4811      	ldr	r0, [pc, #68]	@ (8000d18 <comms_send+0xe8>)
 8000cd2:	f006 fd59 	bl	8007788 <HAL_UART_Transmit>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71bb      	strb	r3, [r7, #6]
	}

	tx_status = COMMS_READY;
 8000cda:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <comms_send+0xd0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	701a      	strb	r2, [r3, #0]

	if (cdc_return) {
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <comms_send+0xba>
		return COMMS_TX_CDC_FAIL;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	e005      	b.n	8000cf6 <comms_send+0xc6>
	}

	if (uart_return) {
 8000cea:	79bb      	ldrb	r3, [r7, #6]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <comms_send+0xc4>
		return COMMS_TX_UART_FAIL;
 8000cf0:	2306      	movs	r3, #6
 8000cf2:	e000      	b.n	8000cf6 <comms_send+0xc6>
	}

	return COMMS_SUCCESS;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	2000167d 	.word	0x2000167d
 8000d04:	20000a64 	.word	0x20000a64
 8000d08:	20000a60 	.word	0x20000a60
 8000d0c:	20001674 	.word	0x20001674
 8000d10:	20001678 	.word	0x20001678
 8000d14:	20000000 	.word	0x20000000
 8000d18:	20003868 	.word	0x20003868

08000d1c <comms_switch_rx_buffers>:

void comms_switch_rx_buffers(){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000d22:	f3ef 8310 	mrs	r3, PRIMASK
 8000d26:	603b      	str	r3, [r7, #0]
  return(result);
 8000d28:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000d2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
	__disable_irq();

	// switch rx buffers
	uint8_t *_temp = comms_rx_prepared_buffer;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <comms_switch_rx_buffers+0x48>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60bb      	str	r3, [r7, #8]
	comms_rx_prepared_buffer = comms_rx_active_buffer;
 8000d36:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <comms_switch_rx_buffers+0x4c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <comms_switch_rx_buffers+0x48>)
 8000d3c:	6013      	str	r3, [r2, #0]
	comms_rx_active_buffer = _temp;
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <comms_switch_rx_buffers+0x4c>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	6013      	str	r3, [r2, #0]

	// set pointer to the prepared buffer data
	comms_rx_prepared_rd_pointer = comms_rx_active_rd_pointer;
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <comms_switch_rx_buffers+0x50>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a09      	ldr	r2, [pc, #36]	@ (8000d70 <comms_switch_rx_buffers+0x54>)
 8000d4a:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_rx_buffer();
 8000d4c:	f7ff fe56 	bl	80009fc <comms_reset_active_rx_buffer>
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f383 8810 	msr	PRIMASK, r3
}
 8000d5a:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000d5c:	bf00      	nop
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000166c 	.word	0x2000166c
 8000d68:	20001664 	.word	0x20001664
 8000d6c:	20001668 	.word	0x20001668
 8000d70:	20001670 	.word	0x20001670

08000d74 <comms_cdc_rx_callback>:

void comms_cdc_rx_callback(uint8_t *buffer, uint32_t length) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
	// call this func inside of usbd_cdc_if.c in CDC_Receive_FS()

	if (comms_selected_interface != COMMS_USB_OTG){
 8000d7e:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <comms_cdc_rx_callback+0x5c>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d11b      	bne.n	8000dbe <comms_cdc_rx_callback+0x4a>
		// quit if UART is in use
		return;
	}

	if (rx_status) {
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <comms_cdc_rx_callback+0x60>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d119      	bne.n	8000dc2 <comms_cdc_rx_callback+0x4e>
		// not ready yet
		return;
	}

	if (length < 3) {
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d918      	bls.n	8000dc6 <comms_cdc_rx_callback+0x52>
		// invalid buffer
		return;
	}

	rx_status = COMMS_INPROGRESS;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <comms_cdc_rx_callback+0x60>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]

	//copy to the active buffer
	memcpy(comms_rx_active_buffer, buffer, length);
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd8 <comms_cdc_rx_callback+0x64>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	683a      	ldr	r2, [r7, #0]
 8000da0:	6879      	ldr	r1, [r7, #4]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f00c feb0 	bl	800db08 <memcpy>
	comms_rx_active_rd_pointer = comms_rx_active_buffer + 5;
 8000da8:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <comms_cdc_rx_callback+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	3305      	adds	r3, #5
 8000dae:	4a0b      	ldr	r2, [pc, #44]	@ (8000ddc <comms_cdc_rx_callback+0x68>)
 8000db0:	6013      	str	r3, [r2, #0]

	comms_switch_rx_buffers();
 8000db2:	f7ff ffb3 	bl	8000d1c <comms_switch_rx_buffers>

	rx_status = COMMS_RECEIVED;
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <comms_cdc_rx_callback+0x60>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e004      	b.n	8000dc8 <comms_cdc_rx_callback+0x54>
		return;
 8000dbe:	bf00      	nop
 8000dc0:	e002      	b.n	8000dc8 <comms_cdc_rx_callback+0x54>
		return;
 8000dc2:	bf00      	nop
 8000dc4:	e000      	b.n	8000dc8 <comms_cdc_rx_callback+0x54>
		return;
 8000dc6:	bf00      	nop
}
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	2000167e 	.word	0x2000167e
 8000dd8:	20001664 	.word	0x20001664
 8000ddc:	20001668 	.word	0x20001668

08000de0 <comms_data_handler>:

__weak void comms_data_handler(CommsData *data) {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]

	if (data == NULL) {
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d00c      	beq.n	8000e08 <comms_data_handler+0x28>
		return;
	}

	switch (data->data_id) {
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b05      	cmp	r3, #5
 8000df4:	d10a      	bne.n	8000e0c <comms_data_handler+0x2c>
	case 5:
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,
				(GPIO_PinState) (data->data[0].u8));
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	791b      	ldrb	r3, [r3, #4]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e00:	4804      	ldr	r0, [pc, #16]	@ (8000e14 <comms_data_handler+0x34>)
 8000e02:	f003 f8ad 	bl	8003f60 <HAL_GPIO_WritePin>
		break;
 8000e06:	e002      	b.n	8000e0e <comms_data_handler+0x2e>
		return;
 8000e08:	bf00      	nop
 8000e0a:	e000      	b.n	8000e0e <comms_data_handler+0x2e>
	default:
		break;
 8000e0c:	bf00      	nop
	}

}
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	48000400 	.word	0x48000400

08000e18 <comms_rx_process>:

void comms_rx_process() {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8000e1e:	af00      	add	r7, sp, #0
	if (!rx_status) {
 8000e20:	4b50      	ldr	r3, [pc, #320]	@ (8000f64 <comms_rx_process+0x14c>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f000 8096 	beq.w	8000f56 <comms_rx_process+0x13e>
		// no data yet
		return;
	}

	if (comms_rx_prepared_buffer[2] == 0) {
 8000e2a:	4b4f      	ldr	r3, [pc, #316]	@ (8000f68 <comms_rx_process+0x150>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	3302      	adds	r3, #2
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f040 808b 	bne.w	8000f4e <comms_rx_process+0x136>
		uint16_t elements = *((uint16_t*) (comms_rx_prepared_buffer + 3));
 8000e38:	4b4b      	ldr	r3, [pc, #300]	@ (8000f68 <comms_rx_process+0x150>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000e40:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406

		for (; elements > 0; --elements) {
 8000e44:	e07e      	b.n	8000f44 <comms_rx_process+0x12c>
			CommsData data;
			data.data_id = *comms_rx_prepared_rd_pointer;
 8000e46:	4b49      	ldr	r3, [pc, #292]	@ (8000f6c <comms_rx_process+0x154>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	781a      	ldrb	r2, [r3, #0]
 8000e4c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e50:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e54:	701a      	strb	r2, [r3, #0]
			data.data_size = *(comms_rx_prepared_rd_pointer + 1);
 8000e56:	4b45      	ldr	r3, [pc, #276]	@ (8000f6c <comms_rx_process+0x154>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	785a      	ldrb	r2, [r3, #1]
 8000e5c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e60:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e64:	705a      	strb	r2, [r3, #1]
			data.data_count = *(comms_rx_prepared_rd_pointer + 2);
 8000e66:	4b41      	ldr	r3, [pc, #260]	@ (8000f6c <comms_rx_process+0x154>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	789a      	ldrb	r2, [r3, #2]
 8000e6c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e70:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e74:	709a      	strb	r2, [r3, #2]

			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000e76:	2300      	movs	r3, #0
 8000e78:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000e7c:	e03d      	b.n	8000efa <comms_rx_process+0xe2>
				switch (data.data_size) {
 8000e7e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000e82:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000e86:	785b      	ldrb	r3, [r3, #1]
 8000e88:	2b04      	cmp	r3, #4
 8000e8a:	d023      	beq.n	8000ed4 <comms_rx_process+0xbc>
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	dc64      	bgt.n	8000f5a <comms_rx_process+0x142>
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d002      	beq.n	8000e9a <comms_rx_process+0x82>
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d00e      	beq.n	8000eb6 <comms_rx_process+0x9e>
				case 4:
					data.data[x].u32 =
							*((uint32_t*) (comms_rx_prepared_rd_pointer + 3));
					break;
				default:
					return;
 8000e98:	e05f      	b.n	8000f5a <comms_rx_process+0x142>
					data.data[x].u8 = *(comms_rx_prepared_rd_pointer + 3);
 8000e9a:	4b34      	ldr	r3, [pc, #208]	@ (8000f6c <comms_rx_process+0x154>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000ea2:	78d1      	ldrb	r1, [r2, #3]
 8000ea4:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000ea8:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	4413      	add	r3, r2
 8000eb0:	460a      	mov	r2, r1
 8000eb2:	711a      	strb	r2, [r3, #4]
					break;
 8000eb4:	e01c      	b.n	8000ef0 <comms_rx_process+0xd8>
					data.data[x].u16 =
 8000eb6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f6c <comms_rx_process+0x154>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000ebe:	f8b2 1003 	ldrh.w	r1, [r2, #3]
 8000ec2:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000ec6:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	4413      	add	r3, r2
 8000ece:	460a      	mov	r2, r1
 8000ed0:	809a      	strh	r2, [r3, #4]
					break;
 8000ed2:	e00d      	b.n	8000ef0 <comms_rx_process+0xd8>
					data.data[x].u32 =
 8000ed4:	4b25      	ldr	r3, [pc, #148]	@ (8000f6c <comms_rx_process+0x154>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000edc:	f8d2 2003 	ldr.w	r2, [r2, #3]
 8000ee0:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8000ee4:	f2a1 4104 	subw	r1, r1, #1028	@ 0x404
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	440b      	add	r3, r1
 8000eec:	605a      	str	r2, [r3, #4]
					break;
 8000eee:	bf00      	nop
			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000ef0:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000efa:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000efe:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f02:	789b      	ldrb	r3, [r3, #2]
 8000f04:	f897 2405 	ldrb.w	r2, [r7, #1029]	@ 0x405
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d3b8      	bcc.n	8000e7e <comms_rx_process+0x66>
				}
			}

			comms_data_handler(&data);
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff66 	bl	8000de0 <comms_data_handler>

			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
					+ (data.data_size * data.data_count));
 8000f14:	4b15      	ldr	r3, [pc, #84]	@ (8000f6c <comms_rx_process+0x154>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000f1c:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f20:	785b      	ldrb	r3, [r3, #1]
 8000f22:	4619      	mov	r1, r3
 8000f24:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000f28:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000f2c:	789b      	ldrb	r3, [r3, #2]
 8000f2e:	fb01 f303 	mul.w	r3, r1, r3
 8000f32:	3303      	adds	r3, #3
 8000f34:	4413      	add	r3, r2
			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
 8000f36:	4a0d      	ldr	r2, [pc, #52]	@ (8000f6c <comms_rx_process+0x154>)
 8000f38:	6013      	str	r3, [r2, #0]
		for (; elements > 0; --elements) {
 8000f3a:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406
 8000f44:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f47f af7c 	bne.w	8000e46 <comms_rx_process+0x2e>
		}
	}

	rx_status = COMMS_READY;
 8000f4e:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <comms_rx_process+0x14c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
 8000f54:	e002      	b.n	8000f5c <comms_rx_process+0x144>
		return;
 8000f56:	bf00      	nop
 8000f58:	e000      	b.n	8000f5c <comms_rx_process+0x144>
					return;
 8000f5a:	bf00      	nop
}
 8000f5c:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	2000167e 	.word	0x2000167e
 8000f68:	2000166c 	.word	0x2000166c
 8000f6c:	20001670 	.word	0x20001670

08000f70 <comms_lpuart_rx_callback>:


void comms_lpuart_rx_callback(UART_HandleTypeDef *huart) {
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

	if (comms_selected_interface != COMMS_UART){
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <comms_lpuart_rx_callback+0x18>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
	// get number of elements
	// FOR ELEMENT LOOP:
	//		load packet head
	//		load data based on that parameters

}
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	// user defined __weak callback from stm32l4xx_hal_uart.c
	// uart loaded data
	if (huart == &hlpuart1) {
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <HAL_UART_RxCpltCallback+0x20>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d102      	bne.n	8000fa2 <HAL_UART_RxCpltCallback+0x16>
		comms_lpuart_rx_callback(huart);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff ffe7 	bl	8000f70 <comms_lpuart_rx_callback>
	}
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20003868 	.word	0x20003868

08000fb0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	//callback pro casovac
	UNUSED(htim);

	if (htim == &htim6) {
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d10d      	bne.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000fc0:	2180      	movs	r1, #128	@ 0x80
 8000fc2:	4809      	ldr	r0, [pc, #36]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fc4:	f002 ffe4 	bl	8003f90 <HAL_GPIO_TogglePin>

		// zvysovani promenne periodical
		periodical += 1;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4a07      	ldr	r2, [pc, #28]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fd0:	6013      	str	r3, [r2, #0]

		//odeslani do matlabu
		comms_append_int32(1, 1, &periodical);
 8000fd2:	4a06      	ldr	r2, [pc, #24]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f7ff fdb2 	bl	8000b40 <comms_append_int32>
	}

	if (htim == &htim3) {
			//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		}
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2000381c 	.word	0x2000381c
 8000fe8:	48000400 	.word	0x48000400
 8000fec:	20001680 	.word	0x20001680

08000ff0 <myDmaFunction>:

char testdata[10];

/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8000ff8:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <myDmaFunction+0x28>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffe:	4a07      	ldr	r2, [pc, #28]	@ (800101c <myDmaFunction+0x2c>)
 8001000:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 8001002:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <myDmaFunction+0x28>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	4a05      	ldr	r2, [pc, #20]	@ (8001020 <myDmaFunction+0x30>)
 800100a:	6013      	str	r3, [r2, #0]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	200037d0 	.word	0x200037d0
 800101c:	2000168c 	.word	0x2000168c
 8001020:	20001690 	.word	0x20001690

08001024 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);
    //HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);

    ++call_count;
 800102c:	4b58      	ldr	r3, [pc, #352]	@ (8001190 <HAL_ADC_ConvCpltCallback+0x16c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	4a57      	ldr	r2, [pc, #348]	@ (8001190 <HAL_ADC_ConvCpltCallback+0x16c>)
 8001034:	6013      	str	r3, [r2, #0]

    // Prmrovn ADC hodnot
    adcValue = 0.0f;
 8001036:	4b57      	ldr	r3, [pc, #348]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
    adcIn1 = 0.0f;
 800103e:	4b56      	ldr	r3, [pc, #344]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 10; i++) {
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	e027      	b.n	800109c <HAL_ADC_ConvCpltCallback+0x78>
        adcValue += dma_data_buffer[i + 10]; // Pouit druh poloviny DMA bufferu
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	330a      	adds	r3, #10
 8001050:	4a52      	ldr	r2, [pc, #328]	@ (800119c <HAL_ADC_ConvCpltCallback+0x178>)
 8001052:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105e:	4b4d      	ldr	r3, [pc, #308]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 8001060:	edd3 7a00 	vldr	s15, [r3]
 8001064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001068:	4b4a      	ldr	r3, [pc, #296]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 800106a:	edc3 7a00 	vstr	s15, [r3]
        adcIn1 += dma_data_buffer[i + 1 + 10];
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	330b      	adds	r3, #11
 8001072:	4a4a      	ldr	r2, [pc, #296]	@ (800119c <HAL_ADC_ConvCpltCallback+0x178>)
 8001074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001078:	ee07 3a90 	vmov	s15, r3
 800107c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001080:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 8001082:	edd3 7a00 	vldr	s15, [r3]
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 800108c:	edc3 7a00 	vstr	s15, [r3]
        i++;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 10; i++) {
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	3301      	adds	r3, #1
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	2b09      	cmp	r3, #9
 80010a0:	ddd4      	ble.n	800104c <HAL_ADC_ConvCpltCallback+0x28>
    }
    adcValue /= 50.0f;
 80010a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 80010a4:	ed93 7a00 	vldr	s14, [r3]
 80010a8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80011a0 <HAL_ADC_ConvCpltCallback+0x17c>
 80010ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b0:	4b38      	ldr	r3, [pc, #224]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 80010b2:	edc3 7a00 	vstr	s15, [r3]
    adcIn1 /= 50.0f;
 80010b6:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 80010b8:	ed93 7a00 	vldr	s14, [r3]
 80010bc:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80011a0 <HAL_ADC_ConvCpltCallback+0x17c>
 80010c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c4:	4b34      	ldr	r3, [pc, #208]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 80010c6:	edc3 7a00 	vstr	s15, [r3]

    // Pevod ADC hodnoty na napt
    float adcVoltage = (adcValue / ADC_RESOLUTION) * VREF;
 80010ca:	4b32      	ldr	r3, [pc, #200]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x170>)
 80010cc:	ed93 7a00 	vldr	s14, [r3]
 80010d0:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80011a4 <HAL_ADC_ConvCpltCallback+0x180>
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80011a8 <HAL_ADC_ConvCpltCallback+0x184>
 80010dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e0:	edc7 7a04 	vstr	s15, [r7, #16]
    //float adcVoltage = 1.21;

    // Vpoet teploty
    float temp30 = ((float)TEMP30_CAL_V / ADC_RESOLUTION) * VREF;
 80010e4:	4b31      	ldr	r3, [pc, #196]	@ (80011ac <HAL_ADC_ConvCpltCallback+0x188>)
 80010e6:	881b      	ldrh	r3, [r3, #0]
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010f0:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80011a4 <HAL_ADC_ConvCpltCallback+0x180>
 80010f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80011a8 <HAL_ADC_ConvCpltCallback+0x184>
 80010fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001100:	edc7 7a03 	vstr	s15, [r7, #12]
    float temp110 = ((float)TEMP110_CAL_V / ADC_RESOLUTION) * VREF;
 8001104:	4b2a      	ldr	r3, [pc, #168]	@ (80011b0 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001110:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80011a4 <HAL_ADC_ConvCpltCallback+0x180>
 8001114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001118:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80011a8 <HAL_ADC_ConvCpltCallback+0x184>
 800111c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001120:	edc7 7a02 	vstr	s15, [r7, #8]
    //temperature = ((adcVoltage - temp30) * TEMP_DIFF / (temp110 - temp30)) + 30.0f;
    temperature = ((adcVoltage - temp30) * TEMP_DIFF) + 30.0f;
 8001124:	ed97 7a04 	vldr	s14, [r7, #16]
 8001128:	edd7 7a03 	vldr	s15, [r7, #12]
 800112c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001130:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80011b4 <HAL_ADC_ConvCpltCallback+0x190>
 8001134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001138:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800113c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001140:	4b1d      	ldr	r3, [pc, #116]	@ (80011b8 <HAL_ADC_ConvCpltCallback+0x194>)
 8001142:	edc3 7a00 	vstr	s15, [r3]
    //temperature = ((110.0 - 30.0)/(TEMP110_CAL_V - TEMP30_CAL_V)) * (adcValue - TEMP30_CAL_V) + 30.0;
    numOfCalling++;
 8001146:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <HAL_ADC_ConvCpltCallback+0x198>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	3301      	adds	r3, #1
 800114c:	4a1b      	ldr	r2, [pc, #108]	@ (80011bc <HAL_ADC_ConvCpltCallback+0x198>)
 800114e:	6013      	str	r3, [r2, #0]

    // Odesln teploty jako integer
    temperatureInt = (int)temperature;
 8001150:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <HAL_ADC_ConvCpltCallback+0x194>)
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800115a:	ee17 2a90 	vmov	r2, s15
 800115e:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <HAL_ADC_ConvCpltCallback+0x19c>)
 8001160:	601a      	str	r2, [r3, #0]

    adcIn1Int = (int)adcIn1;
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x174>)
 8001164:	edd3 7a00 	vldr	s15, [r3]
 8001168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116c:	ee17 2a90 	vmov	r2, s15
 8001170:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8001172:	601a      	str	r2, [r3, #0]

    full_adc++;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	4a13      	ldr	r2, [pc, #76]	@ (80011c8 <HAL_ADC_ConvCpltCallback+0x1a4>)
 800117c:	6013      	str	r3, [r2, #0]

    //comms_append_int32(2, 1, &temperatureInt);
    comms_append_int32(23, 1, &adcIn1Int);
 800117e:	4a11      	ldr	r2, [pc, #68]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8001180:	2101      	movs	r1, #1
 8001182:	2017      	movs	r0, #23
 8001184:	f7ff fcdc 	bl	8000b40 <comms_append_int32>
}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	2000377c 	.word	0x2000377c
 8001194:	20003764 	.word	0x20003764
 8001198:	2000376c 	.word	0x2000376c
 800119c:	200035d4 	.word	0x200035d4
 80011a0:	42480000 	.word	0x42480000
 80011a4:	45800000 	.word	0x45800000
 80011a8:	40533333 	.word	0x40533333
 80011ac:	1fff75a8 	.word	0x1fff75a8
 80011b0:	1fff75ca 	.word	0x1fff75ca
 80011b4:	42a00000 	.word	0x42a00000
 80011b8:	20003768 	.word	0x20003768
 80011bc:	20003770 	.word	0x20003770
 80011c0:	20003774 	.word	0x20003774
 80011c4:	20003778 	.word	0x20003778
 80011c8:	20003780 	.word	0x20003780

080011cc <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
//		adcValue = adcValue + dma_data_buffer[i];
//	}
//	adcValue = adcValue / 100;
//	adcValueInt = (int) adcValue;

}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e6:	f000 fc2e 	bl	8001a46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ea:	f000 f885 	bl	80012f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ee:	f7ff faef 	bl	80007d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f2:	f7ff fa91 	bl	8000718 <MX_DMA_Init>
  MX_TIM6_Init();
 80011f6:	f000 fa29 	bl	800164c <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 80011fa:	f00b fdf5 	bl	800cde8 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 80011fe:	f000 f9d7 	bl	80015b0 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001202:	f7ff f973 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 8001206:	f000 f985 	bl	8001514 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 800120a:	f000 faf9 	bl	8001800 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 800120e:	f000 faab 	bl	8001768 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// zapnuti zelene ledky
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2180      	movs	r1, #128	@ 0x80
 8001216:	482b      	ldr	r0, [pc, #172]	@ (80012c4 <main+0xe4>)
 8001218:	f002 fea2 	bl	8003f60 <HAL_GPIO_WritePin>

	// volani casovace
	HAL_TIM_Base_Start_IT(&htim6);
 800121c:	482a      	ldr	r0, [pc, #168]	@ (80012c8 <main+0xe8>)
 800121e:	f005 fe25 	bl	8006e6c <HAL_TIM_Base_Start_IT>

	//zjistovani casu potrebneho pro kopirovani mezi poli
	HAL_TIM_Base_Start(&htim5);
 8001222:	482a      	ldr	r0, [pc, #168]	@ (80012cc <main+0xec>)
 8001224:	f005 fdba 	bl	8006d9c <HAL_TIM_Base_Start>

	for (int i = 0; i < 1000; i++) {
 8001228:	2300      	movs	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	e00d      	b.n	800124a <main+0x6a>
		dma[i] = i;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	ee07 3a90 	vmov	s15, r3
 8001234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001238:	4a25      	ldr	r2, [pc, #148]	@ (80012d0 <main+0xf0>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 1000; i++) {
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3301      	adds	r3, #1
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001250:	dbed      	blt.n	800122e <main+0x4e>

	//tic = htim5.Instance->CNT;
	//memcpy(cpy, dma, 500*sizeof(float));
	//toc = htim5.Instance->CNT;

	HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(
 8001252:	4a20      	ldr	r2, [pc, #128]	@ (80012d4 <main+0xf4>)
 8001254:	2100      	movs	r1, #0
 8001256:	4820      	ldr	r0, [pc, #128]	@ (80012d8 <main+0xf8>)
 8001258:	f002 fc08 	bl	8003a6c <HAL_DMA_RegisterCallback>
 800125c:	4603      	mov	r3, r0
 800125e:	70fb      	strb	r3, [r7, #3]
			&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID,
			&myDmaFunction);
	UNUSED(status);

	tic = htim5.Instance->CNT;
 8001260:	4b1a      	ldr	r3, [pc, #104]	@ (80012cc <main+0xec>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001266:	4a1d      	ldr	r2, [pc, #116]	@ (80012dc <main+0xfc>)
 8001268:	6013      	str	r3, [r2, #0]
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 800126a:	4919      	ldr	r1, [pc, #100]	@ (80012d0 <main+0xf0>)
 800126c:	4a1c      	ldr	r2, [pc, #112]	@ (80012e0 <main+0x100>)
 800126e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001272:	4819      	ldr	r0, [pc, #100]	@ (80012d8 <main+0xf8>)
 8001274:	f002 fa14 	bl	80036a0 <HAL_DMA_Start_IT>
	dma_toc = htim5.Instance->CNT;
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <main+0xec>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127e:	4a19      	ldr	r2, [pc, #100]	@ (80012e4 <main+0x104>)
 8001280:	6013      	str	r3, [r2, #0]
	toc = htim5.Instance->CNT;
 8001282:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <main+0xec>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001288:	4a17      	ldr	r2, [pc, #92]	@ (80012e8 <main+0x108>)
 800128a:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800128c:	217f      	movs	r1, #127	@ 0x7f
 800128e:	4817      	ldr	r0, [pc, #92]	@ (80012ec <main+0x10c>)
 8001290:	f001 ffba 	bl	8003208 <HAL_ADCEx_Calibration_Start>

	HAL_Delay(50);
 8001294:	2032      	movs	r0, #50	@ 0x32
 8001296:	f000 fc4b 	bl	8001b30 <HAL_Delay>


	HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 20);
 800129a:	2214      	movs	r2, #20
 800129c:	4914      	ldr	r1, [pc, #80]	@ (80012f0 <main+0x110>)
 800129e:	4813      	ldr	r0, [pc, #76]	@ (80012ec <main+0x10c>)
 80012a0:	f000 ffc4 	bl	800222c <HAL_ADC_Start_DMA>
 80012a4:	4603      	mov	r3, r0
 80012a6:	70bb      	strb	r3, [r7, #2]

	HAL_TIM_Base_Start_IT(&htim3);
 80012a8:	4812      	ldr	r0, [pc, #72]	@ (80012f4 <main+0x114>)
 80012aa:	f005 fddf 	bl	8006e6c <HAL_TIM_Base_Start_IT>

	comms_init();
 80012ae:	f7ff fbd3 	bl	8000a58 <comms_init>
	comms_uart_init();
 80012b2:	f7ff fbbd 	bl	8000a30 <comms_uart_init>
//	    comms_append_int32(2, 1, &temperatureInt);

//	    comms_send();

		//load_CPU();
		comms_send();
 80012b6:	f7ff fcbb 	bl	8000c30 <comms_send>
		comms_rx_process();
 80012ba:	f7ff fdad 	bl	8000e18 <comms_rx_process>
		comms_send();
 80012be:	bf00      	nop
 80012c0:	e7f9      	b.n	80012b6 <main+0xd6>
 80012c2:	bf00      	nop
 80012c4:	48000800 	.word	0x48000800
 80012c8:	2000381c 	.word	0x2000381c
 80012cc:	200037d0 	.word	0x200037d0
 80012d0:	20001694 	.word	0x20001694
 80012d4:	08000ff1 	.word	0x08000ff1
 80012d8:	200001f4 	.word	0x200001f4
 80012dc:	20001684 	.word	0x20001684
 80012e0:	20002634 	.word	0x20002634
 80012e4:	20001690 	.word	0x20001690
 80012e8:	20001688 	.word	0x20001688
 80012ec:	2000012c 	.word	0x2000012c
 80012f0:	200035d4 	.word	0x200035d4
 80012f4:	20003784 	.word	0x20003784

080012f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b096      	sub	sp, #88	@ 0x58
 80012fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	2244      	movs	r2, #68	@ 0x44
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f00c fbd2 	bl	800dab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800130c:	463b      	mov	r3, r7
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800131a:	2000      	movs	r0, #0
 800131c:	f004 f832 	bl	8005384 <HAL_PWREx_ControlVoltageScaling>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001326:	f000 f83a 	bl	800139e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800132a:	2322      	movs	r3, #34	@ 0x22
 800132c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001332:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001334:	2301      	movs	r3, #1
 8001336:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001338:	2340      	movs	r3, #64	@ 0x40
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133c:	2302      	movs	r3, #2
 800133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001340:	2302      	movs	r3, #2
 8001342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001344:	2302      	movs	r3, #2
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001348:	231e      	movs	r3, #30
 800134a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800134c:	2302      	movs	r3, #2
 800134e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001350:	2302      	movs	r3, #2
 8001352:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001354:	2302      	movs	r3, #2
 8001356:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	4618      	mov	r0, r3
 800135e:	f004 f8d5 	bl	800550c <HAL_RCC_OscConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001368:	f000 f819 	bl	800139e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136c:	230f      	movs	r3, #15
 800136e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001370:	2303      	movs	r3, #3
 8001372:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001378:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800137c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001382:	463b      	mov	r3, r7
 8001384:	2105      	movs	r1, #5
 8001386:	4618      	mov	r0, r3
 8001388:	f004 fcda 	bl	8005d40 <HAL_RCC_ClockConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001392:	f000 f804 	bl	800139e <Error_Handler>
  }
}
 8001396:	bf00      	nop
 8001398:	3758      	adds	r7, #88	@ 0x58
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80013a2:	b672      	cpsid	i
}
 80013a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80013a6:	bf00      	nop
 80013a8:	e7fd      	b.n	80013a6 <Error_Handler+0x8>
	...

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b2:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <HAL_MspInit+0x44>)
 80013b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013b6:	4a0e      	ldr	r2, [pc, #56]	@ (80013f0 <HAL_MspInit+0x44>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80013be:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <HAL_MspInit+0x44>)
 80013c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <HAL_MspInit+0x44>)
 80013cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ce:	4a08      	ldr	r2, [pc, #32]	@ (80013f0 <HAL_MspInit+0x44>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <HAL_MspInit+0x44>)
 80013d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013de:	603b      	str	r3, [r7, #0]
 80013e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000

080013f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <NMI_Handler+0x4>

080013fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <HardFault_Handler+0x4>

08001404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <MemManage_Handler+0x4>

0800140c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <BusFault_Handler+0x4>

08001414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <UsageFault_Handler+0x4>

0800141c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142a:	b480      	push	{r7}
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144a:	f000 fb51 	bl	8001af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001458:	4802      	ldr	r0, [pc, #8]	@ (8001464 <DMA1_Channel1_IRQHandler+0x10>)
 800145a:	f002 fa57 	bl	800390c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000194 	.word	0x20000194

08001468 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 800146c:	4802      	ldr	r0, [pc, #8]	@ (8001478 <DMA1_Channel2_IRQHandler+0x10>)
 800146e:	f002 fa4d 	bl	800390c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	200001f4 	.word	0x200001f4

0800147c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001480:	4802      	ldr	r0, [pc, #8]	@ (800148c <ADC1_IRQHandler+0x10>)
 8001482:	f000 ff57 	bl	8002334 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	2000012c 	.word	0x2000012c

08001490 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001494:	4802      	ldr	r0, [pc, #8]	@ (80014a0 <TIM3_IRQHandler+0x10>)
 8001496:	f005 fd59 	bl	8006f4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20003784 	.word	0x20003784

080014a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80014a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014ac:	f002 fd8a 	bl	8003fc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014b8:	4802      	ldr	r0, [pc, #8]	@ (80014c4 <TIM6_DAC_IRQHandler+0x10>)
 80014ba:	f005 fd47 	bl	8006f4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000381c 	.word	0x2000381c

080014c8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014cc:	4802      	ldr	r0, [pc, #8]	@ (80014d8 <OTG_FS_IRQHandler+0x10>)
 80014ce:	f002 fee4 	bl	800429a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20004e74 	.word	0x20004e74

080014dc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80014e0:	4802      	ldr	r0, [pc, #8]	@ (80014ec <LPUART1_IRQHandler+0x10>)
 80014e2:	f006 fa2b 	bl	800793c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20003868 	.word	0x20003868

080014f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <SystemInit+0x20>)
 80014f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014fa:	4a05      	ldr	r2, [pc, #20]	@ (8001510 <SystemInit+0x20>)
 80014fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001500:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001532:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001534:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <MX_TIM3_Init+0x98>)
 8001536:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8001538:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <MX_TIM3_Init+0x94>)
 800153a:	22c7      	movs	r2, #199	@ 0xc7
 800153c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153e:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001546:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800154a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154c:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_TIM3_Init+0x94>)
 800154e:	2200      	movs	r2, #0
 8001550:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001558:	4813      	ldr	r0, [pc, #76]	@ (80015a8 <MX_TIM3_Init+0x94>)
 800155a:	f005 fbc7 	bl	8006cec <HAL_TIM_Base_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001564:	f7ff ff1b 	bl	800139e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001568:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800156c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800156e:	f107 0310 	add.w	r3, r7, #16
 8001572:	4619      	mov	r1, r3
 8001574:	480c      	ldr	r0, [pc, #48]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001576:	f005 fdeb 	bl	8007150 <HAL_TIM_ConfigClockSource>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001580:	f7ff ff0d 	bl	800139e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001584:	2320      	movs	r3, #32
 8001586:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4619      	mov	r1, r3
 8001590:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <MX_TIM3_Init+0x94>)
 8001592:	f006 f803 	bl	800759c <HAL_TIMEx_MasterConfigSynchronization>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800159c:	f7ff feff 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 80015a0:	bf00      	nop
 80015a2:	3720      	adds	r7, #32
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20003784 	.word	0x20003784
 80015ac:	40000400 	.word	0x40000400

080015b0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b088      	sub	sp, #32
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b6:	f107 0310 	add.w	r3, r7, #16
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001648 <MX_TIM5_Init+0x98>)
 80015d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015e0:	4b18      	ldr	r3, [pc, #96]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e8:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015f4:	4813      	ldr	r0, [pc, #76]	@ (8001644 <MX_TIM5_Init+0x94>)
 80015f6:	f005 fb79 	bl	8006cec <HAL_TIM_Base_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001600:	f7ff fecd 	bl	800139e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001608:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800160a:	f107 0310 	add.w	r3, r7, #16
 800160e:	4619      	mov	r1, r3
 8001610:	480c      	ldr	r0, [pc, #48]	@ (8001644 <MX_TIM5_Init+0x94>)
 8001612:	f005 fd9d 	bl	8007150 <HAL_TIM_ConfigClockSource>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800161c:	f7ff febf 	bl	800139e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001620:	2300      	movs	r3, #0
 8001622:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_TIM5_Init+0x94>)
 800162e:	f005 ffb5 	bl	800759c <HAL_TIMEx_MasterConfigSynchronization>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001638:	f7ff feb1 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200037d0 	.word	0x200037d0
 8001648:	40000c00 	.word	0x40000c00

0800164c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <MX_TIM6_Init+0x68>)
 800165e:	4a16      	ldr	r2, [pc, #88]	@ (80016b8 <MX_TIM6_Init+0x6c>)
 8001660:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_TIM6_Init+0x68>)
 8001664:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001668:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166a:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <MX_TIM6_Init+0x68>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001670:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <MX_TIM6_Init+0x68>)
 8001672:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8001676:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_TIM6_Init+0x68>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <MX_TIM6_Init+0x68>)
 8001680:	f005 fb34 	bl	8006cec <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800168a:	f7ff fe88 	bl	800139e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800168e:	2320      	movs	r3, #32
 8001690:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <MX_TIM6_Init+0x68>)
 800169c:	f005 ff7e 	bl	800759c <HAL_TIMEx_MasterConfigSynchronization>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80016a6:	f7ff fe7a 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	2000381c 	.word	0x2000381c
 80016b8:	40001000 	.word	0x40001000

080016bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a23      	ldr	r2, [pc, #140]	@ (8001758 <HAL_TIM_Base_MspInit+0x9c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d114      	bne.n	80016f8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ce:	4b23      	ldr	r3, [pc, #140]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	4a22      	ldr	r2, [pc, #136]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016da:	4b20      	ldr	r3, [pc, #128]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	201d      	movs	r0, #29
 80016ec:	f001 fef9 	bl	80034e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016f0:	201d      	movs	r0, #29
 80016f2:	f001 ff12 	bl	800351a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80016f6:	e02a      	b.n	800174e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a18      	ldr	r2, [pc, #96]	@ (8001760 <HAL_TIM_Base_MspInit+0xa4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d10c      	bne.n	800171c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001702:	4b16      	ldr	r3, [pc, #88]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 8001704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001706:	4a15      	ldr	r2, [pc, #84]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 8001708:	f043 0308 	orr.w	r3, r3, #8
 800170c:	6593      	str	r3, [r2, #88]	@ 0x58
 800170e:	4b13      	ldr	r3, [pc, #76]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]
}
 800171a:	e018      	b.n	800174e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a10      	ldr	r2, [pc, #64]	@ (8001764 <HAL_TIM_Base_MspInit+0xa8>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d113      	bne.n	800174e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 8001728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172a:	4a0c      	ldr	r2, [pc, #48]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 800172c:	f043 0310 	orr.w	r3, r3, #16
 8001730:	6593      	str	r3, [r2, #88]	@ 0x58
 8001732:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <HAL_TIM_Base_MspInit+0xa0>)
 8001734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001736:	f003 0310 	and.w	r3, r3, #16
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	2036      	movs	r0, #54	@ 0x36
 8001744:	f001 fecd 	bl	80034e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001748:	2036      	movs	r0, #54	@ 0x36
 800174a:	f001 fee6 	bl	800351a <HAL_NVIC_EnableIRQ>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40000400 	.word	0x40000400
 800175c:	40021000 	.word	0x40021000
 8001760:	40000c00 	.word	0x40000c00
 8001764:	40001000 	.word	0x40001000

08001768 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800176c:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 800176e:	4a23      	ldr	r2, [pc, #140]	@ (80017fc <MX_LPUART1_UART_Init+0x94>)
 8001770:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001772:	4b21      	ldr	r3, [pc, #132]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 8001774:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001778:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b1d      	ldr	r3, [pc, #116]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001786:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001798:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 800179a:	2200      	movs	r2, #0
 800179c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800179e:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80017aa:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80017b0:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017b2:	f005 ff99 	bl	80076e8 <HAL_UART_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80017bc:	f7ff fdef 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017c0:	2100      	movs	r1, #0
 80017c2:	480d      	ldr	r0, [pc, #52]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017c4:	f007 fff3 	bl	80097ae <HAL_UARTEx_SetTxFifoThreshold>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017ce:	f7ff fde6 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017d2:	2100      	movs	r1, #0
 80017d4:	4808      	ldr	r0, [pc, #32]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017d6:	f008 f828 	bl	800982a <HAL_UARTEx_SetRxFifoThreshold>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80017e0:	f7ff fddd 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80017e4:	4804      	ldr	r0, [pc, #16]	@ (80017f8 <MX_LPUART1_UART_Init+0x90>)
 80017e6:	f007 ffa9 	bl	800973c <HAL_UARTEx_DisableFifoMode>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80017f0:	f7ff fdd5 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20003868 	.word	0x20003868
 80017fc:	40008000 	.word	0x40008000

08001800 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001806:	4a23      	ldr	r2, [pc, #140]	@ (8001894 <MX_USART3_UART_Init+0x94>)
 8001808:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800180a:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800180c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001810:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001826:	220c      	movs	r2, #12
 8001828:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001838:	2200      	movs	r2, #0
 800183a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800183e:	2200      	movs	r2, #0
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001842:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 8001844:	2200      	movs	r2, #0
 8001846:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001848:	4811      	ldr	r0, [pc, #68]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800184a:	f005 ff4d 	bl	80076e8 <HAL_UART_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001854:	f7ff fda3 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001858:	2100      	movs	r1, #0
 800185a:	480d      	ldr	r0, [pc, #52]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800185c:	f007 ffa7 	bl	80097ae <HAL_UARTEx_SetTxFifoThreshold>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001866:	f7ff fd9a 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800186a:	2100      	movs	r1, #0
 800186c:	4808      	ldr	r0, [pc, #32]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800186e:	f007 ffdc 	bl	800982a <HAL_UARTEx_SetRxFifoThreshold>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001878:	f7ff fd91 	bl	800139e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800187c:	4804      	ldr	r0, [pc, #16]	@ (8001890 <MX_USART3_UART_Init+0x90>)
 800187e:	f007 ff5d 	bl	800973c <HAL_UARTEx_DisableFifoMode>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001888:	f7ff fd89 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200038fc 	.word	0x200038fc
 8001894:	40004800 	.word	0x40004800

08001898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b0b0      	sub	sp, #192	@ 0xc0
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b0:	f107 0318 	add.w	r3, r7, #24
 80018b4:	2294      	movs	r2, #148	@ 0x94
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f00c f8f9 	bl	800dab0 <memset>
  if(uartHandle->Instance==LPUART1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a47      	ldr	r2, [pc, #284]	@ (80019e0 <HAL_UART_MspInit+0x148>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d146      	bne.n	8001956 <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018c8:	2320      	movs	r3, #32
 80018ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d0:	f107 0318 	add.w	r3, r7, #24
 80018d4:	4618      	mov	r0, r3
 80018d6:	f004 fcf1 	bl	80062bc <HAL_RCCEx_PeriphCLKConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018e0:	f7ff fd5d 	bl	800139e <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018e4:	4b3f      	ldr	r3, [pc, #252]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80018e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e8:	4a3e      	ldr	r2, [pc, #248]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80018f0:	4b3c      	ldr	r3, [pc, #240]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80018f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018fc:	4b39      	ldr	r3, [pc, #228]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80018fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001900:	4a38      	ldr	r2, [pc, #224]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001906:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001908:	4b36      	ldr	r3, [pc, #216]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800190a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001914:	f003 fdea 	bl	80054ec <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001918:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800191c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001932:	2308      	movs	r3, #8
 8001934:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001938:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800193c:	4619      	mov	r1, r3
 800193e:	482a      	ldr	r0, [pc, #168]	@ (80019e8 <HAL_UART_MspInit+0x150>)
 8001940:	f002 f97c 	bl	8003c3c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001944:	2200      	movs	r2, #0
 8001946:	2100      	movs	r1, #0
 8001948:	2046      	movs	r0, #70	@ 0x46
 800194a:	f001 fdca 	bl	80034e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800194e:	2046      	movs	r0, #70	@ 0x46
 8001950:	f001 fde3 	bl	800351a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001954:	e040      	b.n	80019d8 <HAL_UART_MspInit+0x140>
  else if(uartHandle->Instance==USART3)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a24      	ldr	r2, [pc, #144]	@ (80019ec <HAL_UART_MspInit+0x154>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d13b      	bne.n	80019d8 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001960:	2304      	movs	r3, #4
 8001962:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001964:	2300      	movs	r3, #0
 8001966:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001968:	f107 0318 	add.w	r3, r7, #24
 800196c:	4618      	mov	r0, r3
 800196e:	f004 fca5 	bl	80062bc <HAL_RCCEx_PeriphCLKConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8001978:	f7ff fd11 	bl	800139e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800197e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001980:	4a18      	ldr	r2, [pc, #96]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001982:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001986:	6593      	str	r3, [r2, #88]	@ 0x58
 8001988:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800198a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001994:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001998:	4a12      	ldr	r2, [pc, #72]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800199a:	f043 0308 	orr.w	r3, r3, #8
 800199e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019a0:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80019a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80019ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019c6:	2307      	movs	r3, #7
 80019c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80019d0:	4619      	mov	r1, r3
 80019d2:	4807      	ldr	r0, [pc, #28]	@ (80019f0 <HAL_UART_MspInit+0x158>)
 80019d4:	f002 f932 	bl	8003c3c <HAL_GPIO_Init>
}
 80019d8:	bf00      	nop
 80019da:	37c0      	adds	r7, #192	@ 0xc0
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40008000 	.word	0x40008000
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48001800 	.word	0x48001800
 80019ec:	40004800 	.word	0x40004800
 80019f0:	48000c00 	.word	0x48000c00

080019f4 <Reset_Handler>:
 80019f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a2c <LoopForever+0x2>
 80019f8:	f7ff fd7a 	bl	80014f0 <SystemInit>
 80019fc:	480c      	ldr	r0, [pc, #48]	@ (8001a30 <LoopForever+0x6>)
 80019fe:	490d      	ldr	r1, [pc, #52]	@ (8001a34 <LoopForever+0xa>)
 8001a00:	4a0d      	ldr	r2, [pc, #52]	@ (8001a38 <LoopForever+0xe>)
 8001a02:	2300      	movs	r3, #0
 8001a04:	e002      	b.n	8001a0c <LoopCopyDataInit>

08001a06 <CopyDataInit>:
 8001a06:	58d4      	ldr	r4, [r2, r3]
 8001a08:	50c4      	str	r4, [r0, r3]
 8001a0a:	3304      	adds	r3, #4

08001a0c <LoopCopyDataInit>:
 8001a0c:	18c4      	adds	r4, r0, r3
 8001a0e:	428c      	cmp	r4, r1
 8001a10:	d3f9      	bcc.n	8001a06 <CopyDataInit>
 8001a12:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <LoopForever+0x12>)
 8001a14:	4c0a      	ldr	r4, [pc, #40]	@ (8001a40 <LoopForever+0x16>)
 8001a16:	2300      	movs	r3, #0
 8001a18:	e001      	b.n	8001a1e <LoopFillZerobss>

08001a1a <FillZerobss>:
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	3204      	adds	r2, #4

08001a1e <LoopFillZerobss>:
 8001a1e:	42a2      	cmp	r2, r4
 8001a20:	d3fb      	bcc.n	8001a1a <FillZerobss>
 8001a22:	f00c f84d 	bl	800dac0 <__libc_init_array>
 8001a26:	f7ff fbdb 	bl	80011e0 <main>

08001a2a <LoopForever>:
 8001a2a:	e7fe      	b.n	8001a2a <LoopForever>
 8001a2c:	200a0000 	.word	0x200a0000
 8001a30:	20000000 	.word	0x20000000
 8001a34:	20000110 	.word	0x20000110
 8001a38:	0800dc04 	.word	0x0800dc04
 8001a3c:	20000110 	.word	0x20000110
 8001a40:	200055a0 	.word	0x200055a0

08001a44 <CAN1_RX0_IRQHandler>:
 8001a44:	e7fe      	b.n	8001a44 <CAN1_RX0_IRQHandler>

08001a46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a50:	2003      	movs	r0, #3
 8001a52:	f001 fd3b 	bl	80034cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a56:	2000      	movs	r0, #0
 8001a58:	f000 f80e 	bl	8001a78 <HAL_InitTick>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d002      	beq.n	8001a68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	71fb      	strb	r3, [r7, #7]
 8001a66:	e001      	b.n	8001a6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a68:	f7ff fca0 	bl	80013ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a80:	2300      	movs	r3, #0
 8001a82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a84:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <HAL_InitTick+0x6c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d023      	beq.n	8001ad4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <HAL_InitTick+0x70>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <HAL_InitTick+0x6c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	4619      	mov	r1, r3
 8001a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 fd47 	bl	8003536 <HAL_SYSTICK_Config>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d10f      	bne.n	8001ace <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d809      	bhi.n	8001ac8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001abc:	f001 fd11 	bl	80034e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <HAL_InitTick+0x74>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
 8001ac6:	e007      	b.n	8001ad8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e004      	b.n	8001ad8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	e001      	b.n	8001ad8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	2000000c 	.word	0x2000000c
 8001ae8:	20000004 	.word	0x20000004
 8001aec:	20000008 	.word	0x20000008

08001af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_IncTick+0x20>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_IncTick+0x24>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <HAL_IncTick+0x24>)
 8001b02:	6013      	str	r3, [r2, #0]
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	2000000c 	.word	0x2000000c
 8001b14:	20003990 	.word	0x20003990

08001b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <HAL_GetTick+0x14>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20003990 	.word	0x20003990

08001b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b38:	f7ff ffee 	bl	8001b18 <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b48:	d005      	beq.n	8001b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <HAL_Delay+0x44>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4413      	add	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b56:	bf00      	nop
 8001b58:	f7ff ffde 	bl	8001b18 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d8f7      	bhi.n	8001b58 <HAL_Delay+0x28>
  {
  }
}
 8001b68:	bf00      	nop
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000000c 	.word	0x2000000c

08001b78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	609a      	str	r2, [r3, #8]
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	3360      	adds	r3, #96	@ 0x60
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <LL_ADC_SetOffset+0x44>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c18:	bf00      	nop
 8001c1a:	371c      	adds	r7, #28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	03fff000 	.word	0x03fff000

08001c28 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3360      	adds	r3, #96	@ 0x60
 8001c36:	461a      	mov	r2, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4413      	add	r3, r2
 8001c3e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b087      	sub	sp, #28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	3360      	adds	r3, #96	@ 0x60
 8001c64:	461a      	mov	r2, r3
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c7e:	bf00      	nop
 8001c80:	371c      	adds	r7, #28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
 8001c92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	431a      	orrs	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	615a      	str	r2, [r3, #20]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b087      	sub	sp, #28
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	3330      	adds	r3, #48	@ 0x30
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	0a1b      	lsrs	r3, r3, #8
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	f003 030c 	and.w	r3, r3, #12
 8001cf2:	4413      	add	r3, r2
 8001cf4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f003 031f 	and.w	r3, r3, #31
 8001d00:	211f      	movs	r1, #31
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	401a      	ands	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	0e9b      	lsrs	r3, r3, #26
 8001d0e:	f003 011f 	and.w	r1, r3, #31
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d22:	bf00      	nop
 8001d24:	371c      	adds	r7, #28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b087      	sub	sp, #28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	3314      	adds	r3, #20
 8001d64:	461a      	mov	r2, r3
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	0e5b      	lsrs	r3, r3, #25
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	4413      	add	r3, r2
 8001d72:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	0d1b      	lsrs	r3, r3, #20
 8001d7c:	f003 031f 	and.w	r3, r3, #31
 8001d80:	2107      	movs	r1, #7
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	401a      	ands	r2, r3
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	0d1b      	lsrs	r3, r3, #20
 8001d8e:	f003 031f 	and.w	r3, r3, #31
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	fa01 f303 	lsl.w	r3, r1, r3
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d9e:	bf00      	nop
 8001da0:	371c      	adds	r7, #28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f003 0318 	and.w	r3, r3, #24
 8001dce:	4908      	ldr	r1, [pc, #32]	@ (8001df0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001dd0:	40d9      	lsrs	r1, r3
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	400b      	ands	r3, r1
 8001dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	0007ffff 	.word	0x0007ffff

08001df4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001e04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	6093      	str	r3, [r2, #8]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e2c:	d101      	bne.n	8001e32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e54:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e7c:	d101      	bne.n	8001e82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ea0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ea4:	f043 0201 	orr.w	r2, r3, #1
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ec8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ecc:	f043 0202 	orr.w	r2, r3, #2
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <LL_ADC_IsEnabled+0x18>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <LL_ADC_IsEnabled+0x1a>
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d101      	bne.n	8001f1e <LL_ADC_IsDisableOngoing+0x18>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <LL_ADC_IsDisableOngoing+0x1a>
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f40:	f043 0204 	orr.w	r2, r3, #4
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d101      	bne.n	8001f6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e000      	b.n	8001f6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d101      	bne.n	8001f92 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e129      	b.n	800220e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d109      	bne.n	8001fdc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7fe fb05 	bl	80005d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff19 	bl	8001e18 <LL_ADC_IsDeepPowerDownEnabled>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d004      	beq.n	8001ff6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff feff 	bl	8001df4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff ff34 	bl	8001e68 <LL_ADC_IsInternalRegulatorEnabled>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d115      	bne.n	8002032 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ff18 	bl	8001e40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002010:	4b81      	ldr	r3, [pc, #516]	@ (8002218 <HAL_ADC_Init+0x278>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	099b      	lsrs	r3, r3, #6
 8002016:	4a81      	ldr	r2, [pc, #516]	@ (800221c <HAL_ADC_Init+0x27c>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	099b      	lsrs	r3, r3, #6
 800201e:	3301      	adds	r3, #1
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002024:	e002      	b.n	800202c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	3b01      	subs	r3, #1
 800202a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f9      	bne.n	8002026 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff16 	bl	8001e68 <LL_ADC_IsInternalRegulatorEnabled>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10d      	bne.n	800205e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	f043 0210 	orr.w	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002052:	f043 0201 	orr.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ff76 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 8002068:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	2b00      	cmp	r3, #0
 8002074:	f040 80c2 	bne.w	80021fc <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	2b00      	cmp	r3, #0
 800207c:	f040 80be 	bne.w	80021fc <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002088:	f043 0202 	orr.w	r2, r3, #2
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff23 	bl	8001ee0 <LL_ADC_IsEnabled>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10b      	bne.n	80020b8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020a0:	485f      	ldr	r0, [pc, #380]	@ (8002220 <HAL_ADC_Init+0x280>)
 80020a2:	f7ff ff1d 	bl	8001ee0 <LL_ADC_IsEnabled>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4619      	mov	r1, r3
 80020b2:	485c      	ldr	r0, [pc, #368]	@ (8002224 <HAL_ADC_Init+0x284>)
 80020b4:	f7ff fd60 	bl	8001b78 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7e5b      	ldrb	r3, [r3, #25]
 80020bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80020c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80020ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d106      	bne.n	80020f4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ea:	3b01      	subs	r3, #1
 80020ec:	045b      	lsls	r3, r3, #17
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d009      	beq.n	8002110 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002108:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	4b44      	ldr	r3, [pc, #272]	@ (8002228 <HAL_ADC_Init+0x288>)
 8002118:	4013      	ands	r3, r2
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	69b9      	ldr	r1, [r7, #24]
 8002120:	430b      	orrs	r3, r1
 8002122:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff26 	bl	8001f7a <LL_ADC_INJ_IsConversionOngoing>
 800212e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d140      	bne.n	80021b8 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d13d      	bne.n	80021b8 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7e1b      	ldrb	r3, [r3, #24]
 8002144:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002146:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800214e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800215e:	f023 0306 	bic.w	r3, r3, #6
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6812      	ldr	r2, [r2, #0]
 8002166:	69b9      	ldr	r1, [r7, #24]
 8002168:	430b      	orrs	r3, r1
 800216a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002172:	2b01      	cmp	r3, #1
 8002174:	d118      	bne.n	80021a8 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002180:	f023 0304 	bic.w	r3, r3, #4
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800218c:	4311      	orrs	r1, r2
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002192:	4311      	orrs	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002198:	430a      	orrs	r2, r1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	611a      	str	r2, [r3, #16]
 80021a6:	e007      	b.n	80021b8 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	691a      	ldr	r2, [r3, #16]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0201 	bic.w	r2, r2, #1
 80021b6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d10c      	bne.n	80021da <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f023 010f 	bic.w	r1, r3, #15
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	1e5a      	subs	r2, r3, #1
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80021d8:	e007      	b.n	80021ea <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 020f 	bic.w	r2, r2, #15
 80021e8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80021fa:	e007      	b.n	800220c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002200:	f043 0210 	orr.w	r2, r3, #16
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800220c:	7ffb      	ldrb	r3, [r7, #31]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3720      	adds	r7, #32
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000004 	.word	0x20000004
 800221c:	053e2d63 	.word	0x053e2d63
 8002220:	50040000 	.word	0x50040000
 8002224:	50040300 	.word	0x50040300
 8002228:	fff0c007 	.word	0xfff0c007

0800222c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fe89 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d167      	bne.n	8002318 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_ADC_Start_DMA+0x2a>
 8002252:	2302      	movs	r3, #2
 8002254:	e063      	b.n	800231e <HAL_ADC_Start_DMA+0xf2>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 fe2c 	bl	8002ebc <ADC_Enable>
 8002264:	4603      	mov	r3, r0
 8002266:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002268:	7dfb      	ldrb	r3, [r7, #23]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d14f      	bne.n	800230e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002272:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002276:	f023 0301 	bic.w	r3, r3, #1
 800227a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002286:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d006      	beq.n	800229c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002292:	f023 0206 	bic.w	r2, r3, #6
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	65da      	str	r2, [r3, #92]	@ 0x5c
 800229a:	e002      	b.n	80022a2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2200      	movs	r2, #0
 80022a0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022a6:	4a20      	ldr	r2, [pc, #128]	@ (8002328 <HAL_ADC_Start_DMA+0xfc>)
 80022a8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ae:	4a1f      	ldr	r2, [pc, #124]	@ (800232c <HAL_ADC_Start_DMA+0x100>)
 80022b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022b6:	4a1e      	ldr	r2, [pc, #120]	@ (8002330 <HAL_ADC_Start_DMA+0x104>)
 80022b8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	221c      	movs	r2, #28
 80022c0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f042 0210 	orr.w	r2, r2, #16
 80022d8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68da      	ldr	r2, [r3, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f042 0201 	orr.w	r2, r2, #1
 80022e8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	3340      	adds	r3, #64	@ 0x40
 80022f4:	4619      	mov	r1, r3
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f001 f9d1 	bl	80036a0 <HAL_DMA_Start_IT>
 80022fe:	4603      	mov	r3, r0
 8002300:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fe10 	bl	8001f2c <LL_ADC_REG_StartConversion>
 800230c:	e006      	b.n	800231c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002316:	e001      	b.n	800231c <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002318:	2302      	movs	r3, #2
 800231a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800231c:	7dfb      	ldrb	r3, [r7, #23]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	08003087 	.word	0x08003087
 800232c:	0800315f 	.word	0x0800315f
 8002330:	0800317b 	.word	0x0800317b

08002334 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d017      	beq.n	800238a <HAL_ADC_IRQHandler+0x56>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d012      	beq.n	800238a <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002368:	f003 0310 	and.w	r3, r3, #16
 800236c:	2b00      	cmp	r3, #0
 800236e:	d105      	bne.n	800237c <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002374:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 ffcb 	bl	8003318 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2202      	movs	r2, #2
 8002388:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d004      	beq.n	800239e <HAL_ADC_IRQHandler+0x6a>
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f003 0304 	and.w	r3, r3, #4
 800239a:	2b00      	cmp	r3, #0
 800239c:	d109      	bne.n	80023b2 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d05e      	beq.n	8002466 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d059      	beq.n	8002466 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d105      	bne.n	80023ca <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fc6e 	bl	8001cb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d03e      	beq.n	8002458 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d135      	bne.n	8002458 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d12e      	bne.n	8002458 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fda8 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d11a      	bne.n	8002440 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 020c 	bic.w	r2, r2, #12
 8002418:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d112      	bne.n	8002458 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	659a      	str	r2, [r3, #88]	@ 0x58
 800243e:	e00b      	b.n	8002458 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002444:	f043 0210 	orr.w	r2, r3, #16
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002450:	f043 0201 	orr.w	r2, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7fe fde3 	bl	8001024 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	220c      	movs	r2, #12
 8002464:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	f003 0320 	and.w	r3, r3, #32
 800246c:	2b00      	cmp	r3, #0
 800246e:	d004      	beq.n	800247a <HAL_ADC_IRQHandler+0x146>
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	d109      	bne.n	800248e <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002480:	2b00      	cmp	r3, #0
 8002482:	d072      	beq.n	800256a <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800248a:	2b00      	cmp	r3, #0
 800248c:	d06d      	beq.n	800256a <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	2b00      	cmp	r3, #0
 8002498:	d105      	bne.n	80024a6 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fc3f 	bl	8001d2e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80024b0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff fbfa 	bl	8001cb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024bc:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d047      	beq.n	800255c <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d007      	beq.n	80024e6 <HAL_ADC_IRQHandler+0x1b2>
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d03f      	beq.n	800255c <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d13a      	bne.n	800255c <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024f0:	2b40      	cmp	r3, #64	@ 0x40
 80024f2:	d133      	bne.n	800255c <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d12e      	bne.n	800255c <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fd39 	bl	8001f7a <LL_ADC_INJ_IsConversionOngoing>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d11a      	bne.n	8002544 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800251c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002532:	2b00      	cmp	r3, #0
 8002534:	d112      	bne.n	800255c <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800253a:	f043 0201 	orr.w	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	659a      	str	r2, [r3, #88]	@ 0x58
 8002542:	e00b      	b.n	800255c <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002548:	f043 0210 	orr.w	r2, r3, #16
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002554:	f043 0201 	orr.w	r2, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 feb3 	bl	80032c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2260      	movs	r2, #96	@ 0x60
 8002568:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002570:	2b00      	cmp	r3, #0
 8002572:	d011      	beq.n	8002598 <HAL_ADC_IRQHandler+0x264>
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00c      	beq.n	8002598 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002582:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f886 	bl	800269c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2280      	movs	r2, #128	@ 0x80
 8002596:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d012      	beq.n	80025c8 <HAL_ADC_IRQHandler+0x294>
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00d      	beq.n	80025c8 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 fe99 	bl	80032f0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d012      	beq.n	80025f8 <HAL_ADC_IRQHandler+0x2c4>
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00d      	beq.n	80025f8 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fe8b 	bl	8003304 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	f003 0310 	and.w	r3, r3, #16
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d02a      	beq.n	8002658 <HAL_ADC_IRQHandler+0x324>
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f003 0310 	and.w	r3, r3, #16
 8002608:	2b00      	cmp	r3, #0
 800260a:	d025      	beq.n	8002658 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002610:	2b00      	cmp	r3, #0
 8002612:	d102      	bne.n	800261a <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002614:	2301      	movs	r3, #1
 8002616:	61fb      	str	r3, [r7, #28]
 8002618:	e008      	b.n	800262c <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002628:	2301      	movs	r3, #1
 800262a:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d10e      	bne.n	8002650 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002636:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002642:	f043 0202 	orr.w	r2, r3, #2
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f830 	bl	80026b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2210      	movs	r2, #16
 8002656:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265e:	2b00      	cmp	r3, #0
 8002660:	d018      	beq.n	8002694 <HAL_ADC_IRQHandler+0x360>
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002668:	2b00      	cmp	r3, #0
 800266a:	d013      	beq.n	8002694 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002670:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267c:	f043 0208 	orr.w	r2, r3, #8
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800268c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fe24 	bl	80032dc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002694:	bf00      	nop
 8002696:	3720      	adds	r7, #32
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b0b6      	sub	sp, #216	@ 0xd8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x22>
 80026e2:	2302      	movs	r3, #2
 80026e4:	e3d5      	b.n	8002e92 <HAL_ADC_ConfigChannel+0x7ce>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fc2e 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 83ba 	bne.w	8002e74 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b05      	cmp	r3, #5
 800270e:	d824      	bhi.n	800275a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	3b02      	subs	r3, #2
 8002716:	2b03      	cmp	r3, #3
 8002718:	d81b      	bhi.n	8002752 <HAL_ADC_ConfigChannel+0x8e>
 800271a:	a201      	add	r2, pc, #4	@ (adr r2, 8002720 <HAL_ADC_ConfigChannel+0x5c>)
 800271c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002720:	08002731 	.word	0x08002731
 8002724:	08002739 	.word	0x08002739
 8002728:	08002741 	.word	0x08002741
 800272c:	08002749 	.word	0x08002749
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002730:	230c      	movs	r3, #12
 8002732:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002736:	e010      	b.n	800275a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002738:	2312      	movs	r3, #18
 800273a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800273e:	e00c      	b.n	800275a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002740:	2318      	movs	r3, #24
 8002742:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002746:	e008      	b.n	800275a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002748:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800274c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002750:	e003      	b.n	800275a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002752:	2306      	movs	r3, #6
 8002754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002758:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002768:	f7ff fab5 	bl	8001cd6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fbef 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 8002776:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff fbfb 	bl	8001f7a <LL_ADC_INJ_IsConversionOngoing>
 8002784:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002788:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800278c:	2b00      	cmp	r3, #0
 800278e:	f040 81bf 	bne.w	8002b10 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002792:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002796:	2b00      	cmp	r3, #0
 8002798:	f040 81ba 	bne.w	8002b10 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027a4:	d10f      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	4619      	mov	r1, r3
 80027b2:	f7ff facf 	bl	8001d54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fa63 	bl	8001c8a <LL_ADC_SetSamplingTimeCommonConfig>
 80027c4:	e00e      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6818      	ldr	r0, [r3, #0]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	6819      	ldr	r1, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f7ff fabe 	bl	8001d54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fa53 	bl	8001c8a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	695a      	ldr	r2, [r3, #20]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	08db      	lsrs	r3, r3, #3
 80027f0:	f003 0303 	and.w	r3, r3, #3
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b04      	cmp	r3, #4
 8002804:	d00a      	beq.n	800281c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6919      	ldr	r1, [r3, #16]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002816:	f7ff f9e3 	bl	8001be0 <LL_ADC_SetOffset>
 800281a:	e179      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2100      	movs	r1, #0
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff fa00 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002828:	4603      	mov	r3, r0
 800282a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10a      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x184>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2100      	movs	r1, #0
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff f9f5 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 800283e:	4603      	mov	r3, r0
 8002840:	0e9b      	lsrs	r3, r3, #26
 8002842:	f003 021f 	and.w	r2, r3, #31
 8002846:	e01e      	b.n	8002886 <HAL_ADC_ConfigChannel+0x1c2>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2100      	movs	r1, #0
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff f9ea 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002854:	4603      	mov	r3, r0
 8002856:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800285e:	fa93 f3a3 	rbit	r3, r3
 8002862:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002866:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800286a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800286e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002876:	2320      	movs	r3, #32
 8002878:	e004      	b.n	8002884 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800287a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800287e:	fab3 f383 	clz	r3, r3
 8002882:	b2db      	uxtb	r3, r3
 8002884:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800288e:	2b00      	cmp	r3, #0
 8002890:	d105      	bne.n	800289e <HAL_ADC_ConfigChannel+0x1da>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0e9b      	lsrs	r3, r3, #26
 8002898:	f003 031f 	and.w	r3, r3, #31
 800289c:	e018      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x20c>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80028aa:	fa93 f3a3 	rbit	r3, r3
 80028ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80028b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80028ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80028c2:	2320      	movs	r3, #32
 80028c4:	e004      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80028c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80028ca:	fab3 f383 	clz	r3, r3
 80028ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d106      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2200      	movs	r2, #0
 80028da:	2100      	movs	r1, #0
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff f9b9 	bl	8001c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2101      	movs	r1, #1
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff f99d 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10a      	bne.n	800290e <HAL_ADC_ConfigChannel+0x24a>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2101      	movs	r1, #1
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff f992 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	f003 021f 	and.w	r2, r3, #31
 800290c:	e01e      	b.n	800294c <HAL_ADC_ConfigChannel+0x288>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2101      	movs	r1, #1
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff f987 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002920:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002924:	fa93 f3a3 	rbit	r3, r3
 8002928:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800292c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002930:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002934:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800293c:	2320      	movs	r3, #32
 800293e:	e004      	b.n	800294a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002940:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002944:	fab3 f383 	clz	r3, r3
 8002948:	b2db      	uxtb	r3, r3
 800294a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002954:	2b00      	cmp	r3, #0
 8002956:	d105      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x2a0>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	0e9b      	lsrs	r3, r3, #26
 800295e:	f003 031f 	and.w	r3, r3, #31
 8002962:	e018      	b.n	8002996 <HAL_ADC_ConfigChannel+0x2d2>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002978:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800297c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002980:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002988:	2320      	movs	r3, #32
 800298a:	e004      	b.n	8002996 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800298c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002990:	fab3 f383 	clz	r3, r3
 8002994:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002996:	429a      	cmp	r2, r3
 8002998:	d106      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2200      	movs	r2, #0
 80029a0:	2101      	movs	r1, #1
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff f956 	bl	8001c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2102      	movs	r1, #2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff f93a 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10a      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x310>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2102      	movs	r1, #2
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff f92f 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 80029ca:	4603      	mov	r3, r0
 80029cc:	0e9b      	lsrs	r3, r3, #26
 80029ce:	f003 021f 	and.w	r2, r3, #31
 80029d2:	e01e      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x34e>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2102      	movs	r1, #2
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff f924 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 80029e0:	4603      	mov	r3, r0
 80029e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80029f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80029fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002a02:	2320      	movs	r3, #32
 8002a04:	e004      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002a06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a0a:	fab3 f383 	clz	r3, r3
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d105      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x366>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	0e9b      	lsrs	r3, r3, #26
 8002a24:	f003 031f 	and.w	r3, r3, #31
 8002a28:	e014      	b.n	8002a54 <HAL_ADC_ConfigChannel+0x390>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002a3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002a46:	2320      	movs	r3, #32
 8002a48:	e004      	b.n	8002a54 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002a4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a4e:	fab3 f383 	clz	r3, r3
 8002a52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d106      	bne.n	8002a66 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	2102      	movs	r1, #2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff f8f7 	bl	8001c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2103      	movs	r1, #3
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff f8db 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10a      	bne.n	8002a92 <HAL_ADC_ConfigChannel+0x3ce>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2103      	movs	r1, #3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff f8d0 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	0e9b      	lsrs	r3, r3, #26
 8002a8c:	f003 021f 	and.w	r2, r3, #31
 8002a90:	e017      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x3fe>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2103      	movs	r1, #3
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff f8c5 	bl	8001c28 <LL_ADC_GetOffsetChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002aa4:	fa93 f3a3 	rbit	r3, r3
 8002aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002aaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002aac:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002ab4:	2320      	movs	r3, #32
 8002ab6:	e003      	b.n	8002ac0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002ab8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x416>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	0e9b      	lsrs	r3, r3, #26
 8002ad4:	f003 031f 	and.w	r3, r3, #31
 8002ad8:	e011      	b.n	8002afe <HAL_ADC_ConfigChannel+0x43a>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ae8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002aea:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002aec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002af2:	2320      	movs	r3, #32
 8002af4:	e003      	b.n	8002afe <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002af6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d106      	bne.n	8002b10 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2200      	movs	r2, #0
 8002b08:	2103      	movs	r1, #3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff f8a2 	bl	8001c54 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff f9e3 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f040 813f 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6818      	ldr	r0, [r3, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	6819      	ldr	r1, [r3, #0]
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	f7ff f93c 	bl	8001dac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	4a8e      	ldr	r2, [pc, #568]	@ (8002d74 <HAL_ADC_ConfigChannel+0x6b0>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	f040 8130 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10b      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x4a4>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	0e9b      	lsrs	r3, r3, #26
 8002b56:	3301      	adds	r3, #1
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	2b09      	cmp	r3, #9
 8002b5e:	bf94      	ite	ls
 8002b60:	2301      	movls	r3, #1
 8002b62:	2300      	movhi	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	e019      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x4d8>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b70:	fa93 f3a3 	rbit	r3, r3
 8002b74:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b78:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002b7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002b80:	2320      	movs	r3, #32
 8002b82:	e003      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002b84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	2b09      	cmp	r3, #9
 8002b94:	bf94      	ite	ls
 8002b96:	2301      	movls	r3, #1
 8002b98:	2300      	movhi	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d079      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d107      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x4f8>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	0e9b      	lsrs	r3, r3, #26
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	069b      	lsls	r3, r3, #26
 8002bb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bba:	e015      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x524>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bc4:	fa93 f3a3 	rbit	r3, r3
 8002bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bcc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002bd4:	2320      	movs	r3, #32
 8002bd6:	e003      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002bd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bda:	fab3 f383 	clz	r3, r3
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	069b      	lsls	r3, r3, #26
 8002be4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d109      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x544>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	0e9b      	lsrs	r3, r3, #26
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	f003 031f 	and.w	r3, r3, #31
 8002c00:	2101      	movs	r1, #1
 8002c02:	fa01 f303 	lsl.w	r3, r1, r3
 8002c06:	e017      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x574>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c18:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002c1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002c20:	2320      	movs	r3, #32
 8002c22:	e003      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	2101      	movs	r1, #1
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	ea42 0103 	orr.w	r1, r2, r3
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10a      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x59a>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	0e9b      	lsrs	r3, r3, #26
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f003 021f 	and.w	r2, r3, #31
 8002c54:	4613      	mov	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4413      	add	r3, r2
 8002c5a:	051b      	lsls	r3, r3, #20
 8002c5c:	e018      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x5cc>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c66:	fa93 f3a3 	rbit	r3, r3
 8002c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002c76:	2320      	movs	r3, #32
 8002c78:	e003      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7c:	fab3 f383 	clz	r3, r3
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	f003 021f 	and.w	r2, r3, #31
 8002c88:	4613      	mov	r3, r2
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	4413      	add	r3, r2
 8002c8e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c90:	430b      	orrs	r3, r1
 8002c92:	e080      	b.n	8002d96 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d107      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x5ec>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	0e9b      	lsrs	r3, r3, #26
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	069b      	lsls	r3, r3, #26
 8002caa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cae:	e015      	b.n	8002cdc <HAL_ADC_ConfigChannel+0x618>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002cc8:	2320      	movs	r3, #32
 8002cca:	e003      	b.n	8002cd4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cce:	fab3 f383 	clz	r3, r3
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	069b      	lsls	r3, r3, #26
 8002cd8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d109      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x638>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	0e9b      	lsrs	r3, r3, #26
 8002cee:	3301      	adds	r3, #1
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	e017      	b.n	8002d2c <HAL_ADC_ConfigChannel+0x668>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	61bb      	str	r3, [r7, #24]
  return result;
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d0e:	6a3b      	ldr	r3, [r7, #32]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002d14:	2320      	movs	r3, #32
 8002d16:	e003      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	fab3 f383 	clz	r3, r3
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	3301      	adds	r3, #1
 8002d22:	f003 031f 	and.w	r3, r3, #31
 8002d26:	2101      	movs	r1, #1
 8002d28:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2c:	ea42 0103 	orr.w	r1, r2, r3
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10d      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x694>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	0e9b      	lsrs	r3, r3, #26
 8002d42:	3301      	adds	r3, #1
 8002d44:	f003 021f 	and.w	r2, r3, #31
 8002d48:	4613      	mov	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3b1e      	subs	r3, #30
 8002d50:	051b      	lsls	r3, r3, #20
 8002d52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d56:	e01d      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x6d0>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	fa93 f3a3 	rbit	r3, r3
 8002d64:	60fb      	str	r3, [r7, #12]
  return result;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d103      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002d70:	2320      	movs	r3, #32
 8002d72:	e005      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x6bc>
 8002d74:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	3301      	adds	r3, #1
 8002d82:	f003 021f 	and.w	r2, r3, #31
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	3b1e      	subs	r3, #30
 8002d8e:	051b      	lsls	r3, r3, #20
 8002d90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f7fe ffda 	bl	8001d54 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b3d      	ldr	r3, [pc, #244]	@ (8002e9c <HAL_ADC_ConfigChannel+0x7d8>)
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d06c      	beq.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dac:	483c      	ldr	r0, [pc, #240]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002dae:	f7fe ff09 	bl	8001bc4 <LL_ADC_GetCommonPathInternalCh>
 8002db2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a3a      	ldr	r2, [pc, #232]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x7e0>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d127      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002dc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d121      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a35      	ldr	r2, [pc, #212]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d157      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dde:	4619      	mov	r1, r3
 8002de0:	482f      	ldr	r0, [pc, #188]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002de2:	f7fe fedc 	bl	8001b9e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002de6:	4b31      	ldr	r3, [pc, #196]	@ (8002eac <HAL_ADC_ConfigChannel+0x7e8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	099b      	lsrs	r3, r3, #6
 8002dec:	4a30      	ldr	r2, [pc, #192]	@ (8002eb0 <HAL_ADC_ConfigChannel+0x7ec>)
 8002dee:	fba2 2303 	umull	r2, r3, r2, r3
 8002df2:	099b      	lsrs	r3, r3, #6
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	4613      	mov	r3, r2
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e00:	e002      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	3b01      	subs	r3, #1
 8002e06:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f9      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e0e:	e03a      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a27      	ldr	r2, [pc, #156]	@ (8002eb4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d113      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10d      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d12a      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4819      	ldr	r0, [pc, #100]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002e3c:	f7fe feaf 	bl	8001b9e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e40:	e021      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d11c      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d116      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d111      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	480c      	ldr	r0, [pc, #48]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002e6e:	f7fe fe96 	bl	8001b9e <LL_ADC_SetCommonPathInternalCh>
 8002e72:	e008      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	f043 0220 	orr.w	r2, r3, #32
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002e8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	37d8      	adds	r7, #216	@ 0xd8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	80080000 	.word	0x80080000
 8002ea0:	50040300 	.word	0x50040300
 8002ea4:	c7520000 	.word	0xc7520000
 8002ea8:	50040000 	.word	0x50040000
 8002eac:	20000004 	.word	0x20000004
 8002eb0:	053e2d63 	.word	0x053e2d63
 8002eb4:	cb840000 	.word	0xcb840000
 8002eb8:	80000001 	.word	0x80000001

08002ebc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff f807 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d169      	bne.n	8002fac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	4b36      	ldr	r3, [pc, #216]	@ (8002fb8 <ADC_Enable+0xfc>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00d      	beq.n	8002f02 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	f043 0210 	orr.w	r2, r3, #16
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e055      	b.n	8002fae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe ffc2 	bl	8001e90 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f0c:	482b      	ldr	r0, [pc, #172]	@ (8002fbc <ADC_Enable+0x100>)
 8002f0e:	f7fe fe59 	bl	8001bc4 <LL_ADC_GetCommonPathInternalCh>
 8002f12:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002f14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d013      	beq.n	8002f44 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f1c:	4b28      	ldr	r3, [pc, #160]	@ (8002fc0 <ADC_Enable+0x104>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	099b      	lsrs	r3, r3, #6
 8002f22:	4a28      	ldr	r2, [pc, #160]	@ (8002fc4 <ADC_Enable+0x108>)
 8002f24:	fba2 2303 	umull	r2, r3, r2, r3
 8002f28:	099b      	lsrs	r3, r3, #6
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f36:	e002      	b.n	8002f3e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1f9      	bne.n	8002f38 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002f44:	f7fe fde8 	bl	8001b18 <HAL_GetTick>
 8002f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f4a:	e028      	b.n	8002f9e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe ffc5 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d104      	bne.n	8002f66 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe ff95 	bl	8001e90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f66:	f7fe fdd7 	bl	8001b18 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d914      	bls.n	8002f9e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d00d      	beq.n	8002f9e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f86:	f043 0210 	orr.w	r2, r3, #16
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f92:	f043 0201 	orr.w	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e007      	b.n	8002fae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d1cf      	bne.n	8002f4c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	8000003f 	.word	0x8000003f
 8002fbc:	50040300 	.word	0x50040300
 8002fc0:	20000004 	.word	0x20000004
 8002fc4:	053e2d63 	.word	0x053e2d63

08002fc8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fe ff96 	bl	8001f06 <LL_ADC_IsDisableOngoing>
 8002fda:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fe ff7d 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d047      	beq.n	800307c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d144      	bne.n	800307c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 030d 	and.w	r3, r3, #13
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d10c      	bne.n	800301a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7fe ff57 	bl	8001eb8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2203      	movs	r2, #3
 8003010:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003012:	f7fe fd81 	bl	8001b18 <HAL_GetTick>
 8003016:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003018:	e029      	b.n	800306e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301e:	f043 0210 	orr.w	r2, r3, #16
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302a:	f043 0201 	orr.w	r2, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e023      	b.n	800307e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003036:	f7fe fd6f 	bl	8001b18 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d914      	bls.n	800306e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00d      	beq.n	800306e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003056:	f043 0210 	orr.w	r2, r3, #16
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003062:	f043 0201 	orr.w	r2, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e007      	b.n	800307e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1dc      	bne.n	8003036 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003092:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003098:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800309c:	2b00      	cmp	r3, #0
 800309e:	d14b      	bne.n	8003138 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d021      	beq.n	80030fe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fe fdf6 	bl	8001cb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d032      	beq.n	8003130 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d12b      	bne.n	8003130 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d11f      	bne.n	8003130 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f4:	f043 0201 	orr.w	r2, r3, #1
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80030fc:	e018      	b.n	8003130 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d111      	bne.n	8003130 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003110:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003128:	f043 0201 	orr.w	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f7fd ff77 	bl	8001024 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003136:	e00e      	b.n	8003156 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f7ff fab3 	bl	80026b0 <HAL_ADC_ErrorCallback>
}
 800314a:	e004      	b.n	8003156 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	4798      	blx	r3
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b084      	sub	sp, #16
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f7fe f82d 	bl	80011cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003186:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	f043 0204 	orr.w	r2, r3, #4
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f7ff fa85 	bl	80026b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <LL_ADC_StartCalibration>:
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80031c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	609a      	str	r2, [r3, #8]
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_ADC_IsCalibrationOnGoing>:
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80031f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031f4:	d101      	bne.n	80031fa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003212:	2300      	movs	r3, #0
 8003214:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_ADCEx_Calibration_Start+0x1c>
 8003220:	2302      	movs	r3, #2
 8003222:	e04d      	b.n	80032c0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f7ff fecb 	bl	8002fc8 <ADC_Disable>
 8003232:	4603      	mov	r3, r0
 8003234:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d136      	bne.n	80032aa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003240:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003244:	f023 0302 	bic.w	r3, r3, #2
 8003248:	f043 0202 	orr.w	r2, r3, #2
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6839      	ldr	r1, [r7, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff ffa9 	bl	80031ae <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800325c:	e014      	b.n	8003288 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	3301      	adds	r3, #1
 8003262:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800326a:	d30d      	bcc.n	8003288 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003270:	f023 0312 	bic.w	r3, r3, #18
 8003274:	f043 0210 	orr.w	r2, r3, #16
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e01b      	b.n	80032c0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff ffa7 	bl	80031e0 <LL_ADC_IsCalibrationOnGoing>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1e2      	bne.n	800325e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	f023 0303 	bic.w	r3, r3, #3
 80032a0:	f043 0201 	orr.w	r2, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80032a8:	e005      	b.n	80032b6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ae:	f043 0210 	orr.w	r2, r3, #16
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800333c:	4b0c      	ldr	r3, [pc, #48]	@ (8003370 <__NVIC_SetPriorityGrouping+0x44>)
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003348:	4013      	ands	r3, r2
 800334a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800335c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800335e:	4a04      	ldr	r2, [pc, #16]	@ (8003370 <__NVIC_SetPriorityGrouping+0x44>)
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	60d3      	str	r3, [r2, #12]
}
 8003364:	bf00      	nop
 8003366:	3714      	adds	r7, #20
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	e000ed00 	.word	0xe000ed00

08003374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003378:	4b04      	ldr	r3, [pc, #16]	@ (800338c <__NVIC_GetPriorityGrouping+0x18>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	0a1b      	lsrs	r3, r3, #8
 800337e:	f003 0307 	and.w	r3, r3, #7
}
 8003382:	4618      	mov	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	e000ed00 	.word	0xe000ed00

08003390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	db0b      	blt.n	80033ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	f003 021f 	and.w	r2, r3, #31
 80033a8:	4907      	ldr	r1, [pc, #28]	@ (80033c8 <__NVIC_EnableIRQ+0x38>)
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	095b      	lsrs	r3, r3, #5
 80033b0:	2001      	movs	r0, #1
 80033b2:	fa00 f202 	lsl.w	r2, r0, r2
 80033b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	e000e100 	.word	0xe000e100

080033cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	6039      	str	r1, [r7, #0]
 80033d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	db0a      	blt.n	80033f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	490c      	ldr	r1, [pc, #48]	@ (8003418 <__NVIC_SetPriority+0x4c>)
 80033e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ea:	0112      	lsls	r2, r2, #4
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	440b      	add	r3, r1
 80033f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033f4:	e00a      	b.n	800340c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	4908      	ldr	r1, [pc, #32]	@ (800341c <__NVIC_SetPriority+0x50>)
 80033fc:	79fb      	ldrb	r3, [r7, #7]
 80033fe:	f003 030f 	and.w	r3, r3, #15
 8003402:	3b04      	subs	r3, #4
 8003404:	0112      	lsls	r2, r2, #4
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	440b      	add	r3, r1
 800340a:	761a      	strb	r2, [r3, #24]
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	e000e100 	.word	0xe000e100
 800341c:	e000ed00 	.word	0xe000ed00

08003420 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003420:	b480      	push	{r7}
 8003422:	b089      	sub	sp, #36	@ 0x24
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	f1c3 0307 	rsb	r3, r3, #7
 800343a:	2b04      	cmp	r3, #4
 800343c:	bf28      	it	cs
 800343e:	2304      	movcs	r3, #4
 8003440:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	3304      	adds	r3, #4
 8003446:	2b06      	cmp	r3, #6
 8003448:	d902      	bls.n	8003450 <NVIC_EncodePriority+0x30>
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	3b03      	subs	r3, #3
 800344e:	e000      	b.n	8003452 <NVIC_EncodePriority+0x32>
 8003450:	2300      	movs	r3, #0
 8003452:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003454:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43da      	mvns	r2, r3
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	401a      	ands	r2, r3
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003468:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	fa01 f303 	lsl.w	r3, r1, r3
 8003472:	43d9      	mvns	r1, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003478:	4313      	orrs	r3, r2
         );
}
 800347a:	4618      	mov	r0, r3
 800347c:	3724      	adds	r7, #36	@ 0x24
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
	...

08003488 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3b01      	subs	r3, #1
 8003494:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003498:	d301      	bcc.n	800349e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800349a:	2301      	movs	r3, #1
 800349c:	e00f      	b.n	80034be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800349e:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <SysTick_Config+0x40>)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034a6:	210f      	movs	r1, #15
 80034a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034ac:	f7ff ff8e 	bl	80033cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034b0:	4b05      	ldr	r3, [pc, #20]	@ (80034c8 <SysTick_Config+0x40>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034b6:	4b04      	ldr	r3, [pc, #16]	@ (80034c8 <SysTick_Config+0x40>)
 80034b8:	2207      	movs	r2, #7
 80034ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	e000e010 	.word	0xe000e010

080034cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7ff ff29 	bl	800332c <__NVIC_SetPriorityGrouping>
}
 80034da:	bf00      	nop
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b086      	sub	sp, #24
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	4603      	mov	r3, r0
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
 80034ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034f4:	f7ff ff3e 	bl	8003374 <__NVIC_GetPriorityGrouping>
 80034f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	68b9      	ldr	r1, [r7, #8]
 80034fe:	6978      	ldr	r0, [r7, #20]
 8003500:	f7ff ff8e 	bl	8003420 <NVIC_EncodePriority>
 8003504:	4602      	mov	r2, r0
 8003506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800350a:	4611      	mov	r1, r2
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff ff5d 	bl	80033cc <__NVIC_SetPriority>
}
 8003512:	bf00      	nop
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b082      	sub	sp, #8
 800351e:	af00      	add	r7, sp, #0
 8003520:	4603      	mov	r3, r0
 8003522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff ff31 	bl	8003390 <__NVIC_EnableIRQ>
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b082      	sub	sp, #8
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff ffa2 	bl	8003488 <SysTick_Config>
 8003544:	4603      	mov	r3, r0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
	...

08003550 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e08d      	b.n	800367e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	4b47      	ldr	r3, [pc, #284]	@ (8003688 <HAL_DMA_Init+0x138>)
 800356a:	429a      	cmp	r2, r3
 800356c:	d80f      	bhi.n	800358e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	461a      	mov	r2, r3
 8003574:	4b45      	ldr	r3, [pc, #276]	@ (800368c <HAL_DMA_Init+0x13c>)
 8003576:	4413      	add	r3, r2
 8003578:	4a45      	ldr	r2, [pc, #276]	@ (8003690 <HAL_DMA_Init+0x140>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	091b      	lsrs	r3, r3, #4
 8003580:	009a      	lsls	r2, r3, #2
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a42      	ldr	r2, [pc, #264]	@ (8003694 <HAL_DMA_Init+0x144>)
 800358a:	641a      	str	r2, [r3, #64]	@ 0x40
 800358c:	e00e      	b.n	80035ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	461a      	mov	r2, r3
 8003594:	4b40      	ldr	r3, [pc, #256]	@ (8003698 <HAL_DMA_Init+0x148>)
 8003596:	4413      	add	r3, r2
 8003598:	4a3d      	ldr	r2, [pc, #244]	@ (8003690 <HAL_DMA_Init+0x140>)
 800359a:	fba2 2303 	umull	r2, r3, r2, r3
 800359e:	091b      	lsrs	r3, r3, #4
 80035a0:	009a      	lsls	r2, r3, #2
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a3c      	ldr	r2, [pc, #240]	@ (800369c <HAL_DMA_Init+0x14c>)
 80035aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80035c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80035d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 faba 	bl	8003b78 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800360c:	d102      	bne.n	8003614 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003628:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d010      	beq.n	8003654 <HAL_DMA_Init+0x104>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	2b04      	cmp	r3, #4
 8003638:	d80c      	bhi.n	8003654 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fada 	bl	8003bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003650:	605a      	str	r2, [r3, #4]
 8003652:	e008      	b.n	8003666 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	40020407 	.word	0x40020407
 800368c:	bffdfff8 	.word	0xbffdfff8
 8003690:	cccccccd 	.word	0xcccccccd
 8003694:	40020000 	.word	0x40020000
 8003698:	bffdfbf8 	.word	0xbffdfbf8
 800369c:	40020400 	.word	0x40020400

080036a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_DMA_Start_IT+0x20>
 80036bc:	2302      	movs	r3, #2
 80036be:	e066      	b.n	800378e <HAL_DMA_Start_IT+0xee>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d155      	bne.n	8003780 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f9ff 	bl	8003afc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	2b00      	cmp	r3, #0
 8003704:	d008      	beq.n	8003718 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 020e 	orr.w	r2, r2, #14
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	e00f      	b.n	8003738 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0204 	bic.w	r2, r2, #4
 8003726:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 020a 	orr.w	r2, r2, #10
 8003736:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d007      	beq.n	8003756 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003750:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003754:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003768:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800376c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	e005      	b.n	800378c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003788:	2302      	movs	r3, #2
 800378a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800378c:	7dfb      	ldrb	r3, [r7, #23]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003796:	b480      	push	{r7}
 8003798:	b085      	sub	sp, #20
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d008      	beq.n	80037c0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2204      	movs	r2, #4
 80037b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e040      	b.n	8003842 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 020e 	bic.w	r2, r2, #14
 80037ce:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037de:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f4:	f003 021c 	and.w	r2, r3, #28
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	2101      	movs	r1, #1
 80037fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003802:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800380c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00c      	beq.n	8003830 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003820:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003824:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800382e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b084      	sub	sp, #16
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d005      	beq.n	8003872 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2204      	movs	r2, #4
 800386a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	73fb      	strb	r3, [r7, #15]
 8003870:	e047      	b.n	8003902 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 020e 	bic.w	r2, r2, #14
 8003880:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800389c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a6:	f003 021c 	and.w	r2, r3, #28
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	2101      	movs	r1, #1
 80038b0:	fa01 f202 	lsl.w	r2, r1, r2
 80038b4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038be:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00c      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038e0:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	4798      	blx	r3
    }
  }
  return status;
 8003902:	7bfb      	ldrb	r3, [r7, #15]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003928:	f003 031c 	and.w	r3, r3, #28
 800392c:	2204      	movs	r2, #4
 800392e:	409a      	lsls	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4013      	ands	r3, r2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d026      	beq.n	8003986 <HAL_DMA_IRQHandler+0x7a>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	2b00      	cmp	r3, #0
 8003940:	d021      	beq.n	8003986 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0320 	and.w	r3, r3, #32
 800394c:	2b00      	cmp	r3, #0
 800394e:	d107      	bne.n	8003960 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0204 	bic.w	r2, r2, #4
 800395e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003964:	f003 021c 	and.w	r2, r3, #28
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	2104      	movs	r1, #4
 800396e:	fa01 f202 	lsl.w	r2, r1, r2
 8003972:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003978:	2b00      	cmp	r3, #0
 800397a:	d071      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003984:	e06c      	b.n	8003a60 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	f003 031c 	and.w	r3, r3, #28
 800398e:	2202      	movs	r2, #2
 8003990:	409a      	lsls	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4013      	ands	r3, r2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d02e      	beq.n	80039f8 <HAL_DMA_IRQHandler+0xec>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d029      	beq.n	80039f8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10b      	bne.n	80039ca <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 020a 	bic.w	r2, r2, #10
 80039c0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ce:	f003 021c 	and.w	r2, r3, #28
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	2102      	movs	r1, #2
 80039d8:	fa01 f202 	lsl.w	r2, r1, r2
 80039dc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d038      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80039f6:	e033      	b.n	8003a60 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fc:	f003 031c 	and.w	r3, r3, #28
 8003a00:	2208      	movs	r2, #8
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d02a      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x156>
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d025      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 020e 	bic.w	r2, r2, #14
 8003a24:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2a:	f003 021c 	and.w	r2, r3, #28
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	2101      	movs	r1, #1
 8003a34:	fa01 f202 	lsl.w	r2, r1, r2
 8003a38:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d004      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
}
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b087      	sub	sp, #28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	460b      	mov	r3, r1
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_DMA_RegisterCallback+0x20>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e031      	b.n	8003af0 <HAL_DMA_RegisterCallback+0x84>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d120      	bne.n	8003ae2 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8003aa0:	7afb      	ldrb	r3, [r7, #11]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d81a      	bhi.n	8003adc <HAL_DMA_RegisterCallback+0x70>
 8003aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8003aac <HAL_DMA_RegisterCallback+0x40>)
 8003aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aac:	08003abd 	.word	0x08003abd
 8003ab0:	08003ac5 	.word	0x08003ac5
 8003ab4:	08003acd 	.word	0x08003acd
 8003ab8:	08003ad5 	.word	0x08003ad5
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003ac2:	e010      	b.n	8003ae6 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8003aca:	e00c      	b.n	8003ae6 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8003ad2:	e008      	b.n	8003ae6 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003ada:	e004      	b.n	8003ae6 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	75fb      	strb	r3, [r7, #23]
        break;
 8003ae0:	e001      	b.n	8003ae6 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b12:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d004      	beq.n	8003b26 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b24:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	f003 021c 	and.w	r2, r3, #28
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	2101      	movs	r1, #1
 8003b34:	fa01 f202 	lsl.w	r2, r1, r2
 8003b38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d108      	bne.n	8003b5c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b5a:	e007      	b.n	8003b6c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	60da      	str	r2, [r3, #12]
}
 8003b6c:	bf00      	nop
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	461a      	mov	r2, r3
 8003b86:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d80a      	bhi.n	8003ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b90:	089b      	lsrs	r3, r3, #2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b98:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ba0:	e007      	b.n	8003bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	089b      	lsrs	r3, r3, #2
 8003ba8:	009a      	lsls	r2, r3, #2
 8003baa:	4b0f      	ldr	r3, [pc, #60]	@ (8003be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003bac:	4413      	add	r3, r2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	3b08      	subs	r3, #8
 8003bba:	4a0c      	ldr	r2, [pc, #48]	@ (8003bec <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc0:	091b      	lsrs	r3, r3, #4
 8003bc2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003bc8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	40020407 	.word	0x40020407
 8003be8:	4002081c 	.word	0x4002081c
 8003bec:	cccccccd 	.word	0xcccccccd
 8003bf0:	40020880 	.word	0x40020880

08003bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4b0b      	ldr	r3, [pc, #44]	@ (8003c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a08      	ldr	r2, [pc, #32]	@ (8003c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c16:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	f003 0303 	and.w	r3, r3, #3
 8003c20:	2201      	movs	r2, #1
 8003c22:	409a      	lsls	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	1000823f 	.word	0x1000823f
 8003c38:	40020940 	.word	0x40020940

08003c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c4a:	e166      	b.n	8003f1a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	2101      	movs	r1, #1
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	fa01 f303 	lsl.w	r3, r1, r3
 8003c58:	4013      	ands	r3, r2
 8003c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 8158 	beq.w	8003f14 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f003 0303 	and.w	r3, r3, #3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d005      	beq.n	8003c7c <HAL_GPIO_Init+0x40>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 0303 	and.w	r3, r3, #3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d130      	bne.n	8003cde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	2203      	movs	r2, #3
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	4013      	ands	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	68da      	ldr	r2, [r3, #12]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 0201 	and.w	r2, r3, #1
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	d017      	beq.n	8003d1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f003 0303 	and.w	r3, r3, #3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d123      	bne.n	8003d6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	08da      	lsrs	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	3208      	adds	r2, #8
 8003d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	220f      	movs	r2, #15
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	43db      	mvns	r3, r3
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	4013      	ands	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f003 0307 	and.w	r3, r3, #7
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	08da      	lsrs	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3208      	adds	r2, #8
 8003d68:	6939      	ldr	r1, [r7, #16]
 8003d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	2203      	movs	r2, #3
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4013      	ands	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f003 0203 	and.w	r2, r3, #3
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 80b2 	beq.w	8003f14 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003db0:	4b61      	ldr	r3, [pc, #388]	@ (8003f38 <HAL_GPIO_Init+0x2fc>)
 8003db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db4:	4a60      	ldr	r2, [pc, #384]	@ (8003f38 <HAL_GPIO_Init+0x2fc>)
 8003db6:	f043 0301 	orr.w	r3, r3, #1
 8003dba:	6613      	str	r3, [r2, #96]	@ 0x60
 8003dbc:	4b5e      	ldr	r3, [pc, #376]	@ (8003f38 <HAL_GPIO_Init+0x2fc>)
 8003dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dc8:	4a5c      	ldr	r2, [pc, #368]	@ (8003f3c <HAL_GPIO_Init+0x300>)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	089b      	lsrs	r3, r3, #2
 8003dce:	3302      	adds	r3, #2
 8003dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f003 0303 	and.w	r3, r3, #3
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	220f      	movs	r2, #15
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4013      	ands	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003df2:	d02b      	beq.n	8003e4c <HAL_GPIO_Init+0x210>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a52      	ldr	r2, [pc, #328]	@ (8003f40 <HAL_GPIO_Init+0x304>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d025      	beq.n	8003e48 <HAL_GPIO_Init+0x20c>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a51      	ldr	r2, [pc, #324]	@ (8003f44 <HAL_GPIO_Init+0x308>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d01f      	beq.n	8003e44 <HAL_GPIO_Init+0x208>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a50      	ldr	r2, [pc, #320]	@ (8003f48 <HAL_GPIO_Init+0x30c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d019      	beq.n	8003e40 <HAL_GPIO_Init+0x204>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a4f      	ldr	r2, [pc, #316]	@ (8003f4c <HAL_GPIO_Init+0x310>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d013      	beq.n	8003e3c <HAL_GPIO_Init+0x200>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a4e      	ldr	r2, [pc, #312]	@ (8003f50 <HAL_GPIO_Init+0x314>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00d      	beq.n	8003e38 <HAL_GPIO_Init+0x1fc>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a4d      	ldr	r2, [pc, #308]	@ (8003f54 <HAL_GPIO_Init+0x318>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d007      	beq.n	8003e34 <HAL_GPIO_Init+0x1f8>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a4c      	ldr	r2, [pc, #304]	@ (8003f58 <HAL_GPIO_Init+0x31c>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d101      	bne.n	8003e30 <HAL_GPIO_Init+0x1f4>
 8003e2c:	2307      	movs	r3, #7
 8003e2e:	e00e      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e30:	2308      	movs	r3, #8
 8003e32:	e00c      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e34:	2306      	movs	r3, #6
 8003e36:	e00a      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e38:	2305      	movs	r3, #5
 8003e3a:	e008      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	e006      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e40:	2303      	movs	r3, #3
 8003e42:	e004      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e44:	2302      	movs	r3, #2
 8003e46:	e002      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <HAL_GPIO_Init+0x212>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	f002 0203 	and.w	r2, r2, #3
 8003e54:	0092      	lsls	r2, r2, #2
 8003e56:	4093      	lsls	r3, r2
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e5e:	4937      	ldr	r1, [pc, #220]	@ (8003f3c <HAL_GPIO_Init+0x300>)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	089b      	lsrs	r3, r3, #2
 8003e64:	3302      	adds	r3, #2
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	43db      	mvns	r3, r3
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e90:	4a32      	ldr	r2, [pc, #200]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e96:	4b31      	ldr	r3, [pc, #196]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003eba:	4a28      	ldr	r2, [pc, #160]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003ec0:	4b26      	ldr	r3, [pc, #152]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003eea:	4b1c      	ldr	r3, [pc, #112]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f0e:	4a13      	ldr	r2, [pc, #76]	@ (8003f5c <HAL_GPIO_Init+0x320>)
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	3301      	adds	r3, #1
 8003f18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	fa22 f303 	lsr.w	r3, r2, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f47f ae91 	bne.w	8003c4c <HAL_GPIO_Init+0x10>
  }
}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	371c      	adds	r7, #28
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	40010000 	.word	0x40010000
 8003f40:	48000400 	.word	0x48000400
 8003f44:	48000800 	.word	0x48000800
 8003f48:	48000c00 	.word	0x48000c00
 8003f4c:	48001000 	.word	0x48001000
 8003f50:	48001400 	.word	0x48001400
 8003f54:	48001800 	.word	0x48001800
 8003f58:	48001c00 	.word	0x48001c00
 8003f5c:	40010400 	.word	0x40010400

08003f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	807b      	strh	r3, [r7, #2]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f70:	787b      	ldrb	r3, [r7, #1]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f76:	887a      	ldrh	r2, [r7, #2]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f7c:	e002      	b.n	8003f84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f7e:	887a      	ldrh	r2, [r7, #2]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fa2:	887a      	ldrh	r2, [r7, #2]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	041a      	lsls	r2, r3, #16
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	43d9      	mvns	r1, r3
 8003fae:	887b      	ldrh	r3, [r7, #2]
 8003fb0:	400b      	ands	r3, r1
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	619a      	str	r2, [r3, #24]
}
 8003fb8:	bf00      	nop
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fce:	4b08      	ldr	r3, [pc, #32]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d006      	beq.n	8003fe8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fda:	4a05      	ldr	r2, [pc, #20]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fdc:	88fb      	ldrh	r3, [r7, #6]
 8003fde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fe0:	88fb      	ldrh	r3, [r7, #6]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc fcb2 	bl	800094c <HAL_GPIO_EXTI_Callback>
  }
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40010400 	.word	0x40010400

08003ff4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ff6:	b08f      	sub	sp, #60	@ 0x3c
 8003ff8:	af0a      	add	r7, sp, #40	@ 0x28
 8003ffa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e116      	b.n	8004234 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d106      	bne.n	8004026 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f009 f8ff 	bl	800d224 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2203      	movs	r2, #3
 800402a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004036:	2b00      	cmp	r3, #0
 8004038:	d102      	bne.n	8004040 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4618      	mov	r0, r3
 8004046:	f005 fd56 	bl	8009af6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	687e      	ldr	r6, [r7, #4]
 8004052:	466d      	mov	r5, sp
 8004054:	f106 0410 	add.w	r4, r6, #16
 8004058:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800405a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800405c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800405e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004060:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004064:	e885 0003 	stmia.w	r5, {r0, r1}
 8004068:	1d33      	adds	r3, r6, #4
 800406a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800406c:	6838      	ldr	r0, [r7, #0]
 800406e:	f005 fc69 	bl	8009944 <USB_CoreInit>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d005      	beq.n	8004084 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0d7      	b.n	8004234 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2100      	movs	r1, #0
 800408a:	4618      	mov	r0, r3
 800408c:	f005 fd44 	bl	8009b18 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]
 8004094:	e04a      	b.n	800412c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	4613      	mov	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	4413      	add	r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	333d      	adds	r3, #61	@ 0x3d
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040aa:	7bfa      	ldrb	r2, [r7, #15]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	333c      	adds	r3, #60	@ 0x3c
 80040ba:	7bfa      	ldrb	r2, [r7, #15]
 80040bc:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040be:	7bfa      	ldrb	r2, [r7, #15]
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	b298      	uxth	r0, r3
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	4413      	add	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	3356      	adds	r3, #86	@ 0x56
 80040d2:	4602      	mov	r2, r0
 80040d4:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	3340      	adds	r3, #64	@ 0x40
 80040e6:	2200      	movs	r2, #0
 80040e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80040ea:	7bfa      	ldrb	r2, [r7, #15]
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4413      	add	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	440b      	add	r3, r1
 80040f8:	3344      	adds	r3, #68	@ 0x44
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040fe:	7bfa      	ldrb	r2, [r7, #15]
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	3348      	adds	r3, #72	@ 0x48
 800410e:	2200      	movs	r2, #0
 8004110:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004112:	7bfa      	ldrb	r2, [r7, #15]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	334c      	adds	r3, #76	@ 0x4c
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004126:	7bfb      	ldrb	r3, [r7, #15]
 8004128:	3301      	adds	r3, #1
 800412a:	73fb      	strb	r3, [r7, #15]
 800412c:	7bfa      	ldrb	r2, [r7, #15]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	429a      	cmp	r2, r3
 8004134:	d3af      	bcc.n	8004096 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004136:	2300      	movs	r3, #0
 8004138:	73fb      	strb	r3, [r7, #15]
 800413a:	e044      	b.n	80041c6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800414e:	2200      	movs	r2, #0
 8004150:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004152:	7bfa      	ldrb	r2, [r7, #15]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004168:	7bfa      	ldrb	r2, [r7, #15]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800417a:	2200      	movs	r2, #0
 800417c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800417e:	7bfa      	ldrb	r2, [r7, #15]
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	4613      	mov	r3, r2
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004194:	7bfa      	ldrb	r2, [r7, #15]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80041a6:	2200      	movs	r2, #0
 80041a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041aa:	7bfa      	ldrb	r2, [r7, #15]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	4413      	add	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	3301      	adds	r3, #1
 80041c4:	73fb      	strb	r3, [r7, #15]
 80041c6:	7bfa      	ldrb	r2, [r7, #15]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d3b5      	bcc.n	800413c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	603b      	str	r3, [r7, #0]
 80041d6:	687e      	ldr	r6, [r7, #4]
 80041d8:	466d      	mov	r5, sp
 80041da:	f106 0410 	add.w	r4, r6, #16
 80041de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80041ee:	1d33      	adds	r3, r6, #4
 80041f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041f2:	6838      	ldr	r0, [r7, #0]
 80041f4:	f005 fcdc 	bl	8009bb0 <USB_DevInit>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2202      	movs	r2, #2
 8004202:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e014      	b.n	8004234 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421e:	2b01      	cmp	r3, #1
 8004220:	d102      	bne.n	8004228 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f001 f86a 	bl	80052fc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f006 fc8a 	bl	800ab46 <USB_DevDisconnect>

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800423c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_PCD_Start+0x1c>
 8004254:	2302      	movs	r3, #2
 8004256:	e01c      	b.n	8004292 <HAL_PCD_Start+0x56>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004264:	2b01      	cmp	r3, #1
 8004266:	d105      	bne.n	8004274 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4618      	mov	r0, r3
 800427a:	f005 fc2b 	bl	8009ad4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f006 fc3e 	bl	800ab04 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800429a:	b590      	push	{r4, r7, lr}
 800429c:	b08d      	sub	sp, #52	@ 0x34
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f006 fcfc 	bl	800acae <USB_GetMode>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f040 847e 	bne.w	8004bba <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f006 fc60 	bl	800ab88 <USB_ReadInterrupts>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 8474 	beq.w	8004bb8 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	0a1b      	lsrs	r3, r3, #8
 80042da:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f006 fc4d 	bl	800ab88 <USB_ReadInterrupts>
 80042ee:	4603      	mov	r3, r0
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d107      	bne.n	8004308 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695a      	ldr	r2, [r3, #20]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f002 0202 	and.w	r2, r2, #2
 8004306:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f006 fc3b 	bl	800ab88 <USB_ReadInterrupts>
 8004312:	4603      	mov	r3, r0
 8004314:	f003 0310 	and.w	r3, r3, #16
 8004318:	2b10      	cmp	r3, #16
 800431a:	d161      	bne.n	80043e0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699a      	ldr	r2, [r3, #24]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0210 	bic.w	r2, r2, #16
 800432a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800432c:	6a3b      	ldr	r3, [r7, #32]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	f003 020f 	and.w	r2, r3, #15
 8004338:	4613      	mov	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	4413      	add	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	4413      	add	r3, r2
 8004348:	3304      	adds	r3, #4
 800434a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	0c5b      	lsrs	r3, r3, #17
 8004350:	f003 030f 	and.w	r3, r3, #15
 8004354:	2b02      	cmp	r3, #2
 8004356:	d124      	bne.n	80043a2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800435e:	4013      	ands	r3, r2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d035      	beq.n	80043d0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	091b      	lsrs	r3, r3, #4
 800436c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800436e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004372:	b29b      	uxth	r3, r3
 8004374:	461a      	mov	r2, r3
 8004376:	6a38      	ldr	r0, [r7, #32]
 8004378:	f006 fa72 	bl	800a860 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004388:	441a      	add	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800439a:	441a      	add	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	615a      	str	r2, [r3, #20]
 80043a0:	e016      	b.n	80043d0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	0c5b      	lsrs	r3, r3, #17
 80043a6:	f003 030f 	and.w	r3, r3, #15
 80043aa:	2b06      	cmp	r3, #6
 80043ac:	d110      	bne.n	80043d0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80043b4:	2208      	movs	r2, #8
 80043b6:	4619      	mov	r1, r3
 80043b8:	6a38      	ldr	r0, [r7, #32]
 80043ba:	f006 fa51 	bl	800a860 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	695a      	ldr	r2, [r3, #20]
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043ca:	441a      	add	r2, r3
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0210 	orr.w	r2, r2, #16
 80043de:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f006 fbcf 	bl	800ab88 <USB_ReadInterrupts>
 80043ea:	4603      	mov	r3, r0
 80043ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043f4:	f040 80a7 	bne.w	8004546 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4618      	mov	r0, r3
 8004402:	f006 fbd4 	bl	800abae <USB_ReadDevAllOutEpInterrupt>
 8004406:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004408:	e099      	b.n	800453e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800440a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 808e 	beq.w	8004532 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	4611      	mov	r1, r2
 8004420:	4618      	mov	r0, r3
 8004422:	f006 fbf8 	bl	800ac16 <USB_ReadDevOutEPInterrupt>
 8004426:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00c      	beq.n	800444c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443e:	461a      	mov	r2, r3
 8004440:	2301      	movs	r3, #1
 8004442:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004444:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 fe7e 	bl	8005148 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00c      	beq.n	8004470 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	015a      	lsls	r2, r3, #5
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	4413      	add	r3, r2
 800445e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004462:	461a      	mov	r2, r3
 8004464:	2308      	movs	r3, #8
 8004466:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004468:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 feba 	bl	80051e4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	f003 0310 	and.w	r3, r3, #16
 8004476:	2b00      	cmp	r3, #0
 8004478:	d008      	beq.n	800448c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	015a      	lsls	r2, r3, #5
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	4413      	add	r3, r2
 8004482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004486:	461a      	mov	r2, r3
 8004488:	2310      	movs	r3, #16
 800448a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d030      	beq.n	80044f8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449e:	2b80      	cmp	r3, #128	@ 0x80
 80044a0:	d109      	bne.n	80044b6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044b4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80044b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	4413      	add	r3, r2
 80044c8:	3304      	adds	r3, #4
 80044ca:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	78db      	ldrb	r3, [r3, #3]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d108      	bne.n	80044e6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2200      	movs	r2, #0
 80044d8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	4619      	mov	r1, r3
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f008 fff5 	bl	800d4d0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	015a      	lsls	r2, r3, #5
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	4413      	add	r3, r2
 80044ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f2:	461a      	mov	r2, r3
 80044f4:	2302      	movs	r3, #2
 80044f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f003 0320 	and.w	r3, r3, #32
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	4413      	add	r3, r2
 800450a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800450e:	461a      	mov	r2, r3
 8004510:	2320      	movs	r3, #32
 8004512:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	015a      	lsls	r2, r3, #5
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	4413      	add	r3, r2
 8004526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800452a:	461a      	mov	r2, r3
 800452c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004530:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	3301      	adds	r3, #1
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453a:	085b      	lsrs	r3, r3, #1
 800453c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	2b00      	cmp	r3, #0
 8004542:	f47f af62 	bne.w	800440a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f006 fb1c 	bl	800ab88 <USB_ReadInterrupts>
 8004550:	4603      	mov	r3, r0
 8004552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004556:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800455a:	f040 80a4 	bne.w	80046a6 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f006 fb3d 	bl	800abe2 <USB_ReadDevAllInEpInterrupt>
 8004568:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800456e:	e096      	b.n	800469e <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	f000 808b 	beq.w	8004692 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	4611      	mov	r1, r2
 8004586:	4618      	mov	r0, r3
 8004588:	f006 fb63 	bl	800ac52 <USB_ReadDevInEPInterrupt>
 800458c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d020      	beq.n	80045da <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	2201      	movs	r2, #1
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	43db      	mvns	r3, r3
 80045b2:	69f9      	ldr	r1, [r7, #28]
 80045b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045b8:	4013      	ands	r3, r2
 80045ba:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80045bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c8:	461a      	mov	r2, r3
 80045ca:	2301      	movs	r3, #1
 80045cc:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80045ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f008 fee6 	bl	800d3a6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f003 0308 	and.w	r3, r3, #8
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80045e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f0:	461a      	mov	r2, r3
 80045f2:	2308      	movs	r3, #8
 80045f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f003 0310 	and.w	r3, r3, #16
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d008      	beq.n	8004612 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800460c:	461a      	mov	r2, r3
 800460e:	2310      	movs	r3, #16
 8004610:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800461c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461e:	015a      	lsls	r2, r3, #5
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	4413      	add	r3, r2
 8004624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004628:	461a      	mov	r2, r3
 800462a:	2340      	movs	r3, #64	@ 0x40
 800462c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d023      	beq.n	8004680 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004638:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800463a:	6a38      	ldr	r0, [r7, #32]
 800463c:	f005 fbfa 	bl	8009e34 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004642:	4613      	mov	r3, r2
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	4413      	add	r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	3338      	adds	r3, #56	@ 0x38
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	4413      	add	r3, r2
 8004650:	3304      	adds	r3, #4
 8004652:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	78db      	ldrb	r3, [r3, #3]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d108      	bne.n	800466e <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	2200      	movs	r2, #0
 8004660:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	b2db      	uxtb	r3, r3
 8004666:	4619      	mov	r1, r3
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f008 ff43 	bl	800d4f4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	015a      	lsls	r2, r3, #5
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	4413      	add	r3, r2
 8004676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800467a:	461a      	mov	r2, r3
 800467c:	2302      	movs	r3, #2
 800467e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800468a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fcd2 	bl	8005036 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004694:	3301      	adds	r3, #1
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469a:	085b      	lsrs	r3, r3, #1
 800469c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800469e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f47f af65 	bne.w	8004570 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f006 fa6c 	bl	800ab88 <USB_ReadInterrupts>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046ba:	d122      	bne.n	8004702 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046ca:	f023 0301 	bic.w	r3, r3, #1
 80046ce:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d108      	bne.n	80046ec <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80046e2:	2100      	movs	r1, #0
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f009 f977 	bl	800d9d8 <HAL_PCDEx_LPM_Callback>
 80046ea:	e002      	b.n	80046f2 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f008 fec7 	bl	800d480 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695a      	ldr	r2, [r3, #20]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004700:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4618      	mov	r0, r3
 8004708:	f006 fa3e 	bl	800ab88 <USB_ReadInterrupts>
 800470c:	4603      	mov	r3, r0
 800470e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004716:	d112      	bne.n	800473e <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b01      	cmp	r3, #1
 8004726:	d102      	bne.n	800472e <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f008 fe83 	bl	800d434 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695a      	ldr	r2, [r3, #20]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800473c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4618      	mov	r0, r3
 8004744:	f006 fa20 	bl	800ab88 <USB_ReadInterrupts>
 8004748:	4603      	mov	r3, r0
 800474a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800474e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004752:	d121      	bne.n	8004798 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004762:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800476a:	2b00      	cmp	r3, #0
 800476c:	d111      	bne.n	8004792 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477c:	089b      	lsrs	r3, r3, #2
 800477e:	f003 020f 	and.w	r2, r3, #15
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004788:	2101      	movs	r1, #1
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f009 f924 	bl	800d9d8 <HAL_PCDEx_LPM_Callback>
 8004790:	e002      	b.n	8004798 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f008 fe4e 	bl	800d434 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4618      	mov	r0, r3
 800479e:	f006 f9f3 	bl	800ab88 <USB_ReadInterrupts>
 80047a2:	4603      	mov	r3, r0
 80047a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ac:	f040 80b5 	bne.w	800491a <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	69fa      	ldr	r2, [r7, #28]
 80047ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047be:	f023 0301 	bic.w	r3, r3, #1
 80047c2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2110      	movs	r1, #16
 80047ca:	4618      	mov	r0, r3
 80047cc:	f005 fb32 	bl	8009e34 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047d0:	2300      	movs	r3, #0
 80047d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d4:	e046      	b.n	8004864 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80047d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047e2:	461a      	mov	r2, r3
 80047e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80047e8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80047ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ec:	015a      	lsls	r2, r3, #5
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	4413      	add	r3, r2
 80047f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047fa:	0151      	lsls	r1, r2, #5
 80047fc:	69fa      	ldr	r2, [r7, #28]
 80047fe:	440a      	add	r2, r1
 8004800:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004804:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004808:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800480a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800480c:	015a      	lsls	r2, r3, #5
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	4413      	add	r3, r2
 8004812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004816:	461a      	mov	r2, r3
 8004818:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800481c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800481e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004820:	015a      	lsls	r2, r3, #5
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	4413      	add	r3, r2
 8004826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800482e:	0151      	lsls	r1, r2, #5
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	440a      	add	r2, r1
 8004834:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004838:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800483c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800483e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004840:	015a      	lsls	r2, r3, #5
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	4413      	add	r3, r2
 8004846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800484e:	0151      	lsls	r1, r2, #5
 8004850:	69fa      	ldr	r2, [r7, #28]
 8004852:	440a      	add	r2, r1
 8004854:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004858:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800485c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800485e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004860:	3301      	adds	r3, #1
 8004862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800486a:	429a      	cmp	r2, r3
 800486c:	d3b3      	bcc.n	80047d6 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	69fa      	ldr	r2, [r7, #28]
 8004878:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800487c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004880:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	2b00      	cmp	r3, #0
 8004888:	d016      	beq.n	80048b8 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004894:	69fa      	ldr	r2, [r7, #28]
 8004896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800489a:	f043 030b 	orr.w	r3, r3, #11
 800489e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048b0:	f043 030b 	orr.w	r3, r3, #11
 80048b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80048b6:	e015      	b.n	80048e4 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048be:	695b      	ldr	r3, [r3, #20]
 80048c0:	69fa      	ldr	r2, [r7, #28]
 80048c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80048ca:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80048ce:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	69fa      	ldr	r2, [r7, #28]
 80048da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048de:	f043 030b 	orr.w	r3, r3, #11
 80048e2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	69fa      	ldr	r2, [r7, #28]
 80048ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048f2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80048f6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004902:	4619      	mov	r1, r3
 8004904:	4610      	mov	r0, r2
 8004906:	f006 fa03 	bl	800ad10 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	695a      	ldr	r2, [r3, #20]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004918:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f006 f932 	bl	800ab88 <USB_ReadInterrupts>
 8004924:	4603      	mov	r3, r0
 8004926:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800492a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800492e:	d124      	bne.n	800497a <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4618      	mov	r0, r3
 8004936:	f006 f9c8 	bl	800acca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f005 faf5 	bl	8009f2e <USB_GetDevSpeed>
 8004944:	4603      	mov	r3, r0
 8004946:	461a      	mov	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681c      	ldr	r4, [r3, #0]
 8004950:	f001 fbbc 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 8004954:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	4620      	mov	r0, r4
 8004960:	f005 f81c 	bl	800999c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f008 fd46 	bl	800d3f6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695a      	ldr	r2, [r3, #20]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004978:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f006 f902 	bl	800ab88 <USB_ReadInterrupts>
 8004984:	4603      	mov	r3, r0
 8004986:	f003 0308 	and.w	r3, r3, #8
 800498a:	2b08      	cmp	r3, #8
 800498c:	d10a      	bne.n	80049a4 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f008 fd23 	bl	800d3da <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695a      	ldr	r2, [r3, #20]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f002 0208 	and.w	r2, r2, #8
 80049a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f006 f8ed 	bl	800ab88 <USB_ReadInterrupts>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049b4:	2b80      	cmp	r3, #128	@ 0x80
 80049b6:	d122      	bne.n	80049fe <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049c4:	2301      	movs	r3, #1
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c8:	e014      	b.n	80049f4 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ce:	4613      	mov	r3, r2
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	4413      	add	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d105      	bne.n	80049ee <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80049e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	4619      	mov	r1, r3
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 faf3 	bl	8004fd4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	3301      	adds	r3, #1
 80049f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d3e5      	bcc.n	80049ca <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f006 f8c0 	bl	800ab88 <USB_ReadInterrupts>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a12:	d13b      	bne.n	8004a8c <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a14:	2301      	movs	r3, #1
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a18:	e02b      	b.n	8004a72 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	015a      	lsls	r2, r3, #5
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	4413      	add	r3, r2
 8004a22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a2a:	6879      	ldr	r1, [r7, #4]
 8004a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a2e:	4613      	mov	r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	440b      	add	r3, r1
 8004a38:	3340      	adds	r3, #64	@ 0x40
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d115      	bne.n	8004a6c <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004a40:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	da12      	bge.n	8004a6c <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	4413      	add	r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	440b      	add	r3, r1
 8004a54:	333f      	adds	r3, #63	@ 0x3f
 8004a56:	2201      	movs	r2, #1
 8004a58:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	4619      	mov	r1, r3
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fab4 	bl	8004fd4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	3301      	adds	r3, #1
 8004a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d3ce      	bcc.n	8004a1a <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695a      	ldr	r2, [r3, #20]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004a8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f006 f879 	bl	800ab88 <USB_ReadInterrupts>
 8004a96:	4603      	mov	r3, r0
 8004a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004aa0:	d155      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa6:	e045      	b.n	8004b34 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004abc:	4613      	mov	r3, r2
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d12e      	bne.n	8004b2e <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ad0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	da2b      	bge.n	8004b2e <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8004ae2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d121      	bne.n	8004b2e <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004aea:	6879      	ldr	r1, [r7, #4]
 8004aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004afc:	2201      	movs	r2, #1
 8004afe:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004b00:	6a3b      	ldr	r3, [r7, #32]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10a      	bne.n	8004b2e <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	69fa      	ldr	r2, [r7, #28]
 8004b22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b2a:	6053      	str	r3, [r2, #4]
            break;
 8004b2c:	e007      	b.n	8004b3e <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	3301      	adds	r3, #1
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d3b4      	bcc.n	8004aa8 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695a      	ldr	r2, [r3, #20]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f006 f818 	bl	800ab88 <USB_ReadInterrupts>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b62:	d10a      	bne.n	8004b7a <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f008 fcd7 	bl	800d518 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	695a      	ldr	r2, [r3, #20]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f006 f802 	bl	800ab88 <USB_ReadInterrupts>
 8004b84:	4603      	mov	r3, r0
 8004b86:	f003 0304 	and.w	r3, r3, #4
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	d115      	bne.n	8004bba <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f008 fcc7 	bl	800d534 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6859      	ldr	r1, [r3, #4]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]
 8004bb6:	e000      	b.n	8004bba <HAL_PCD_IRQHandler+0x920>
      return;
 8004bb8:	bf00      	nop
    }
  }
}
 8004bba:	3734      	adds	r7, #52	@ 0x34
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd90      	pop	{r4, r7, pc}

08004bc0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d101      	bne.n	8004bda <HAL_PCD_SetAddress+0x1a>
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e013      	b.n	8004c02 <HAL_PCD_SetAddress+0x42>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	78fa      	ldrb	r2, [r7, #3]
 8004bf0:	4611      	mov	r1, r2
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f005 ff60 	bl	800aab8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b084      	sub	sp, #16
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
 8004c12:	4608      	mov	r0, r1
 8004c14:	4611      	mov	r1, r2
 8004c16:	461a      	mov	r2, r3
 8004c18:	4603      	mov	r3, r0
 8004c1a:	70fb      	strb	r3, [r7, #3]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	803b      	strh	r3, [r7, #0]
 8004c20:	4613      	mov	r3, r2
 8004c22:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	da0f      	bge.n	8004c50 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	f003 020f 	and.w	r2, r3, #15
 8004c36:	4613      	mov	r3, r2
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	4413      	add	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	3338      	adds	r3, #56	@ 0x38
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	4413      	add	r3, r2
 8004c44:	3304      	adds	r3, #4
 8004c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	705a      	strb	r2, [r3, #1]
 8004c4e:	e00f      	b.n	8004c70 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c50:	78fb      	ldrb	r3, [r7, #3]
 8004c52:	f003 020f 	and.w	r2, r3, #15
 8004c56:	4613      	mov	r3, r2
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	4413      	add	r3, r2
 8004c66:	3304      	adds	r3, #4
 8004c68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c70:	78fb      	ldrb	r3, [r7, #3]
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004c7c:	883a      	ldrh	r2, [r7, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	78ba      	ldrb	r2, [r7, #2]
 8004c86:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	785b      	ldrb	r3, [r3, #1]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d004      	beq.n	8004c9a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	461a      	mov	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004c9a:	78bb      	ldrb	r3, [r7, #2]
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d102      	bne.n	8004ca6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_PCD_EP_Open+0xaa>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e00e      	b.n	8004cd2 <HAL_PCD_EP_Open+0xc8>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68f9      	ldr	r1, [r7, #12]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f005 f952 	bl	8009f6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8004cd0:	7afb      	ldrb	r3, [r7, #11]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b084      	sub	sp, #16
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ce6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	da0f      	bge.n	8004d0e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cee:	78fb      	ldrb	r3, [r7, #3]
 8004cf0:	f003 020f 	and.w	r2, r3, #15
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	3338      	adds	r3, #56	@ 0x38
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	4413      	add	r3, r2
 8004d02:	3304      	adds	r3, #4
 8004d04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	705a      	strb	r2, [r3, #1]
 8004d0c:	e00f      	b.n	8004d2e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d0e:	78fb      	ldrb	r3, [r7, #3]
 8004d10:	f003 020f 	and.w	r2, r3, #15
 8004d14:	4613      	mov	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	4413      	add	r3, r2
 8004d24:	3304      	adds	r3, #4
 8004d26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d2e:	78fb      	ldrb	r3, [r7, #3]
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_PCD_EP_Close+0x6e>
 8004d44:	2302      	movs	r3, #2
 8004d46:	e00e      	b.n	8004d66 <HAL_PCD_EP_Close+0x8c>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68f9      	ldr	r1, [r7, #12]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f005 f990 	bl	800a07c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b086      	sub	sp, #24
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d7e:	7afb      	ldrb	r3, [r7, #11]
 8004d80:	f003 020f 	and.w	r2, r3, #15
 8004d84:	4613      	mov	r3, r2
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	4413      	add	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	4413      	add	r3, r2
 8004d94:	3304      	adds	r3, #4
 8004d96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2200      	movs	r2, #0
 8004da8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2200      	movs	r2, #0
 8004dae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004db0:	7afb      	ldrb	r3, [r7, #11]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6979      	ldr	r1, [r7, #20]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f005 fa36 	bl	800a234 <USB_EPStartXfer>

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3718      	adds	r7, #24
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
 8004dda:	460b      	mov	r3, r1
 8004ddc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004dde:	78fb      	ldrb	r3, [r7, #3]
 8004de0:	f003 020f 	and.w	r2, r3, #15
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	00db      	lsls	r3, r3, #3
 8004dea:	4413      	add	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004df4:	681b      	ldr	r3, [r3, #0]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b086      	sub	sp, #24
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	603b      	str	r3, [r7, #0]
 8004e0e:	460b      	mov	r3, r1
 8004e10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e12:	7afb      	ldrb	r3, [r7, #11]
 8004e14:	f003 020f 	and.w	r2, r3, #15
 8004e18:	4613      	mov	r3, r2
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	3338      	adds	r3, #56	@ 0x38
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	4413      	add	r3, r2
 8004e26:	3304      	adds	r3, #4
 8004e28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	683a      	ldr	r2, [r7, #0]
 8004e34:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e42:	7afb      	ldrb	r3, [r7, #11]
 8004e44:	f003 030f 	and.w	r3, r3, #15
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6979      	ldr	r1, [r7, #20]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f005 f9ed 	bl	800a234 <USB_EPStartXfer>

  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	f003 020f 	and.w	r2, r3, #15
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d901      	bls.n	8004e82 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e04e      	b.n	8004f20 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	da0f      	bge.n	8004eaa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	f003 020f 	and.w	r2, r3, #15
 8004e90:	4613      	mov	r3, r2
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	3338      	adds	r3, #56	@ 0x38
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	3304      	adds	r3, #4
 8004ea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	705a      	strb	r2, [r3, #1]
 8004ea8:	e00d      	b.n	8004ec6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004eaa:	78fa      	ldrb	r2, [r7, #3]
 8004eac:	4613      	mov	r3, r2
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	f003 030f 	and.w	r3, r3, #15
 8004ed2:	b2da      	uxtb	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_PCD_EP_SetStall+0x82>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e01c      	b.n	8004f20 <HAL_PCD_EP_SetStall+0xbc>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68f9      	ldr	r1, [r7, #12]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f005 fd0b 	bl	800a910 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004efa:	78fb      	ldrb	r3, [r7, #3]
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d108      	bne.n	8004f16 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4610      	mov	r0, r2
 8004f12:	f005 fefd 	bl	800ad10 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	460b      	mov	r3, r1
 8004f32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	f003 020f 	and.w	r2, r3, #15
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d901      	bls.n	8004f46 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e042      	b.n	8004fcc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	da0f      	bge.n	8004f6e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	f003 020f 	and.w	r2, r3, #15
 8004f54:	4613      	mov	r3, r2
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	3338      	adds	r3, #56	@ 0x38
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4413      	add	r3, r2
 8004f62:	3304      	adds	r3, #4
 8004f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	705a      	strb	r2, [r3, #1]
 8004f6c:	e00f      	b.n	8004f8e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 020f 	and.w	r2, r3, #15
 8004f74:	4613      	mov	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	4413      	add	r3, r2
 8004f84:	3304      	adds	r3, #4
 8004f86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_PCD_EP_ClrStall+0x86>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e00e      	b.n	8004fcc <HAL_PCD_EP_ClrStall+0xa4>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68f9      	ldr	r1, [r7, #12]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f005 fd15 	bl	800a9ec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004fe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	da0c      	bge.n	8005002 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	f003 020f 	and.w	r2, r3, #15
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	3338      	adds	r3, #56	@ 0x38
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	3304      	adds	r3, #4
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e00c      	b.n	800501c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f003 020f 	and.w	r2, r3, #15
 8005008:	4613      	mov	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4413      	add	r3, r2
 8005018:	3304      	adds	r3, #4
 800501a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68f9      	ldr	r1, [r7, #12]
 8005022:	4618      	mov	r0, r3
 8005024:	f005 fb38 	bl	800a698 <USB_EPStopXfer>
 8005028:	4603      	mov	r3, r0
 800502a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800502c:	7afb      	ldrb	r3, [r7, #11]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b088      	sub	sp, #32
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
 800503e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	3338      	adds	r3, #56	@ 0x38
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	4413      	add	r3, r2
 800505a:	3304      	adds	r3, #4
 800505c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	695a      	ldr	r2, [r3, #20]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	429a      	cmp	r2, r3
 8005068:	d901      	bls.n	800506e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e067      	b.n	800513e <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	69fa      	ldr	r2, [r7, #28]
 8005080:	429a      	cmp	r2, r3
 8005082:	d902      	bls.n	800508a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	3303      	adds	r3, #3
 800508e:	089b      	lsrs	r3, r3, #2
 8005090:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005092:	e026      	b.n	80050e2 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	691a      	ldr	r2, [r3, #16]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	695b      	ldr	r3, [r3, #20]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	69fa      	ldr	r2, [r7, #28]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d902      	bls.n	80050b0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	3303      	adds	r3, #3
 80050b4:	089b      	lsrs	r3, r3, #2
 80050b6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	68d9      	ldr	r1, [r3, #12]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	6978      	ldr	r0, [r7, #20]
 80050c6:	f005 fb91 	bl	800a7ec <USB_WritePacket>

    ep->xfer_buff  += len;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	441a      	add	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	695a      	ldr	r2, [r3, #20]
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	441a      	add	r2, r3
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d809      	bhi.n	800510c <PCD_WriteEmptyTxFifo+0xd6>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	695a      	ldr	r2, [r3, #20]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005100:	429a      	cmp	r2, r3
 8005102:	d203      	bcs.n	800510c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1c3      	bne.n	8005094 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	429a      	cmp	r2, r3
 8005116:	d811      	bhi.n	800513c <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	2201      	movs	r2, #1
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800512c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	43db      	mvns	r3, r3
 8005132:	6939      	ldr	r1, [r7, #16]
 8005134:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005138:	4013      	ands	r3, r2
 800513a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3720      	adds	r7, #32
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
	...

08005148 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	333c      	adds	r3, #60	@ 0x3c
 8005160:	3304      	adds	r3, #4
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	015a      	lsls	r2, r3, #5
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	4413      	add	r3, r2
 800516e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	4a19      	ldr	r2, [pc, #100]	@ (80051e0 <PCD_EP_OutXfrComplete_int+0x98>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d124      	bne.n	80051c8 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00a      	beq.n	800519e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	015a      	lsls	r2, r3, #5
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	4413      	add	r3, r2
 8005190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005194:	461a      	mov	r2, r3
 8005196:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800519a:	6093      	str	r3, [r2, #8]
 800519c:	e01a      	b.n	80051d4 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d008      	beq.n	80051ba <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	015a      	lsls	r2, r3, #5
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	4413      	add	r3, r2
 80051b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051b4:	461a      	mov	r2, r3
 80051b6:	2320      	movs	r3, #32
 80051b8:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	4619      	mov	r1, r3
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f008 f8d5 	bl	800d370 <HAL_PCD_DataOutStageCallback>
 80051c6:	e005      	b.n	80051d4 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	4619      	mov	r1, r3
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f008 f8ce 	bl	800d370 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3718      	adds	r7, #24
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	4f54310a 	.word	0x4f54310a

080051e4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	333c      	adds	r3, #60	@ 0x3c
 80051fc:	3304      	adds	r3, #4
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	015a      	lsls	r2, r3, #5
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	4413      	add	r3, r2
 800520a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	4a0c      	ldr	r2, [pc, #48]	@ (8005248 <PCD_EP_OutSetupPacket_int+0x64>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d90e      	bls.n	8005238 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005220:	2b00      	cmp	r3, #0
 8005222:	d009      	beq.n	8005238 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	015a      	lsls	r2, r3, #5
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4413      	add	r3, r2
 800522c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005230:	461a      	mov	r2, r3
 8005232:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005236:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f008 f887 	bl	800d34c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3718      	adds	r7, #24
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	4f54300a 	.word	0x4f54300a

0800524c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	460b      	mov	r3, r1
 8005256:	70fb      	strb	r3, [r7, #3]
 8005258:	4613      	mov	r3, r2
 800525a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005262:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d107      	bne.n	800527a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800526a:	883b      	ldrh	r3, [r7, #0]
 800526c:	0419      	lsls	r1, r3, #16
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	430a      	orrs	r2, r1
 8005276:	629a      	str	r2, [r3, #40]	@ 0x28
 8005278:	e028      	b.n	80052cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005280:	0c1b      	lsrs	r3, r3, #16
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	4413      	add	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005288:	2300      	movs	r3, #0
 800528a:	73fb      	strb	r3, [r7, #15]
 800528c:	e00d      	b.n	80052aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	3340      	adds	r3, #64	@ 0x40
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	4413      	add	r3, r2
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	0c1b      	lsrs	r3, r3, #16
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4413      	add	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
 80052a6:	3301      	adds	r3, #1
 80052a8:	73fb      	strb	r3, [r7, #15]
 80052aa:	7bfa      	ldrb	r2, [r7, #15]
 80052ac:	78fb      	ldrb	r3, [r7, #3]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d3ec      	bcc.n	800528e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052b4:	883b      	ldrh	r3, [r7, #0]
 80052b6:	0418      	lsls	r0, r3, #16
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6819      	ldr	r1, [r3, #0]
 80052bc:	78fb      	ldrb	r3, [r7, #3]
 80052be:	3b01      	subs	r3, #1
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	4302      	orrs	r2, r0
 80052c4:	3340      	adds	r3, #64	@ 0x40
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	440b      	add	r3, r1
 80052ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	460b      	mov	r3, r1
 80052e4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	887a      	ldrh	r2, [r7, #2]
 80052ec:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800532e:	f043 0303 	orr.w	r3, r3, #3
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005348:	4b0d      	ldr	r3, [pc, #52]	@ (8005380 <HAL_PWREx_GetVoltageRange+0x3c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005350:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005354:	d102      	bne.n	800535c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005356:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800535a:	e00b      	b.n	8005374 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800535c:	4b08      	ldr	r3, [pc, #32]	@ (8005380 <HAL_PWREx_GetVoltageRange+0x3c>)
 800535e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800536a:	d102      	bne.n	8005372 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800536c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005370:	e000      	b.n	8005374 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005372:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40007000 	.word	0x40007000

08005384 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d141      	bne.n	8005416 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005392:	4b4b      	ldr	r3, [pc, #300]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800539a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800539e:	d131      	bne.n	8005404 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053a0:	4b47      	ldr	r3, [pc, #284]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053a6:	4a46      	ldr	r2, [pc, #280]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053b0:	4b43      	ldr	r3, [pc, #268]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80053b8:	4a41      	ldr	r2, [pc, #260]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80053c0:	4b40      	ldr	r3, [pc, #256]	@ (80054c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2232      	movs	r2, #50	@ 0x32
 80053c6:	fb02 f303 	mul.w	r3, r2, r3
 80053ca:	4a3f      	ldr	r2, [pc, #252]	@ (80054c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053cc:	fba2 2303 	umull	r2, r3, r2, r3
 80053d0:	0c9b      	lsrs	r3, r3, #18
 80053d2:	3301      	adds	r3, #1
 80053d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053d6:	e002      	b.n	80053de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3b01      	subs	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053de:	4b38      	ldr	r3, [pc, #224]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ea:	d102      	bne.n	80053f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1f2      	bne.n	80053d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053f2:	4b33      	ldr	r3, [pc, #204]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053fe:	d158      	bne.n	80054b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e057      	b.n	80054b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005404:	4b2e      	ldr	r3, [pc, #184]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800540a:	4a2d      	ldr	r2, [pc, #180]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800540c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005410:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005414:	e04d      	b.n	80054b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800541c:	d141      	bne.n	80054a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800541e:	4b28      	ldr	r3, [pc, #160]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800542a:	d131      	bne.n	8005490 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800542c:	4b24      	ldr	r3, [pc, #144]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800542e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005432:	4a23      	ldr	r2, [pc, #140]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005438:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800543c:	4b20      	ldr	r3, [pc, #128]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005444:	4a1e      	ldr	r2, [pc, #120]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800544a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800544c:	4b1d      	ldr	r3, [pc, #116]	@ (80054c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2232      	movs	r2, #50	@ 0x32
 8005452:	fb02 f303 	mul.w	r3, r2, r3
 8005456:	4a1c      	ldr	r2, [pc, #112]	@ (80054c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005458:	fba2 2303 	umull	r2, r3, r2, r3
 800545c:	0c9b      	lsrs	r3, r3, #18
 800545e:	3301      	adds	r3, #1
 8005460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005462:	e002      	b.n	800546a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	3b01      	subs	r3, #1
 8005468:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800546a:	4b15      	ldr	r3, [pc, #84]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005476:	d102      	bne.n	800547e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f2      	bne.n	8005464 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800547e:	4b10      	ldr	r3, [pc, #64]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005486:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800548a:	d112      	bne.n	80054b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e011      	b.n	80054b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005490:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005496:	4a0a      	ldr	r2, [pc, #40]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800549c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054a0:	e007      	b.n	80054b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054a2:	4b07      	ldr	r3, [pc, #28]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054aa:	4a05      	ldr	r2, [pc, #20]	@ (80054c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054b0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	40007000 	.word	0x40007000
 80054c4:	20000004 	.word	0x20000004
 80054c8:	431bde83 	.word	0x431bde83

080054cc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80054d0:	4b05      	ldr	r3, [pc, #20]	@ (80054e8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	4a04      	ldr	r2, [pc, #16]	@ (80054e8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80054d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054da:	6053      	str	r3, [r2, #4]
}
 80054dc:	bf00      	nop
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40007000 	.word	0x40007000

080054ec <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80054f0:	4b05      	ldr	r3, [pc, #20]	@ (8005508 <HAL_PWREx_EnableVddIO2+0x1c>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	4a04      	ldr	r2, [pc, #16]	@ (8005508 <HAL_PWREx_EnableVddIO2+0x1c>)
 80054f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054fa:	6053      	str	r3, [r2, #4]
}
 80054fc:	bf00      	nop
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40007000 	.word	0x40007000

0800550c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b088      	sub	sp, #32
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d102      	bne.n	8005520 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	f000 bc08 	b.w	8005d30 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005520:	4b96      	ldr	r3, [pc, #600]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f003 030c 	and.w	r3, r3, #12
 8005528:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800552a:	4b94      	ldr	r3, [pc, #592]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f003 0303 	and.w	r3, r3, #3
 8005532:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0310 	and.w	r3, r3, #16
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 80e4 	beq.w	800570a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d007      	beq.n	8005558 <HAL_RCC_OscConfig+0x4c>
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	2b0c      	cmp	r3, #12
 800554c:	f040 808b 	bne.w	8005666 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b01      	cmp	r3, #1
 8005554:	f040 8087 	bne.w	8005666 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005558:	4b88      	ldr	r3, [pc, #544]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d005      	beq.n	8005570 <HAL_RCC_OscConfig+0x64>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e3df      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a1a      	ldr	r2, [r3, #32]
 8005574:	4b81      	ldr	r3, [pc, #516]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0308 	and.w	r3, r3, #8
 800557c:	2b00      	cmp	r3, #0
 800557e:	d004      	beq.n	800558a <HAL_RCC_OscConfig+0x7e>
 8005580:	4b7e      	ldr	r3, [pc, #504]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005588:	e005      	b.n	8005596 <HAL_RCC_OscConfig+0x8a>
 800558a:	4b7c      	ldr	r3, [pc, #496]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 800558c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005590:	091b      	lsrs	r3, r3, #4
 8005592:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005596:	4293      	cmp	r3, r2
 8005598:	d223      	bcs.n	80055e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 fdcc 	bl	800613c <RCC_SetFlashLatencyFromMSIRange>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e3c0      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055ae:	4b73      	ldr	r3, [pc, #460]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a72      	ldr	r2, [pc, #456]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055b4:	f043 0308 	orr.w	r3, r3, #8
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	4b70      	ldr	r3, [pc, #448]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	496d      	ldr	r1, [pc, #436]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055cc:	4b6b      	ldr	r3, [pc, #428]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	69db      	ldr	r3, [r3, #28]
 80055d8:	021b      	lsls	r3, r3, #8
 80055da:	4968      	ldr	r1, [pc, #416]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	604b      	str	r3, [r1, #4]
 80055e0:	e025      	b.n	800562e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055e2:	4b66      	ldr	r3, [pc, #408]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a65      	ldr	r2, [pc, #404]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055e8:	f043 0308 	orr.w	r3, r3, #8
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	4b63      	ldr	r3, [pc, #396]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	4960      	ldr	r1, [pc, #384]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005600:	4b5e      	ldr	r3, [pc, #376]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	021b      	lsls	r3, r3, #8
 800560e:	495b      	ldr	r1, [pc, #364]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005610:	4313      	orrs	r3, r2
 8005612:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d109      	bne.n	800562e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fd8c 	bl	800613c <RCC_SetFlashLatencyFromMSIRange>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e380      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800562e:	f000 fcc1 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8005632:	4602      	mov	r2, r0
 8005634:	4b51      	ldr	r3, [pc, #324]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	091b      	lsrs	r3, r3, #4
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	4950      	ldr	r1, [pc, #320]	@ (8005780 <HAL_RCC_OscConfig+0x274>)
 8005640:	5ccb      	ldrb	r3, [r1, r3]
 8005642:	f003 031f 	and.w	r3, r3, #31
 8005646:	fa22 f303 	lsr.w	r3, r2, r3
 800564a:	4a4e      	ldr	r2, [pc, #312]	@ (8005784 <HAL_RCC_OscConfig+0x278>)
 800564c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800564e:	4b4e      	ldr	r3, [pc, #312]	@ (8005788 <HAL_RCC_OscConfig+0x27c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4618      	mov	r0, r3
 8005654:	f7fc fa10 	bl	8001a78 <HAL_InitTick>
 8005658:	4603      	mov	r3, r0
 800565a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800565c:	7bfb      	ldrb	r3, [r7, #15]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d052      	beq.n	8005708 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005662:	7bfb      	ldrb	r3, [r7, #15]
 8005664:	e364      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d032      	beq.n	80056d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800566e:	4b43      	ldr	r3, [pc, #268]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a42      	ldr	r2, [pc, #264]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800567a:	f7fc fa4d 	bl	8001b18 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005682:	f7fc fa49 	bl	8001b18 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e34d      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005694:	4b39      	ldr	r3, [pc, #228]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056a0:	4b36      	ldr	r3, [pc, #216]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a35      	ldr	r2, [pc, #212]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056a6:	f043 0308 	orr.w	r3, r3, #8
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	4b33      	ldr	r3, [pc, #204]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	4930      	ldr	r1, [pc, #192]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056be:	4b2f      	ldr	r3, [pc, #188]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	021b      	lsls	r3, r3, #8
 80056cc:	492b      	ldr	r1, [pc, #172]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	604b      	str	r3, [r1, #4]
 80056d2:	e01a      	b.n	800570a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80056d4:	4b29      	ldr	r3, [pc, #164]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a28      	ldr	r2, [pc, #160]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056da:	f023 0301 	bic.w	r3, r3, #1
 80056de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056e0:	f7fc fa1a 	bl	8001b18 <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056e8:	f7fc fa16 	bl	8001b18 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e31a      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056fa:	4b20      	ldr	r3, [pc, #128]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f0      	bne.n	80056e8 <HAL_RCC_OscConfig+0x1dc>
 8005706:	e000      	b.n	800570a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005708:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d073      	beq.n	80057fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	2b08      	cmp	r3, #8
 800571a:	d005      	beq.n	8005728 <HAL_RCC_OscConfig+0x21c>
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	2b0c      	cmp	r3, #12
 8005720:	d10e      	bne.n	8005740 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d10b      	bne.n	8005740 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005728:	4b14      	ldr	r3, [pc, #80]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d063      	beq.n	80057fc <HAL_RCC_OscConfig+0x2f0>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d15f      	bne.n	80057fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e2f7      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005748:	d106      	bne.n	8005758 <HAL_RCC_OscConfig+0x24c>
 800574a:	4b0c      	ldr	r3, [pc, #48]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a0b      	ldr	r2, [pc, #44]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	e025      	b.n	80057a4 <HAL_RCC_OscConfig+0x298>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005760:	d114      	bne.n	800578c <HAL_RCC_OscConfig+0x280>
 8005762:	4b06      	ldr	r3, [pc, #24]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a05      	ldr	r2, [pc, #20]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005768:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	4b03      	ldr	r3, [pc, #12]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a02      	ldr	r2, [pc, #8]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 8005774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005778:	6013      	str	r3, [r2, #0]
 800577a:	e013      	b.n	80057a4 <HAL_RCC_OscConfig+0x298>
 800577c:	40021000 	.word	0x40021000
 8005780:	0800db84 	.word	0x0800db84
 8005784:	20000004 	.word	0x20000004
 8005788:	20000008 	.word	0x20000008
 800578c:	4ba0      	ldr	r3, [pc, #640]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a9f      	ldr	r2, [pc, #636]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	4b9d      	ldr	r3, [pc, #628]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a9c      	ldr	r2, [pc, #624]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800579e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d013      	beq.n	80057d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ac:	f7fc f9b4 	bl	8001b18 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b4:	f7fc f9b0 	bl	8001b18 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b64      	cmp	r3, #100	@ 0x64
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e2b4      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057c6:	4b92      	ldr	r3, [pc, #584]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0x2a8>
 80057d2:	e014      	b.n	80057fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d4:	f7fc f9a0 	bl	8001b18 <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057dc:	f7fc f99c 	bl	8001b18 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b64      	cmp	r3, #100	@ 0x64
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e2a0      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057ee:	4b88      	ldr	r3, [pc, #544]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0x2d0>
 80057fa:	e000      	b.n	80057fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0302 	and.w	r3, r3, #2
 8005806:	2b00      	cmp	r3, #0
 8005808:	d060      	beq.n	80058cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	2b04      	cmp	r3, #4
 800580e:	d005      	beq.n	800581c <HAL_RCC_OscConfig+0x310>
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d119      	bne.n	800584a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2b02      	cmp	r3, #2
 800581a:	d116      	bne.n	800584a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800581c:	4b7c      	ldr	r3, [pc, #496]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005824:	2b00      	cmp	r3, #0
 8005826:	d005      	beq.n	8005834 <HAL_RCC_OscConfig+0x328>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e27d      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005834:	4b76      	ldr	r3, [pc, #472]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	061b      	lsls	r3, r3, #24
 8005842:	4973      	ldr	r1, [pc, #460]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005844:	4313      	orrs	r3, r2
 8005846:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005848:	e040      	b.n	80058cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d023      	beq.n	800589a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005852:	4b6f      	ldr	r3, [pc, #444]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a6e      	ldr	r2, [pc, #440]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800585c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fc f95b 	bl	8001b18 <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005866:	f7fc f957 	bl	8001b18 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e25b      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005878:	4b65      	ldr	r3, [pc, #404]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005884:	4b62      	ldr	r3, [pc, #392]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	061b      	lsls	r3, r3, #24
 8005892:	495f      	ldr	r1, [pc, #380]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005894:	4313      	orrs	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
 8005898:	e018      	b.n	80058cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	4b5d      	ldr	r3, [pc, #372]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a5c      	ldr	r2, [pc, #368]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80058a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a6:	f7fc f937 	bl	8001b18 <HAL_GetTick>
 80058aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058ae:	f7fc f933 	bl	8001b18 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e237      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058c0:	4b53      	ldr	r3, [pc, #332]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d03c      	beq.n	8005952 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d01c      	beq.n	800591a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80058e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80058e8:	f043 0301 	orr.w	r3, r3, #1
 80058ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f0:	f7fc f912 	bl	8001b18 <HAL_GetTick>
 80058f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058f8:	f7fc f90e 	bl	8001b18 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e212      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800590a:	4b41      	ldr	r3, [pc, #260]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800590c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d0ef      	beq.n	80058f8 <HAL_RCC_OscConfig+0x3ec>
 8005918:	e01b      	b.n	8005952 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800591a:	4b3d      	ldr	r3, [pc, #244]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800591c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005920:	4a3b      	ldr	r2, [pc, #236]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005922:	f023 0301 	bic.w	r3, r3, #1
 8005926:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800592a:	f7fc f8f5 	bl	8001b18 <HAL_GetTick>
 800592e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005932:	f7fc f8f1 	bl	8001b18 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e1f5      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005944:	4b32      	ldr	r3, [pc, #200]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1ef      	bne.n	8005932 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0304 	and.w	r3, r3, #4
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 80a6 	beq.w	8005aac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005960:	2300      	movs	r3, #0
 8005962:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005964:	4b2a      	ldr	r3, [pc, #168]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10d      	bne.n	800598c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005970:	4b27      	ldr	r3, [pc, #156]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005974:	4a26      	ldr	r2, [pc, #152]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800597a:	6593      	str	r3, [r2, #88]	@ 0x58
 800597c:	4b24      	ldr	r3, [pc, #144]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 800597e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005984:	60bb      	str	r3, [r7, #8]
 8005986:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005988:	2301      	movs	r3, #1
 800598a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800598c:	4b21      	ldr	r3, [pc, #132]	@ (8005a14 <HAL_RCC_OscConfig+0x508>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005994:	2b00      	cmp	r3, #0
 8005996:	d118      	bne.n	80059ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005998:	4b1e      	ldr	r3, [pc, #120]	@ (8005a14 <HAL_RCC_OscConfig+0x508>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a14 <HAL_RCC_OscConfig+0x508>)
 800599e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059a4:	f7fc f8b8 	bl	8001b18 <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ac:	f7fc f8b4 	bl	8001b18 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e1b8      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059be:	4b15      	ldr	r3, [pc, #84]	@ (8005a14 <HAL_RCC_OscConfig+0x508>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0f0      	beq.n	80059ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d108      	bne.n	80059e4 <HAL_RCC_OscConfig+0x4d8>
 80059d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80059d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d8:	4a0d      	ldr	r2, [pc, #52]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80059da:	f043 0301 	orr.w	r3, r3, #1
 80059de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80059e2:	e029      	b.n	8005a38 <HAL_RCC_OscConfig+0x52c>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b05      	cmp	r3, #5
 80059ea:	d115      	bne.n	8005a18 <HAL_RCC_OscConfig+0x50c>
 80059ec:	4b08      	ldr	r3, [pc, #32]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80059ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f2:	4a07      	ldr	r2, [pc, #28]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80059f4:	f043 0304 	orr.w	r3, r3, #4
 80059f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80059fc:	4b04      	ldr	r3, [pc, #16]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 80059fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a02:	4a03      	ldr	r2, [pc, #12]	@ (8005a10 <HAL_RCC_OscConfig+0x504>)
 8005a04:	f043 0301 	orr.w	r3, r3, #1
 8005a08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a0c:	e014      	b.n	8005a38 <HAL_RCC_OscConfig+0x52c>
 8005a0e:	bf00      	nop
 8005a10:	40021000 	.word	0x40021000
 8005a14:	40007000 	.word	0x40007000
 8005a18:	4b9d      	ldr	r3, [pc, #628]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1e:	4a9c      	ldr	r2, [pc, #624]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a20:	f023 0301 	bic.w	r3, r3, #1
 8005a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a28:	4b99      	ldr	r3, [pc, #612]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a2e:	4a98      	ldr	r2, [pc, #608]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a30:	f023 0304 	bic.w	r3, r3, #4
 8005a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d016      	beq.n	8005a6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a40:	f7fc f86a 	bl	8001b18 <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a46:	e00a      	b.n	8005a5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a48:	f7fc f866 	bl	8001b18 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d901      	bls.n	8005a5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e168      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a5e:	4b8c      	ldr	r3, [pc, #560]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0ed      	beq.n	8005a48 <HAL_RCC_OscConfig+0x53c>
 8005a6c:	e015      	b.n	8005a9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a6e:	f7fc f853 	bl	8001b18 <HAL_GetTick>
 8005a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a74:	e00a      	b.n	8005a8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a76:	f7fc f84f 	bl	8001b18 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e151      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a8c:	4b80      	ldr	r3, [pc, #512]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1ed      	bne.n	8005a76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a9a:	7ffb      	ldrb	r3, [r7, #31]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d105      	bne.n	8005aac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aa0:	4b7b      	ldr	r3, [pc, #492]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa4:	4a7a      	ldr	r2, [pc, #488]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005aa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aaa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0320 	and.w	r3, r3, #32
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d03c      	beq.n	8005b32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d01c      	beq.n	8005afa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ac0:	4b73      	ldr	r3, [pc, #460]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005ac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ac6:	4a72      	ldr	r2, [pc, #456]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005ac8:	f043 0301 	orr.w	r3, r3, #1
 8005acc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad0:	f7fc f822 	bl	8001b18 <HAL_GetTick>
 8005ad4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ad8:	f7fc f81e 	bl	8001b18 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e122      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005aea:	4b69      	ldr	r3, [pc, #420]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0ef      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x5cc>
 8005af8:	e01b      	b.n	8005b32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005afa:	4b65      	ldr	r3, [pc, #404]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005afc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b00:	4a63      	ldr	r2, [pc, #396]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005b02:	f023 0301 	bic.w	r3, r3, #1
 8005b06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b0a:	f7fc f805 	bl	8001b18 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b10:	e008      	b.n	8005b24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b12:	f7fc f801 	bl	8001b18 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e105      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b24:	4b5a      	ldr	r3, [pc, #360]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005b26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1ef      	bne.n	8005b12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 80f9 	beq.w	8005d2e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	f040 80cf 	bne.w	8005ce4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005b46:	4b52      	ldr	r3, [pc, #328]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f003 0203 	and.w	r2, r3, #3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d12c      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b64:	3b01      	subs	r3, #1
 8005b66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d123      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d11b      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d113      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b96:	085b      	lsrs	r3, r3, #1
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d109      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005baa:	085b      	lsrs	r3, r3, #1
 8005bac:	3b01      	subs	r3, #1
 8005bae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d071      	beq.n	8005c98 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	2b0c      	cmp	r3, #12
 8005bb8:	d068      	beq.n	8005c8c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005bba:	4b35      	ldr	r3, [pc, #212]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d105      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005bc6:	4b32      	ldr	r3, [pc, #200]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e0ac      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a2d      	ldr	r2, [pc, #180]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005bdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005be0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005be2:	f7fb ff99 	bl	8001b18 <HAL_GetTick>
 8005be6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005be8:	e008      	b.n	8005bfc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bea:	f7fb ff95 	bl	8001b18 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e099      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bfc:	4b24      	ldr	r3, [pc, #144]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1f0      	bne.n	8005bea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c08:	4b21      	ldr	r3, [pc, #132]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c0a:	68da      	ldr	r2, [r3, #12]
 8005c0c:	4b21      	ldr	r3, [pc, #132]	@ (8005c94 <HAL_RCC_OscConfig+0x788>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c18:	3a01      	subs	r2, #1
 8005c1a:	0112      	lsls	r2, r2, #4
 8005c1c:	4311      	orrs	r1, r2
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005c22:	0212      	lsls	r2, r2, #8
 8005c24:	4311      	orrs	r1, r2
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c2a:	0852      	lsrs	r2, r2, #1
 8005c2c:	3a01      	subs	r2, #1
 8005c2e:	0552      	lsls	r2, r2, #21
 8005c30:	4311      	orrs	r1, r2
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005c36:	0852      	lsrs	r2, r2, #1
 8005c38:	3a01      	subs	r2, #1
 8005c3a:	0652      	lsls	r2, r2, #25
 8005c3c:	4311      	orrs	r1, r2
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005c42:	06d2      	lsls	r2, r2, #27
 8005c44:	430a      	orrs	r2, r1
 8005c46:	4912      	ldr	r1, [pc, #72]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005c4c:	4b10      	ldr	r3, [pc, #64]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a0f      	ldr	r2, [pc, #60]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c58:	4b0d      	ldr	r3, [pc, #52]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a0c      	ldr	r2, [pc, #48]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c64:	f7fb ff58 	bl	8001b18 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fb ff54 	bl	8001b18 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e058      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7e:	4b04      	ldr	r3, [pc, #16]	@ (8005c90 <HAL_RCC_OscConfig+0x784>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c8a:	e050      	b.n	8005d2e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e04f      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
 8005c90:	40021000 	.word	0x40021000
 8005c94:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c98:	4b27      	ldr	r3, [pc, #156]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d144      	bne.n	8005d2e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005ca4:	4b24      	ldr	r3, [pc, #144]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a23      	ldr	r2, [pc, #140]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cb0:	4b21      	ldr	r3, [pc, #132]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	4a20      	ldr	r2, [pc, #128]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005cbc:	f7fb ff2c 	bl	8001b18 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc4:	f7fb ff28 	bl	8001b18 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e02c      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cd6:	4b18      	ldr	r3, [pc, #96]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0f0      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x7b8>
 8005ce2:	e024      	b.n	8005d2e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	2b0c      	cmp	r3, #12
 8005ce8:	d01f      	beq.n	8005d2a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cea:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a12      	ldr	r2, [pc, #72]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005cf0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf6:	f7fb ff0f 	bl	8001b18 <HAL_GetTick>
 8005cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cfc:	e008      	b.n	8005d10 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cfe:	f7fb ff0b 	bl	8001b18 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e00f      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d10:	4b09      	ldr	r3, [pc, #36]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1f0      	bne.n	8005cfe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	4905      	ldr	r1, [pc, #20]	@ (8005d38 <HAL_RCC_OscConfig+0x82c>)
 8005d22:	4b06      	ldr	r3, [pc, #24]	@ (8005d3c <HAL_RCC_OscConfig+0x830>)
 8005d24:	4013      	ands	r3, r2
 8005d26:	60cb      	str	r3, [r1, #12]
 8005d28:	e001      	b.n	8005d2e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3720      	adds	r7, #32
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	40021000 	.word	0x40021000
 8005d3c:	feeefffc 	.word	0xfeeefffc

08005d40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e11d      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d58:	4b90      	ldr	r3, [pc, #576]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 030f 	and.w	r3, r3, #15
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d910      	bls.n	8005d88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d66:	4b8d      	ldr	r3, [pc, #564]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f023 020f 	bic.w	r2, r3, #15
 8005d6e:	498b      	ldr	r1, [pc, #556]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d76:	4b89      	ldr	r3, [pc, #548]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d001      	beq.n	8005d88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e105      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d010      	beq.n	8005db6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	4b81      	ldr	r3, [pc, #516]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d908      	bls.n	8005db6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da4:	4b7e      	ldr	r3, [pc, #504]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	497b      	ldr	r1, [pc, #492]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d079      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	2b03      	cmp	r3, #3
 8005dc8:	d11e      	bne.n	8005e08 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dca:	4b75      	ldr	r3, [pc, #468]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e0dc      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005dda:	f000 fa09 	bl	80061f0 <RCC_GetSysClockFreqFromPLLSource>
 8005dde:	4603      	mov	r3, r0
 8005de0:	4a70      	ldr	r2, [pc, #448]	@ (8005fa4 <HAL_RCC_ClockConfig+0x264>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d946      	bls.n	8005e74 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005de6:	4b6e      	ldr	r3, [pc, #440]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d140      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005df2:	4b6b      	ldr	r3, [pc, #428]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dfa:	4a69      	ldr	r2, [pc, #420]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e02:	2380      	movs	r3, #128	@ 0x80
 8005e04:	617b      	str	r3, [r7, #20]
 8005e06:	e035      	b.n	8005e74 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d107      	bne.n	8005e20 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e10:	4b63      	ldr	r3, [pc, #396]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d115      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e0b9      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d107      	bne.n	8005e38 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e28:	4b5d      	ldr	r3, [pc, #372]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d109      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e0ad      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e38:	4b59      	ldr	r3, [pc, #356]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e0a5      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005e48:	f000 f8b4 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	4a55      	ldr	r2, [pc, #340]	@ (8005fa4 <HAL_RCC_ClockConfig+0x264>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d90f      	bls.n	8005e74 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005e54:	4b52      	ldr	r3, [pc, #328]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d109      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e60:	4b4f      	ldr	r3, [pc, #316]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e68:	4a4d      	ldr	r2, [pc, #308]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e6e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e70:	2380      	movs	r3, #128	@ 0x80
 8005e72:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e74:	4b4a      	ldr	r3, [pc, #296]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f023 0203 	bic.w	r2, r3, #3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	4947      	ldr	r1, [pc, #284]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e86:	f7fb fe47 	bl	8001b18 <HAL_GetTick>
 8005e8a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e8c:	e00a      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e8e:	f7fb fe43 	bl	8001b18 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e077      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f003 020c 	and.w	r2, r3, #12
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d1eb      	bne.n	8005e8e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b80      	cmp	r3, #128	@ 0x80
 8005eba:	d105      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ebc:	4b38      	ldr	r3, [pc, #224]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	4a37      	ldr	r2, [pc, #220]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ec6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d010      	beq.n	8005ef6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689a      	ldr	r2, [r3, #8]
 8005ed8:	4b31      	ldr	r3, [pc, #196]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d208      	bcs.n	8005ef6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ee4:	4b2e      	ldr	r3, [pc, #184]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	492b      	ldr	r1, [pc, #172]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ef6:	4b29      	ldr	r3, [pc, #164]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d210      	bcs.n	8005f26 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f04:	4b25      	ldr	r3, [pc, #148]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f023 020f 	bic.w	r2, r3, #15
 8005f0c:	4923      	ldr	r1, [pc, #140]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f14:	4b21      	ldr	r3, [pc, #132]	@ (8005f9c <HAL_RCC_ClockConfig+0x25c>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 030f 	and.w	r3, r3, #15
 8005f1c:	683a      	ldr	r2, [r7, #0]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d001      	beq.n	8005f26 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e036      	b.n	8005f94 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0304 	and.w	r3, r3, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d008      	beq.n	8005f44 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f32:	4b1b      	ldr	r3, [pc, #108]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	4918      	ldr	r1, [pc, #96]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d009      	beq.n	8005f64 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f50:	4b13      	ldr	r3, [pc, #76]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	00db      	lsls	r3, r3, #3
 8005f5e:	4910      	ldr	r1, [pc, #64]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f64:	f000 f826 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa0 <HAL_RCC_ClockConfig+0x260>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	091b      	lsrs	r3, r3, #4
 8005f70:	f003 030f 	and.w	r3, r3, #15
 8005f74:	490c      	ldr	r1, [pc, #48]	@ (8005fa8 <HAL_RCC_ClockConfig+0x268>)
 8005f76:	5ccb      	ldrb	r3, [r1, r3]
 8005f78:	f003 031f 	and.w	r3, r3, #31
 8005f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f80:	4a0a      	ldr	r2, [pc, #40]	@ (8005fac <HAL_RCC_ClockConfig+0x26c>)
 8005f82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005f84:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb0 <HAL_RCC_ClockConfig+0x270>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7fb fd75 	bl	8001a78 <HAL_InitTick>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	73fb      	strb	r3, [r7, #15]

  return status;
 8005f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3718      	adds	r7, #24
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40022000 	.word	0x40022000
 8005fa0:	40021000 	.word	0x40021000
 8005fa4:	04c4b400 	.word	0x04c4b400
 8005fa8:	0800db84 	.word	0x0800db84
 8005fac:	20000004 	.word	0x20000004
 8005fb0:	20000008 	.word	0x20000008

08005fb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b089      	sub	sp, #36	@ 0x24
 8005fb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 030c 	and.w	r3, r3, #12
 8005fca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	f003 0303 	and.w	r3, r3, #3
 8005fd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d005      	beq.n	8005fe8 <HAL_RCC_GetSysClockFreq+0x34>
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b0c      	cmp	r3, #12
 8005fe0:	d121      	bne.n	8006026 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d11e      	bne.n	8006026 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005fe8:	4b34      	ldr	r3, [pc, #208]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d107      	bne.n	8006004 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ff4:	4b31      	ldr	r3, [pc, #196]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8005ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ffa:	0a1b      	lsrs	r3, r3, #8
 8005ffc:	f003 030f 	and.w	r3, r3, #15
 8006000:	61fb      	str	r3, [r7, #28]
 8006002:	e005      	b.n	8006010 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006004:	4b2d      	ldr	r3, [pc, #180]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	091b      	lsrs	r3, r3, #4
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006010:	4a2b      	ldr	r2, [pc, #172]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006018:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10d      	bne.n	800603c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006024:	e00a      	b.n	800603c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	2b04      	cmp	r3, #4
 800602a:	d102      	bne.n	8006032 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800602c:	4b25      	ldr	r3, [pc, #148]	@ (80060c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800602e:	61bb      	str	r3, [r7, #24]
 8006030:	e004      	b.n	800603c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	2b08      	cmp	r3, #8
 8006036:	d101      	bne.n	800603c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006038:	4b23      	ldr	r3, [pc, #140]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800603a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b0c      	cmp	r3, #12
 8006040:	d134      	bne.n	80060ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006042:	4b1e      	ldr	r3, [pc, #120]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f003 0303 	and.w	r3, r3, #3
 800604a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b02      	cmp	r3, #2
 8006050:	d003      	beq.n	800605a <HAL_RCC_GetSysClockFreq+0xa6>
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2b03      	cmp	r3, #3
 8006056:	d003      	beq.n	8006060 <HAL_RCC_GetSysClockFreq+0xac>
 8006058:	e005      	b.n	8006066 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800605a:	4b1a      	ldr	r3, [pc, #104]	@ (80060c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800605c:	617b      	str	r3, [r7, #20]
      break;
 800605e:	e005      	b.n	800606c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006060:	4b19      	ldr	r3, [pc, #100]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006062:	617b      	str	r3, [r7, #20]
      break;
 8006064:	e002      	b.n	800606c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	617b      	str	r3, [r7, #20]
      break;
 800606a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800606c:	4b13      	ldr	r3, [pc, #76]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	091b      	lsrs	r3, r3, #4
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	3301      	adds	r3, #1
 8006078:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800607a:	4b10      	ldr	r3, [pc, #64]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	0a1b      	lsrs	r3, r3, #8
 8006080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	fb03 f202 	mul.w	r2, r3, r2
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006090:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006092:	4b0a      	ldr	r3, [pc, #40]	@ (80060bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	0e5b      	lsrs	r3, r3, #25
 8006098:	f003 0303 	and.w	r3, r3, #3
 800609c:	3301      	adds	r3, #1
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80060ac:	69bb      	ldr	r3, [r7, #24]
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3724      	adds	r7, #36	@ 0x24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40021000 	.word	0x40021000
 80060c0:	0800db9c 	.word	0x0800db9c
 80060c4:	00f42400 	.word	0x00f42400
 80060c8:	007a1200 	.word	0x007a1200

080060cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060cc:	b480      	push	{r7}
 80060ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060d0:	4b03      	ldr	r3, [pc, #12]	@ (80060e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060d2:	681b      	ldr	r3, [r3, #0]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	20000004 	.word	0x20000004

080060e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80060e8:	f7ff fff0 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 80060ec:	4602      	mov	r2, r0
 80060ee:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	0a1b      	lsrs	r3, r3, #8
 80060f4:	f003 0307 	and.w	r3, r3, #7
 80060f8:	4904      	ldr	r1, [pc, #16]	@ (800610c <HAL_RCC_GetPCLK1Freq+0x28>)
 80060fa:	5ccb      	ldrb	r3, [r1, r3]
 80060fc:	f003 031f 	and.w	r3, r3, #31
 8006100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006104:	4618      	mov	r0, r3
 8006106:	bd80      	pop	{r7, pc}
 8006108:	40021000 	.word	0x40021000
 800610c:	0800db94 	.word	0x0800db94

08006110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006114:	f7ff ffda 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 8006118:	4602      	mov	r2, r0
 800611a:	4b06      	ldr	r3, [pc, #24]	@ (8006134 <HAL_RCC_GetPCLK2Freq+0x24>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	0adb      	lsrs	r3, r3, #11
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	4904      	ldr	r1, [pc, #16]	@ (8006138 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006126:	5ccb      	ldrb	r3, [r1, r3]
 8006128:	f003 031f 	and.w	r3, r3, #31
 800612c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006130:	4618      	mov	r0, r3
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40021000 	.word	0x40021000
 8006138:	0800db94 	.word	0x0800db94

0800613c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006144:	2300      	movs	r3, #0
 8006146:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006148:	4b27      	ldr	r3, [pc, #156]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800614a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800614c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006154:	f7ff f8f6 	bl	8005344 <HAL_PWREx_GetVoltageRange>
 8006158:	6178      	str	r0, [r7, #20]
 800615a:	e014      	b.n	8006186 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800615c:	4b22      	ldr	r3, [pc, #136]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800615e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006160:	4a21      	ldr	r2, [pc, #132]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006162:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006166:	6593      	str	r3, [r2, #88]	@ 0x58
 8006168:	4b1f      	ldr	r3, [pc, #124]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800616a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006170:	60fb      	str	r3, [r7, #12]
 8006172:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006174:	f7ff f8e6 	bl	8005344 <HAL_PWREx_GetVoltageRange>
 8006178:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800617a:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800617c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800617e:	4a1a      	ldr	r2, [pc, #104]	@ (80061e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006180:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006184:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800618c:	d10b      	bne.n	80061a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b80      	cmp	r3, #128	@ 0x80
 8006192:	d913      	bls.n	80061bc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2ba0      	cmp	r3, #160	@ 0xa0
 8006198:	d902      	bls.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800619a:	2302      	movs	r3, #2
 800619c:	613b      	str	r3, [r7, #16]
 800619e:	e00d      	b.n	80061bc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80061a0:	2301      	movs	r3, #1
 80061a2:	613b      	str	r3, [r7, #16]
 80061a4:	e00a      	b.n	80061bc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80061aa:	d902      	bls.n	80061b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80061ac:	2302      	movs	r3, #2
 80061ae:	613b      	str	r3, [r7, #16]
 80061b0:	e004      	b.n	80061bc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b70      	cmp	r3, #112	@ 0x70
 80061b6:	d101      	bne.n	80061bc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80061b8:	2301      	movs	r3, #1
 80061ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80061bc:	4b0b      	ldr	r3, [pc, #44]	@ (80061ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f023 020f 	bic.w	r2, r3, #15
 80061c4:	4909      	ldr	r1, [pc, #36]	@ (80061ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80061cc:	4b07      	ldr	r3, [pc, #28]	@ (80061ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 030f 	and.w	r3, r3, #15
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d001      	beq.n	80061de <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e000      	b.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3718      	adds	r7, #24
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	40021000 	.word	0x40021000
 80061ec:	40022000 	.word	0x40022000

080061f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061f6:	4b2d      	ldr	r3, [pc, #180]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2b03      	cmp	r3, #3
 8006204:	d00b      	beq.n	800621e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2b03      	cmp	r3, #3
 800620a:	d825      	bhi.n	8006258 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d008      	beq.n	8006224 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b02      	cmp	r3, #2
 8006216:	d11f      	bne.n	8006258 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006218:	4b25      	ldr	r3, [pc, #148]	@ (80062b0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800621a:	613b      	str	r3, [r7, #16]
    break;
 800621c:	e01f      	b.n	800625e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800621e:	4b25      	ldr	r3, [pc, #148]	@ (80062b4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006220:	613b      	str	r3, [r7, #16]
    break;
 8006222:	e01c      	b.n	800625e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006224:	4b21      	ldr	r3, [pc, #132]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0308 	and.w	r3, r3, #8
 800622c:	2b00      	cmp	r3, #0
 800622e:	d107      	bne.n	8006240 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006230:	4b1e      	ldr	r3, [pc, #120]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006236:	0a1b      	lsrs	r3, r3, #8
 8006238:	f003 030f 	and.w	r3, r3, #15
 800623c:	617b      	str	r3, [r7, #20]
 800623e:	e005      	b.n	800624c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006240:	4b1a      	ldr	r3, [pc, #104]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	091b      	lsrs	r3, r3, #4
 8006246:	f003 030f 	and.w	r3, r3, #15
 800624a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800624c:	4a1a      	ldr	r2, [pc, #104]	@ (80062b8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006254:	613b      	str	r3, [r7, #16]
    break;
 8006256:	e002      	b.n	800625e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006258:	2300      	movs	r3, #0
 800625a:	613b      	str	r3, [r7, #16]
    break;
 800625c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800625e:	4b13      	ldr	r3, [pc, #76]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	091b      	lsrs	r3, r3, #4
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	3301      	adds	r3, #1
 800626a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800626c:	4b0f      	ldr	r3, [pc, #60]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	0a1b      	lsrs	r3, r3, #8
 8006272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	fb03 f202 	mul.w	r2, r3, r2
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006282:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006284:	4b09      	ldr	r3, [pc, #36]	@ (80062ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	0e5b      	lsrs	r3, r3, #25
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	3301      	adds	r3, #1
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	fbb2 f3f3 	udiv	r3, r2, r3
 800629c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800629e:	683b      	ldr	r3, [r7, #0]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	40021000 	.word	0x40021000
 80062b0:	00f42400 	.word	0x00f42400
 80062b4:	007a1200 	.word	0x007a1200
 80062b8:	0800db9c 	.word	0x0800db9c

080062bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062c4:	2300      	movs	r3, #0
 80062c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062c8:	2300      	movs	r3, #0
 80062ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d040      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062dc:	2b80      	cmp	r3, #128	@ 0x80
 80062de:	d02a      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062e0:	2b80      	cmp	r3, #128	@ 0x80
 80062e2:	d825      	bhi.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062e4:	2b60      	cmp	r3, #96	@ 0x60
 80062e6:	d026      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062e8:	2b60      	cmp	r3, #96	@ 0x60
 80062ea:	d821      	bhi.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062ec:	2b40      	cmp	r3, #64	@ 0x40
 80062ee:	d006      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x42>
 80062f0:	2b40      	cmp	r3, #64	@ 0x40
 80062f2:	d81d      	bhi.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x50>
 80062f8:	2b20      	cmp	r3, #32
 80062fa:	d010      	beq.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x62>
 80062fc:	e018      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062fe:	4b89      	ldr	r3, [pc, #548]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	4a88      	ldr	r2, [pc, #544]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006308:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800630a:	e015      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	2100      	movs	r1, #0
 8006312:	4618      	mov	r0, r3
 8006314:	f000 fb02 	bl	800691c <RCCEx_PLLSAI1_Config>
 8006318:	4603      	mov	r3, r0
 800631a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800631c:	e00c      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	3320      	adds	r3, #32
 8006322:	2100      	movs	r1, #0
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fbed 	bl	8006b04 <RCCEx_PLLSAI2_Config>
 800632a:	4603      	mov	r3, r0
 800632c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800632e:	e003      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	74fb      	strb	r3, [r7, #19]
      break;
 8006334:	e000      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006336:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006338:	7cfb      	ldrb	r3, [r7, #19]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d10b      	bne.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800633e:	4b79      	ldr	r3, [pc, #484]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006340:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006344:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800634c:	4975      	ldr	r1, [pc, #468]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800634e:	4313      	orrs	r3, r2
 8006350:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006354:	e001      	b.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006356:	7cfb      	ldrb	r3, [r7, #19]
 8006358:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d047      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800636e:	d030      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006374:	d82a      	bhi.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006376:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800637a:	d02a      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800637c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006380:	d824      	bhi.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006382:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006386:	d008      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006388:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800638c:	d81e      	bhi.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00a      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006396:	d010      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006398:	e018      	b.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800639a:	4b62      	ldr	r3, [pc, #392]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	4a61      	ldr	r2, [pc, #388]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063a4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063a6:	e015      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3304      	adds	r3, #4
 80063ac:	2100      	movs	r1, #0
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fab4 	bl	800691c <RCCEx_PLLSAI1_Config>
 80063b4:	4603      	mov	r3, r0
 80063b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063b8:	e00c      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	3320      	adds	r3, #32
 80063be:	2100      	movs	r1, #0
 80063c0:	4618      	mov	r0, r3
 80063c2:	f000 fb9f 	bl	8006b04 <RCCEx_PLLSAI2_Config>
 80063c6:	4603      	mov	r3, r0
 80063c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063ca:	e003      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	74fb      	strb	r3, [r7, #19]
      break;
 80063d0:	e000      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80063d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063d4:	7cfb      	ldrb	r3, [r7, #19]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10b      	bne.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80063da:	4b52      	ldr	r3, [pc, #328]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e8:	494e      	ldr	r1, [pc, #312]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80063f0:	e001      	b.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f2:	7cfb      	ldrb	r3, [r7, #19]
 80063f4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f000 809f 	beq.w	8006542 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006404:	2300      	movs	r3, #0
 8006406:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006408:	4b46      	ldr	r3, [pc, #280]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800640a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006418:	2300      	movs	r3, #0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00d      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800641e:	4b41      	ldr	r3, [pc, #260]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006422:	4a40      	ldr	r2, [pc, #256]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006428:	6593      	str	r3, [r2, #88]	@ 0x58
 800642a:	4b3e      	ldr	r3, [pc, #248]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800642c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800642e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006432:	60bb      	str	r3, [r7, #8]
 8006434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006436:	2301      	movs	r3, #1
 8006438:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800643a:	4b3b      	ldr	r3, [pc, #236]	@ (8006528 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a3a      	ldr	r2, [pc, #232]	@ (8006528 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006444:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006446:	f7fb fb67 	bl	8001b18 <HAL_GetTick>
 800644a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800644c:	e009      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800644e:	f7fb fb63 	bl	8001b18 <HAL_GetTick>
 8006452:	4602      	mov	r2, r0
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	2b02      	cmp	r3, #2
 800645a:	d902      	bls.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	74fb      	strb	r3, [r7, #19]
        break;
 8006460:	e005      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006462:	4b31      	ldr	r3, [pc, #196]	@ (8006528 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0ef      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800646e:	7cfb      	ldrb	r3, [r7, #19]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d15b      	bne.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006474:	4b2b      	ldr	r3, [pc, #172]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800647a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800647e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d01f      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	429a      	cmp	r2, r3
 8006490:	d019      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006492:	4b24      	ldr	r3, [pc, #144]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800649c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800649e:	4b21      	ldr	r3, [pc, #132]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064be:	4a19      	ldr	r2, [pc, #100]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d016      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d0:	f7fb fb22 	bl	8001b18 <HAL_GetTick>
 80064d4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064d6:	e00b      	b.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d8:	f7fb fb1e 	bl	8001b18 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d902      	bls.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	74fb      	strb	r3, [r7, #19]
            break;
 80064ee:	e006      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d0ec      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80064fe:	7cfb      	ldrb	r3, [r7, #19]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10c      	bne.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006504:	4b07      	ldr	r3, [pc, #28]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800650a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006514:	4903      	ldr	r1, [pc, #12]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006516:	4313      	orrs	r3, r2
 8006518:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800651c:	e008      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800651e:	7cfb      	ldrb	r3, [r7, #19]
 8006520:	74bb      	strb	r3, [r7, #18]
 8006522:	e005      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006524:	40021000 	.word	0x40021000
 8006528:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800652c:	7cfb      	ldrb	r3, [r7, #19]
 800652e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006530:	7c7b      	ldrb	r3, [r7, #17]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d105      	bne.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006536:	4ba0      	ldr	r3, [pc, #640]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800653a:	4a9f      	ldr	r2, [pc, #636]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800653c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006540:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00a      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800654e:	4b9a      	ldr	r3, [pc, #616]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006554:	f023 0203 	bic.w	r2, r3, #3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655c:	4996      	ldr	r1, [pc, #600]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00a      	beq.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006570:	4b91      	ldr	r3, [pc, #580]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006576:	f023 020c 	bic.w	r2, r3, #12
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657e:	498e      	ldr	r1, [pc, #568]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006580:	4313      	orrs	r3, r2
 8006582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0304 	and.w	r3, r3, #4
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00a      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006592:	4b89      	ldr	r3, [pc, #548]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006598:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a0:	4985      	ldr	r1, [pc, #532]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065a2:	4313      	orrs	r3, r2
 80065a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00a      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80065b4:	4b80      	ldr	r3, [pc, #512]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065c2:	497d      	ldr	r1, [pc, #500]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065c4:	4313      	orrs	r3, r2
 80065c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0310 	and.w	r3, r3, #16
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00a      	beq.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80065d6:	4b78      	ldr	r3, [pc, #480]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065e4:	4974      	ldr	r1, [pc, #464]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065e6:	4313      	orrs	r3, r2
 80065e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0320 	and.w	r3, r3, #32
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00a      	beq.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065f8:	4b6f      	ldr	r3, [pc, #444]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006606:	496c      	ldr	r1, [pc, #432]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006608:	4313      	orrs	r3, r2
 800660a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00a      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800661a:	4b67      	ldr	r3, [pc, #412]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800661c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006620:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006628:	4963      	ldr	r1, [pc, #396]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800662a:	4313      	orrs	r3, r2
 800662c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00a      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800663c:	4b5e      	ldr	r3, [pc, #376]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800663e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006642:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800664a:	495b      	ldr	r1, [pc, #364]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800664c:	4313      	orrs	r3, r2
 800664e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00a      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800665e:	4b56      	ldr	r3, [pc, #344]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006664:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666c:	4952      	ldr	r1, [pc, #328]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800666e:	4313      	orrs	r3, r2
 8006670:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00a      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006680:	4b4d      	ldr	r3, [pc, #308]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006686:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668e:	494a      	ldr	r1, [pc, #296]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006690:	4313      	orrs	r3, r2
 8006692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00a      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066a2:	4b45      	ldr	r3, [pc, #276]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b0:	4941      	ldr	r1, [pc, #260]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00a      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80066c4:	4b3c      	ldr	r3, [pc, #240]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066ca:	f023 0203 	bic.w	r2, r3, #3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d2:	4939      	ldr	r1, [pc, #228]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066d4:	4313      	orrs	r3, r2
 80066d6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d028      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066e6:	4b34      	ldr	r3, [pc, #208]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066f4:	4930      	ldr	r1, [pc, #192]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006704:	d106      	bne.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006706:	4b2c      	ldr	r3, [pc, #176]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	4a2b      	ldr	r2, [pc, #172]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800670c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006710:	60d3      	str	r3, [r2, #12]
 8006712:	e011      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800671c:	d10c      	bne.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	3304      	adds	r3, #4
 8006722:	2101      	movs	r1, #1
 8006724:	4618      	mov	r0, r3
 8006726:	f000 f8f9 	bl	800691c <RCCEx_PLLSAI1_Config>
 800672a:	4603      	mov	r3, r0
 800672c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800672e:	7cfb      	ldrb	r3, [r7, #19]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006734:	7cfb      	ldrb	r3, [r7, #19]
 8006736:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d04d      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006748:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800674c:	d108      	bne.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800674e:	4b1a      	ldr	r3, [pc, #104]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006750:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006754:	4a18      	ldr	r2, [pc, #96]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006756:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800675a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800675e:	e012      	b.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006760:	4b15      	ldr	r3, [pc, #84]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006762:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006766:	4a14      	ldr	r2, [pc, #80]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800676c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006770:	4b11      	ldr	r3, [pc, #68]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006776:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800677e:	490e      	ldr	r1, [pc, #56]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006780:	4313      	orrs	r3, r2
 8006782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800678a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800678e:	d106      	bne.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006790:	4b09      	ldr	r3, [pc, #36]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	4a08      	ldr	r2, [pc, #32]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800679a:	60d3      	str	r3, [r2, #12]
 800679c:	e020      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067a6:	d109      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80067a8:	4b03      	ldr	r3, [pc, #12]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	4a02      	ldr	r2, [pc, #8]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067b2:	60d3      	str	r3, [r2, #12]
 80067b4:	e014      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80067b6:	bf00      	nop
 80067b8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067c4:	d10c      	bne.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	3304      	adds	r3, #4
 80067ca:	2101      	movs	r1, #1
 80067cc:	4618      	mov	r0, r3
 80067ce:	f000 f8a5 	bl	800691c <RCCEx_PLLSAI1_Config>
 80067d2:	4603      	mov	r3, r0
 80067d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80067d6:	7cfb      	ldrb	r3, [r7, #19]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80067dc:	7cfb      	ldrb	r3, [r7, #19]
 80067de:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d028      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067fa:	4947      	ldr	r1, [pc, #284]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800680a:	d106      	bne.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800680c:	4b42      	ldr	r3, [pc, #264]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	4a41      	ldr	r2, [pc, #260]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006816:	60d3      	str	r3, [r2, #12]
 8006818:	e011      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800681e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006822:	d10c      	bne.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	3304      	adds	r3, #4
 8006828:	2101      	movs	r1, #1
 800682a:	4618      	mov	r0, r3
 800682c:	f000 f876 	bl	800691c <RCCEx_PLLSAI1_Config>
 8006830:	4603      	mov	r3, r0
 8006832:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006834:	7cfb      	ldrb	r3, [r7, #19]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800683a:	7cfb      	ldrb	r3, [r7, #19]
 800683c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d01e      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800684a:	4b33      	ldr	r3, [pc, #204]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800684c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006850:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800685a:	492f      	ldr	r1, [pc, #188]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800685c:	4313      	orrs	r3, r2
 800685e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800686c:	d10c      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3304      	adds	r3, #4
 8006872:	2102      	movs	r1, #2
 8006874:	4618      	mov	r0, r3
 8006876:	f000 f851 	bl	800691c <RCCEx_PLLSAI1_Config>
 800687a:	4603      	mov	r3, r0
 800687c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800687e:	7cfb      	ldrb	r3, [r7, #19]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d001      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006884:	7cfb      	ldrb	r3, [r7, #19]
 8006886:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00b      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006894:	4b20      	ldr	r3, [pc, #128]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006896:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800689a:	f023 0204 	bic.w	r2, r3, #4
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068a4:	491c      	ldr	r1, [pc, #112]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80068b8:	4b17      	ldr	r3, [pc, #92]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068be:	f023 0218 	bic.w	r2, r3, #24
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c8:	4913      	ldr	r1, [pc, #76]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d017      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80068dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068ec:	490a      	ldr	r1, [pc, #40]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068fe:	d105      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006900:	4b05      	ldr	r3, [pc, #20]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	4a04      	ldr	r2, [pc, #16]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800690a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800690c:	7cbb      	ldrb	r3, [r7, #18]
}
 800690e:	4618      	mov	r0, r3
 8006910:	3718      	adds	r7, #24
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40021000 	.word	0x40021000

0800691c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006926:	2300      	movs	r3, #0
 8006928:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800692a:	4b72      	ldr	r3, [pc, #456]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f003 0303 	and.w	r3, r3, #3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00e      	beq.n	8006954 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006936:	4b6f      	ldr	r3, [pc, #444]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	f003 0203 	and.w	r2, r3, #3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d103      	bne.n	800694e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
       ||
 800694a:	2b00      	cmp	r3, #0
 800694c:	d142      	bne.n	80069d4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	73fb      	strb	r3, [r7, #15]
 8006952:	e03f      	b.n	80069d4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b03      	cmp	r3, #3
 800695a:	d018      	beq.n	800698e <RCCEx_PLLSAI1_Config+0x72>
 800695c:	2b03      	cmp	r3, #3
 800695e:	d825      	bhi.n	80069ac <RCCEx_PLLSAI1_Config+0x90>
 8006960:	2b01      	cmp	r3, #1
 8006962:	d002      	beq.n	800696a <RCCEx_PLLSAI1_Config+0x4e>
 8006964:	2b02      	cmp	r3, #2
 8006966:	d009      	beq.n	800697c <RCCEx_PLLSAI1_Config+0x60>
 8006968:	e020      	b.n	80069ac <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800696a:	4b62      	ldr	r3, [pc, #392]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d11d      	bne.n	80069b2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800697a:	e01a      	b.n	80069b2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800697c:	4b5d      	ldr	r3, [pc, #372]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006984:	2b00      	cmp	r3, #0
 8006986:	d116      	bne.n	80069b6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800698c:	e013      	b.n	80069b6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800698e:	4b59      	ldr	r3, [pc, #356]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10f      	bne.n	80069ba <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800699a:	4b56      	ldr	r3, [pc, #344]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d109      	bne.n	80069ba <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069aa:	e006      	b.n	80069ba <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	73fb      	strb	r3, [r7, #15]
      break;
 80069b0:	e004      	b.n	80069bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80069b2:	bf00      	nop
 80069b4:	e002      	b.n	80069bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80069b6:	bf00      	nop
 80069b8:	e000      	b.n	80069bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80069ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d108      	bne.n	80069d4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80069c2:	4b4c      	ldr	r3, [pc, #304]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f023 0203 	bic.w	r2, r3, #3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4949      	ldr	r1, [pc, #292]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f040 8086 	bne.w	8006ae8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80069dc:	4b45      	ldr	r3, [pc, #276]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a44      	ldr	r2, [pc, #272]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069e8:	f7fb f896 	bl	8001b18 <HAL_GetTick>
 80069ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069ee:	e009      	b.n	8006a04 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069f0:	f7fb f892 	bl	8001b18 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d902      	bls.n	8006a04 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	73fb      	strb	r3, [r7, #15]
        break;
 8006a02:	e005      	b.n	8006a10 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a04:	4b3b      	ldr	r3, [pc, #236]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1ef      	bne.n	80069f0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d168      	bne.n	8006ae8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d113      	bne.n	8006a44 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a1c:	4b35      	ldr	r3, [pc, #212]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a1e:	691a      	ldr	r2, [r3, #16]
 8006a20:	4b35      	ldr	r3, [pc, #212]	@ (8006af8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	6892      	ldr	r2, [r2, #8]
 8006a28:	0211      	lsls	r1, r2, #8
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	68d2      	ldr	r2, [r2, #12]
 8006a2e:	06d2      	lsls	r2, r2, #27
 8006a30:	4311      	orrs	r1, r2
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	6852      	ldr	r2, [r2, #4]
 8006a36:	3a01      	subs	r2, #1
 8006a38:	0112      	lsls	r2, r2, #4
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	492d      	ldr	r1, [pc, #180]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	610b      	str	r3, [r1, #16]
 8006a42:	e02d      	b.n	8006aa0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d115      	bne.n	8006a76 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a4c:	691a      	ldr	r2, [r3, #16]
 8006a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8006afc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a50:	4013      	ands	r3, r2
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	6892      	ldr	r2, [r2, #8]
 8006a56:	0211      	lsls	r1, r2, #8
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6912      	ldr	r2, [r2, #16]
 8006a5c:	0852      	lsrs	r2, r2, #1
 8006a5e:	3a01      	subs	r2, #1
 8006a60:	0552      	lsls	r2, r2, #21
 8006a62:	4311      	orrs	r1, r2
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	6852      	ldr	r2, [r2, #4]
 8006a68:	3a01      	subs	r2, #1
 8006a6a:	0112      	lsls	r2, r2, #4
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	4921      	ldr	r1, [pc, #132]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a70:	4313      	orrs	r3, r2
 8006a72:	610b      	str	r3, [r1, #16]
 8006a74:	e014      	b.n	8006aa0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a76:	4b1f      	ldr	r3, [pc, #124]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a78:	691a      	ldr	r2, [r3, #16]
 8006a7a:	4b21      	ldr	r3, [pc, #132]	@ (8006b00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6892      	ldr	r2, [r2, #8]
 8006a82:	0211      	lsls	r1, r2, #8
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6952      	ldr	r2, [r2, #20]
 8006a88:	0852      	lsrs	r2, r2, #1
 8006a8a:	3a01      	subs	r2, #1
 8006a8c:	0652      	lsls	r2, r2, #25
 8006a8e:	4311      	orrs	r1, r2
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	6852      	ldr	r2, [r2, #4]
 8006a94:	3a01      	subs	r2, #1
 8006a96:	0112      	lsls	r2, r2, #4
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	4916      	ldr	r1, [pc, #88]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006aa0:	4b14      	ldr	r3, [pc, #80]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a13      	ldr	r2, [pc, #76]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006aaa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aac:	f7fb f834 	bl	8001b18 <HAL_GetTick>
 8006ab0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006ab2:	e009      	b.n	8006ac8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ab4:	f7fb f830 	bl	8001b18 <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d902      	bls.n	8006ac8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	73fb      	strb	r3, [r7, #15]
          break;
 8006ac6:	e005      	b.n	8006ad4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d0ef      	beq.n	8006ab4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d106      	bne.n	8006ae8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ada:	4b06      	ldr	r3, [pc, #24]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006adc:	691a      	ldr	r2, [r3, #16]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	4904      	ldr	r1, [pc, #16]	@ (8006af4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	40021000 	.word	0x40021000
 8006af8:	07ff800f 	.word	0x07ff800f
 8006afc:	ff9f800f 	.word	0xff9f800f
 8006b00:	f9ff800f 	.word	0xf9ff800f

08006b04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b12:	4b72      	ldr	r3, [pc, #456]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	f003 0303 	and.w	r3, r3, #3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00e      	beq.n	8006b3c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006b1e:	4b6f      	ldr	r3, [pc, #444]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	f003 0203 	and.w	r2, r3, #3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d103      	bne.n	8006b36 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
       ||
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d142      	bne.n	8006bbc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	73fb      	strb	r3, [r7, #15]
 8006b3a:	e03f      	b.n	8006bbc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d018      	beq.n	8006b76 <RCCEx_PLLSAI2_Config+0x72>
 8006b44:	2b03      	cmp	r3, #3
 8006b46:	d825      	bhi.n	8006b94 <RCCEx_PLLSAI2_Config+0x90>
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d002      	beq.n	8006b52 <RCCEx_PLLSAI2_Config+0x4e>
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d009      	beq.n	8006b64 <RCCEx_PLLSAI2_Config+0x60>
 8006b50:	e020      	b.n	8006b94 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b52:	4b62      	ldr	r3, [pc, #392]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0302 	and.w	r3, r3, #2
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d11d      	bne.n	8006b9a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b62:	e01a      	b.n	8006b9a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b64:	4b5d      	ldr	r3, [pc, #372]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d116      	bne.n	8006b9e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b74:	e013      	b.n	8006b9e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b76:	4b59      	ldr	r3, [pc, #356]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10f      	bne.n	8006ba2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b82:	4b56      	ldr	r3, [pc, #344]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d109      	bne.n	8006ba2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b92:	e006      	b.n	8006ba2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	73fb      	strb	r3, [r7, #15]
      break;
 8006b98:	e004      	b.n	8006ba4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006b9a:	bf00      	nop
 8006b9c:	e002      	b.n	8006ba4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006b9e:	bf00      	nop
 8006ba0:	e000      	b.n	8006ba4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006ba2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ba4:	7bfb      	ldrb	r3, [r7, #15]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d108      	bne.n	8006bbc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006baa:	4b4c      	ldr	r3, [pc, #304]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	f023 0203 	bic.w	r2, r3, #3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4949      	ldr	r1, [pc, #292]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f040 8086 	bne.w	8006cd0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006bc4:	4b45      	ldr	r3, [pc, #276]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a44      	ldr	r2, [pc, #272]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bd0:	f7fa ffa2 	bl	8001b18 <HAL_GetTick>
 8006bd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006bd6:	e009      	b.n	8006bec <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006bd8:	f7fa ff9e 	bl	8001b18 <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d902      	bls.n	8006bec <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	73fb      	strb	r3, [r7, #15]
        break;
 8006bea:	e005      	b.n	8006bf8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006bec:	4b3b      	ldr	r3, [pc, #236]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1ef      	bne.n	8006bd8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006bf8:	7bfb      	ldrb	r3, [r7, #15]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d168      	bne.n	8006cd0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d113      	bne.n	8006c2c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c04:	4b35      	ldr	r3, [pc, #212]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c06:	695a      	ldr	r2, [r3, #20]
 8006c08:	4b35      	ldr	r3, [pc, #212]	@ (8006ce0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	6892      	ldr	r2, [r2, #8]
 8006c10:	0211      	lsls	r1, r2, #8
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	68d2      	ldr	r2, [r2, #12]
 8006c16:	06d2      	lsls	r2, r2, #27
 8006c18:	4311      	orrs	r1, r2
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6852      	ldr	r2, [r2, #4]
 8006c1e:	3a01      	subs	r2, #1
 8006c20:	0112      	lsls	r2, r2, #4
 8006c22:	430a      	orrs	r2, r1
 8006c24:	492d      	ldr	r1, [pc, #180]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c26:	4313      	orrs	r3, r2
 8006c28:	614b      	str	r3, [r1, #20]
 8006c2a:	e02d      	b.n	8006c88 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d115      	bne.n	8006c5e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c32:	4b2a      	ldr	r3, [pc, #168]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c34:	695a      	ldr	r2, [r3, #20]
 8006c36:	4b2b      	ldr	r3, [pc, #172]	@ (8006ce4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006c38:	4013      	ands	r3, r2
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	6892      	ldr	r2, [r2, #8]
 8006c3e:	0211      	lsls	r1, r2, #8
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6912      	ldr	r2, [r2, #16]
 8006c44:	0852      	lsrs	r2, r2, #1
 8006c46:	3a01      	subs	r2, #1
 8006c48:	0552      	lsls	r2, r2, #21
 8006c4a:	4311      	orrs	r1, r2
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	6852      	ldr	r2, [r2, #4]
 8006c50:	3a01      	subs	r2, #1
 8006c52:	0112      	lsls	r2, r2, #4
 8006c54:	430a      	orrs	r2, r1
 8006c56:	4921      	ldr	r1, [pc, #132]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	614b      	str	r3, [r1, #20]
 8006c5c:	e014      	b.n	8006c88 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c60:	695a      	ldr	r2, [r3, #20]
 8006c62:	4b21      	ldr	r3, [pc, #132]	@ (8006ce8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006c64:	4013      	ands	r3, r2
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6892      	ldr	r2, [r2, #8]
 8006c6a:	0211      	lsls	r1, r2, #8
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	6952      	ldr	r2, [r2, #20]
 8006c70:	0852      	lsrs	r2, r2, #1
 8006c72:	3a01      	subs	r2, #1
 8006c74:	0652      	lsls	r2, r2, #25
 8006c76:	4311      	orrs	r1, r2
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	6852      	ldr	r2, [r2, #4]
 8006c7c:	3a01      	subs	r2, #1
 8006c7e:	0112      	lsls	r2, r2, #4
 8006c80:	430a      	orrs	r2, r1
 8006c82:	4916      	ldr	r1, [pc, #88]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006c88:	4b14      	ldr	r3, [pc, #80]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a13      	ldr	r2, [pc, #76]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c94:	f7fa ff40 	bl	8001b18 <HAL_GetTick>
 8006c98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006c9a:	e009      	b.n	8006cb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c9c:	f7fa ff3c 	bl	8001b18 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d902      	bls.n	8006cb0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	73fb      	strb	r3, [r7, #15]
          break;
 8006cae:	e005      	b.n	8006cbc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d0ef      	beq.n	8006c9c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d106      	bne.n	8006cd0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006cc2:	4b06      	ldr	r3, [pc, #24]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cc4:	695a      	ldr	r2, [r3, #20]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	4904      	ldr	r1, [pc, #16]	@ (8006cdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	40021000 	.word	0x40021000
 8006ce0:	07ff800f 	.word	0x07ff800f
 8006ce4:	ff9f800f 	.word	0xff9f800f
 8006ce8:	f9ff800f 	.word	0xf9ff800f

08006cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e049      	b.n	8006d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fa fcd2 	bl	80016bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	3304      	adds	r3, #4
 8006d28:	4619      	mov	r1, r3
 8006d2a:	4610      	mov	r0, r2
 8006d2c:	f000 fb02 	bl	8007334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3708      	adds	r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
	...

08006d9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d001      	beq.n	8006db4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e047      	b.n	8006e44 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a23      	ldr	r2, [pc, #140]	@ (8006e50 <HAL_TIM_Base_Start+0xb4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d01d      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dce:	d018      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8006e54 <HAL_TIM_Base_Start+0xb8>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d013      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a1e      	ldr	r2, [pc, #120]	@ (8006e58 <HAL_TIM_Base_Start+0xbc>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d00e      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e5c <HAL_TIM_Base_Start+0xc0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d009      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a1b      	ldr	r2, [pc, #108]	@ (8006e60 <HAL_TIM_Base_Start+0xc4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d004      	beq.n	8006e02 <HAL_TIM_Base_Start+0x66>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a19      	ldr	r2, [pc, #100]	@ (8006e64 <HAL_TIM_Base_Start+0xc8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d115      	bne.n	8006e2e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	4b17      	ldr	r3, [pc, #92]	@ (8006e68 <HAL_TIM_Base_Start+0xcc>)
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b06      	cmp	r3, #6
 8006e12:	d015      	beq.n	8006e40 <HAL_TIM_Base_Start+0xa4>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e1a:	d011      	beq.n	8006e40 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0201 	orr.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2c:	e008      	b.n	8006e40 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f042 0201 	orr.w	r2, r2, #1
 8006e3c:	601a      	str	r2, [r3, #0]
 8006e3e:	e000      	b.n	8006e42 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr
 8006e50:	40012c00 	.word	0x40012c00
 8006e54:	40000400 	.word	0x40000400
 8006e58:	40000800 	.word	0x40000800
 8006e5c:	40000c00 	.word	0x40000c00
 8006e60:	40013400 	.word	0x40013400
 8006e64:	40014000 	.word	0x40014000
 8006e68:	00010007 	.word	0x00010007

08006e6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d001      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e04f      	b.n	8006f24 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68da      	ldr	r2, [r3, #12]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a23      	ldr	r2, [pc, #140]	@ (8006f30 <HAL_TIM_Base_Start_IT+0xc4>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d01d      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eae:	d018      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8006f34 <HAL_TIM_Base_Start_IT+0xc8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d013      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8006f38 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d00e      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f3c <HAL_TIM_Base_Start_IT+0xd0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d009      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8006f40 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d004      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x76>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a19      	ldr	r2, [pc, #100]	@ (8006f44 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d115      	bne.n	8006f0e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	4b17      	ldr	r3, [pc, #92]	@ (8006f48 <HAL_TIM_Base_Start_IT+0xdc>)
 8006eea:	4013      	ands	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2b06      	cmp	r3, #6
 8006ef2:	d015      	beq.n	8006f20 <HAL_TIM_Base_Start_IT+0xb4>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006efa:	d011      	beq.n	8006f20 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f042 0201 	orr.w	r2, r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f0c:	e008      	b.n	8006f20 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f042 0201 	orr.w	r2, r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]
 8006f1e:	e000      	b.n	8006f22 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f20:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr
 8006f30:	40012c00 	.word	0x40012c00
 8006f34:	40000400 	.word	0x40000400
 8006f38:	40000800 	.word	0x40000800
 8006f3c:	40000c00 	.word	0x40000c00
 8006f40:	40013400 	.word	0x40013400
 8006f44:	40014000 	.word	0x40014000
 8006f48:	00010007 	.word	0x00010007

08006f4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d020      	beq.n	8006fb0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d01b      	beq.n	8006fb0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f06f 0202 	mvn.w	r2, #2
 8006f80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	f003 0303 	and.w	r3, r3, #3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f9ad 	bl	80072f6 <HAL_TIM_IC_CaptureCallback>
 8006f9c:	e005      	b.n	8006faa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f99f 	bl	80072e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f9b0 	bl	800730a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f003 0304 	and.w	r3, r3, #4
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d020      	beq.n	8006ffc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d01b      	beq.n	8006ffc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f06f 0204 	mvn.w	r2, #4
 8006fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f987 	bl	80072f6 <HAL_TIM_IC_CaptureCallback>
 8006fe8:	e005      	b.n	8006ff6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f979 	bl	80072e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 f98a 	bl	800730a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	f003 0308 	and.w	r3, r3, #8
 8007002:	2b00      	cmp	r3, #0
 8007004:	d020      	beq.n	8007048 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d01b      	beq.n	8007048 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f06f 0208 	mvn.w	r2, #8
 8007018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2204      	movs	r2, #4
 800701e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 f961 	bl	80072f6 <HAL_TIM_IC_CaptureCallback>
 8007034:	e005      	b.n	8007042 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f953 	bl	80072e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 f964 	bl	800730a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	f003 0310 	and.w	r3, r3, #16
 800704e:	2b00      	cmp	r3, #0
 8007050:	d020      	beq.n	8007094 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f003 0310 	and.w	r3, r3, #16
 8007058:	2b00      	cmp	r3, #0
 800705a:	d01b      	beq.n	8007094 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f06f 0210 	mvn.w	r2, #16
 8007064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2208      	movs	r2, #8
 800706a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	69db      	ldr	r3, [r3, #28]
 8007072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007076:	2b00      	cmp	r3, #0
 8007078:	d003      	beq.n	8007082 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f93b 	bl	80072f6 <HAL_TIM_IC_CaptureCallback>
 8007080:	e005      	b.n	800708e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 f92d 	bl	80072e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 f93e 	bl	800730a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00c      	beq.n	80070b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d007      	beq.n	80070b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0201 	mvn.w	r2, #1
 80070b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7f9 ff7c 	bl	8000fb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00c      	beq.n	80070dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d007      	beq.n	80070dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 faf2 	bl	80076c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00c      	beq.n	8007100 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d007      	beq.n	8007100 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80070f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 faea 	bl	80076d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00c      	beq.n	8007124 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d007      	beq.n	8007124 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800711c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f8fd 	bl	800731e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00c      	beq.n	8007148 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f003 0320 	and.w	r3, r3, #32
 8007134:	2b00      	cmp	r3, #0
 8007136:	d007      	beq.n	8007148 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0220 	mvn.w	r2, #32
 8007140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fab2 	bl	80076ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007148:	bf00      	nop
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007164:	2b01      	cmp	r3, #1
 8007166:	d101      	bne.n	800716c <HAL_TIM_ConfigClockSource+0x1c>
 8007168:	2302      	movs	r3, #2
 800716a:	e0b6      	b.n	80072da <HAL_TIM_ConfigClockSource+0x18a>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2202      	movs	r2, #2
 8007178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800718a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800718e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007196:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a8:	d03e      	beq.n	8007228 <HAL_TIM_ConfigClockSource+0xd8>
 80071aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071ae:	f200 8087 	bhi.w	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071b6:	f000 8086 	beq.w	80072c6 <HAL_TIM_ConfigClockSource+0x176>
 80071ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071be:	d87f      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071c0:	2b70      	cmp	r3, #112	@ 0x70
 80071c2:	d01a      	beq.n	80071fa <HAL_TIM_ConfigClockSource+0xaa>
 80071c4:	2b70      	cmp	r3, #112	@ 0x70
 80071c6:	d87b      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071c8:	2b60      	cmp	r3, #96	@ 0x60
 80071ca:	d050      	beq.n	800726e <HAL_TIM_ConfigClockSource+0x11e>
 80071cc:	2b60      	cmp	r3, #96	@ 0x60
 80071ce:	d877      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071d0:	2b50      	cmp	r3, #80	@ 0x50
 80071d2:	d03c      	beq.n	800724e <HAL_TIM_ConfigClockSource+0xfe>
 80071d4:	2b50      	cmp	r3, #80	@ 0x50
 80071d6:	d873      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	d058      	beq.n	800728e <HAL_TIM_ConfigClockSource+0x13e>
 80071dc:	2b40      	cmp	r3, #64	@ 0x40
 80071de:	d86f      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071e0:	2b30      	cmp	r3, #48	@ 0x30
 80071e2:	d064      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0x15e>
 80071e4:	2b30      	cmp	r3, #48	@ 0x30
 80071e6:	d86b      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071e8:	2b20      	cmp	r3, #32
 80071ea:	d060      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0x15e>
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	d867      	bhi.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d05c      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0x15e>
 80071f4:	2b10      	cmp	r3, #16
 80071f6:	d05a      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0x15e>
 80071f8:	e062      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800720a:	f000 f9a7 	bl	800755c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800721c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	609a      	str	r2, [r3, #8]
      break;
 8007226:	e04f      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007238:	f000 f990 	bl	800755c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	689a      	ldr	r2, [r3, #8]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800724a:	609a      	str	r2, [r3, #8]
      break;
 800724c:	e03c      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800725a:	461a      	mov	r2, r3
 800725c:	f000 f904 	bl	8007468 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2150      	movs	r1, #80	@ 0x50
 8007266:	4618      	mov	r0, r3
 8007268:	f000 f95d 	bl	8007526 <TIM_ITRx_SetConfig>
      break;
 800726c:	e02c      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800727a:	461a      	mov	r2, r3
 800727c:	f000 f923 	bl	80074c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2160      	movs	r1, #96	@ 0x60
 8007286:	4618      	mov	r0, r3
 8007288:	f000 f94d 	bl	8007526 <TIM_ITRx_SetConfig>
      break;
 800728c:	e01c      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800729a:	461a      	mov	r2, r3
 800729c:	f000 f8e4 	bl	8007468 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2140      	movs	r1, #64	@ 0x40
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 f93d 	bl	8007526 <TIM_ITRx_SetConfig>
      break;
 80072ac:	e00c      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4619      	mov	r1, r3
 80072b8:	4610      	mov	r0, r2
 80072ba:	f000 f934 	bl	8007526 <TIM_ITRx_SetConfig>
      break;
 80072be:	e003      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	73fb      	strb	r3, [r7, #15]
      break;
 80072c4:	e000      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80072c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072ea:	bf00      	nop
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072f6:	b480      	push	{r7}
 80072f8:	b083      	sub	sp, #12
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072fe:	bf00      	nop
 8007300:	370c      	adds	r7, #12
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800730a:	b480      	push	{r7}
 800730c:	b083      	sub	sp, #12
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007312:	bf00      	nop
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr

0800731e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800731e:	b480      	push	{r7}
 8007320:	b083      	sub	sp, #12
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007326:	bf00      	nop
 8007328:	370c      	adds	r7, #12
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
	...

08007334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a40      	ldr	r2, [pc, #256]	@ (8007448 <TIM_Base_SetConfig+0x114>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d013      	beq.n	8007374 <TIM_Base_SetConfig+0x40>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007352:	d00f      	beq.n	8007374 <TIM_Base_SetConfig+0x40>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a3d      	ldr	r2, [pc, #244]	@ (800744c <TIM_Base_SetConfig+0x118>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d00b      	beq.n	8007374 <TIM_Base_SetConfig+0x40>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a3c      	ldr	r2, [pc, #240]	@ (8007450 <TIM_Base_SetConfig+0x11c>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d007      	beq.n	8007374 <TIM_Base_SetConfig+0x40>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a3b      	ldr	r2, [pc, #236]	@ (8007454 <TIM_Base_SetConfig+0x120>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d003      	beq.n	8007374 <TIM_Base_SetConfig+0x40>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a3a      	ldr	r2, [pc, #232]	@ (8007458 <TIM_Base_SetConfig+0x124>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d108      	bne.n	8007386 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	4313      	orrs	r3, r2
 8007384:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a2f      	ldr	r2, [pc, #188]	@ (8007448 <TIM_Base_SetConfig+0x114>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d01f      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007394:	d01b      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a2c      	ldr	r2, [pc, #176]	@ (800744c <TIM_Base_SetConfig+0x118>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d017      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a2b      	ldr	r2, [pc, #172]	@ (8007450 <TIM_Base_SetConfig+0x11c>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d013      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a2a      	ldr	r2, [pc, #168]	@ (8007454 <TIM_Base_SetConfig+0x120>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d00f      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a29      	ldr	r2, [pc, #164]	@ (8007458 <TIM_Base_SetConfig+0x124>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d00b      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a28      	ldr	r2, [pc, #160]	@ (800745c <TIM_Base_SetConfig+0x128>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d007      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a27      	ldr	r2, [pc, #156]	@ (8007460 <TIM_Base_SetConfig+0x12c>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d003      	beq.n	80073ce <TIM_Base_SetConfig+0x9a>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a26      	ldr	r2, [pc, #152]	@ (8007464 <TIM_Base_SetConfig+0x130>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d108      	bne.n	80073e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	4313      	orrs	r3, r2
 80073de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	689a      	ldr	r2, [r3, #8]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a10      	ldr	r2, [pc, #64]	@ (8007448 <TIM_Base_SetConfig+0x114>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d00f      	beq.n	800742c <TIM_Base_SetConfig+0xf8>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a12      	ldr	r2, [pc, #72]	@ (8007458 <TIM_Base_SetConfig+0x124>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00b      	beq.n	800742c <TIM_Base_SetConfig+0xf8>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a11      	ldr	r2, [pc, #68]	@ (800745c <TIM_Base_SetConfig+0x128>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d007      	beq.n	800742c <TIM_Base_SetConfig+0xf8>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a10      	ldr	r2, [pc, #64]	@ (8007460 <TIM_Base_SetConfig+0x12c>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d003      	beq.n	800742c <TIM_Base_SetConfig+0xf8>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a0f      	ldr	r2, [pc, #60]	@ (8007464 <TIM_Base_SetConfig+0x130>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d103      	bne.n	8007434 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	615a      	str	r2, [r3, #20]
}
 800743a:	bf00      	nop
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	40012c00 	.word	0x40012c00
 800744c:	40000400 	.word	0x40000400
 8007450:	40000800 	.word	0x40000800
 8007454:	40000c00 	.word	0x40000c00
 8007458:	40013400 	.word	0x40013400
 800745c:	40014000 	.word	0x40014000
 8007460:	40014400 	.word	0x40014400
 8007464:	40014800 	.word	0x40014800

08007468 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007468:	b480      	push	{r7}
 800746a:	b087      	sub	sp, #28
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6a1b      	ldr	r3, [r3, #32]
 8007478:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6a1b      	ldr	r3, [r3, #32]
 800747e:	f023 0201 	bic.w	r2, r3, #1
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007492:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	011b      	lsls	r3, r3, #4
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	4313      	orrs	r3, r2
 800749c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f023 030a 	bic.w	r3, r3, #10
 80074a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	621a      	str	r2, [r3, #32]
}
 80074ba:	bf00      	nop
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b087      	sub	sp, #28
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	60f8      	str	r0, [r7, #12]
 80074ce:	60b9      	str	r1, [r7, #8]
 80074d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	f023 0210 	bic.w	r2, r3, #16
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	031b      	lsls	r3, r3, #12
 80074f6:	693a      	ldr	r2, [r7, #16]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007502:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	011b      	lsls	r3, r3, #4
 8007508:	697a      	ldr	r2, [r7, #20]
 800750a:	4313      	orrs	r3, r2
 800750c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	621a      	str	r2, [r3, #32]
}
 800751a:	bf00      	nop
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007526:	b480      	push	{r7}
 8007528:	b085      	sub	sp, #20
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
 800752e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800753c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	4313      	orrs	r3, r2
 8007544:	f043 0307 	orr.w	r3, r3, #7
 8007548:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68fa      	ldr	r2, [r7, #12]
 800754e:	609a      	str	r2, [r3, #8]
}
 8007550:	bf00      	nop
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800755c:	b480      	push	{r7}
 800755e:	b087      	sub	sp, #28
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
 8007568:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007576:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	021a      	lsls	r2, r3, #8
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	431a      	orrs	r2, r3
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	4313      	orrs	r3, r2
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	4313      	orrs	r3, r2
 8007588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	609a      	str	r2, [r3, #8]
}
 8007590:	bf00      	nop
 8007592:	371c      	adds	r7, #28
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800759c:	b480      	push	{r7}
 800759e:	b085      	sub	sp, #20
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d101      	bne.n	80075b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075b0:	2302      	movs	r3, #2
 80075b2:	e068      	b.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2202      	movs	r2, #2
 80075c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a2e      	ldr	r2, [pc, #184]	@ (8007694 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d004      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a2d      	ldr	r2, [pc, #180]	@ (8007698 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d108      	bne.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80075ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007600:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	4313      	orrs	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68fa      	ldr	r2, [r7, #12]
 8007612:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1e      	ldr	r2, [pc, #120]	@ (8007694 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d01d      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007626:	d018      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a1b      	ldr	r2, [pc, #108]	@ (800769c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d013      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a1a      	ldr	r2, [pc, #104]	@ (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d00e      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a18      	ldr	r2, [pc, #96]	@ (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d009      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a13      	ldr	r2, [pc, #76]	@ (8007698 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d004      	beq.n	800765a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a14      	ldr	r2, [pc, #80]	@ (80076a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d10c      	bne.n	8007674 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007660:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	68ba      	ldr	r2, [r7, #8]
 8007668:	4313      	orrs	r3, r2
 800766a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	40012c00 	.word	0x40012c00
 8007698:	40013400 	.word	0x40013400
 800769c:	40000400 	.word	0x40000400
 80076a0:	40000800 	.word	0x40000800
 80076a4:	40000c00 	.word	0x40000c00
 80076a8:	40014000 	.word	0x40014000

080076ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e042      	b.n	8007780 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007700:	2b00      	cmp	r3, #0
 8007702:	d106      	bne.n	8007712 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7fa f8c3 	bl	8001898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2224      	movs	r2, #36	@ 0x24
 8007716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f022 0201 	bic.w	r2, r2, #1
 8007728:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800772e:	2b00      	cmp	r3, #0
 8007730:	d002      	beq.n	8007738 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 ff42 	bl	80085bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fc43 	bl	8007fc4 <UART_SetConfig>
 800773e:	4603      	mov	r3, r0
 8007740:	2b01      	cmp	r3, #1
 8007742:	d101      	bne.n	8007748 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e01b      	b.n	8007780 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007756:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	689a      	ldr	r2, [r3, #8]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007766:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 ffc1 	bl	8008700 <UART_CheckIdleState>
 800777e:	4603      	mov	r3, r0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3708      	adds	r7, #8
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b08a      	sub	sp, #40	@ 0x28
 800778c:	af02      	add	r7, sp, #8
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	603b      	str	r3, [r7, #0]
 8007794:	4613      	mov	r3, r2
 8007796:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779e:	2b20      	cmp	r3, #32
 80077a0:	d17b      	bne.n	800789a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d002      	beq.n	80077ae <HAL_UART_Transmit+0x26>
 80077a8:	88fb      	ldrh	r3, [r7, #6]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e074      	b.n	800789c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2221      	movs	r2, #33	@ 0x21
 80077be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077c2:	f7fa f9a9 	bl	8001b18 <HAL_GetTick>
 80077c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	88fa      	ldrh	r2, [r7, #6]
 80077d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077e0:	d108      	bne.n	80077f4 <HAL_UART_Transmit+0x6c>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d104      	bne.n	80077f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	61bb      	str	r3, [r7, #24]
 80077f2:	e003      	b.n	80077fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077f8:	2300      	movs	r3, #0
 80077fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80077fc:	e030      	b.n	8007860 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2200      	movs	r2, #0
 8007806:	2180      	movs	r1, #128	@ 0x80
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f001 f823 	bl	8008854 <UART_WaitOnFlagUntilTimeout>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2220      	movs	r2, #32
 8007818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e03d      	b.n	800789c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10b      	bne.n	800783e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	881a      	ldrh	r2, [r3, #0]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007832:	b292      	uxth	r2, r2
 8007834:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	3302      	adds	r3, #2
 800783a:	61bb      	str	r3, [r7, #24]
 800783c:	e007      	b.n	800784e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	781a      	ldrb	r2, [r3, #0]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	3301      	adds	r3, #1
 800784c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007854:	b29b      	uxth	r3, r3
 8007856:	3b01      	subs	r3, #1
 8007858:	b29a      	uxth	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007866:	b29b      	uxth	r3, r3
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1c8      	bne.n	80077fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	2200      	movs	r2, #0
 8007874:	2140      	movs	r1, #64	@ 0x40
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f000 ffec 	bl	8008854 <UART_WaitOnFlagUntilTimeout>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d005      	beq.n	800788e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2220      	movs	r2, #32
 8007886:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800788a:	2303      	movs	r3, #3
 800788c:	e006      	b.n	800789c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2220      	movs	r2, #32
 8007892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	e000      	b.n	800789c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800789a:	2302      	movs	r3, #2
  }
}
 800789c:	4618      	mov	r0, r3
 800789e:	3720      	adds	r7, #32
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b08a      	sub	sp, #40	@ 0x28
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	4613      	mov	r3, r2
 80078b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078b8:	2b20      	cmp	r3, #32
 80078ba:	d137      	bne.n	800792c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <HAL_UART_Receive_IT+0x24>
 80078c2:	88fb      	ldrh	r3, [r7, #6]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e030      	b.n	800792e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a18      	ldr	r2, [pc, #96]	@ (8007938 <HAL_UART_Receive_IT+0x94>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d01f      	beq.n	800791c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d018      	beq.n	800791c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	613b      	str	r3, [r7, #16]
   return(result);
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80078fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	461a      	mov	r2, r3
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	623b      	str	r3, [r7, #32]
 800790a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	69f9      	ldr	r1, [r7, #28]
 800790e:	6a3a      	ldr	r2, [r7, #32]
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	61bb      	str	r3, [r7, #24]
   return(result);
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e6      	bne.n	80078ea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800791c:	88fb      	ldrh	r3, [r7, #6]
 800791e:	461a      	mov	r2, r3
 8007920:	68b9      	ldr	r1, [r7, #8]
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f000 fffe 	bl	8008924 <UART_Start_Receive_IT>
 8007928:	4603      	mov	r3, r0
 800792a:	e000      	b.n	800792e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800792c:	2302      	movs	r3, #2
  }
}
 800792e:	4618      	mov	r0, r3
 8007930:	3728      	adds	r7, #40	@ 0x28
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	40008000 	.word	0x40008000

0800793c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b0ba      	sub	sp, #232	@ 0xe8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007962:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007966:	f640 030f 	movw	r3, #2063	@ 0x80f
 800796a:	4013      	ands	r3, r2
 800796c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007970:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007974:	2b00      	cmp	r3, #0
 8007976:	d11b      	bne.n	80079b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800797c:	f003 0320 	and.w	r3, r3, #32
 8007980:	2b00      	cmp	r3, #0
 8007982:	d015      	beq.n	80079b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007988:	f003 0320 	and.w	r3, r3, #32
 800798c:	2b00      	cmp	r3, #0
 800798e:	d105      	bne.n	800799c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d009      	beq.n	80079b0 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 82e3 	beq.w	8007f6c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	4798      	blx	r3
      }
      return;
 80079ae:	e2dd      	b.n	8007f6c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80079b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 8123 	beq.w	8007c00 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80079ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80079be:	4b8d      	ldr	r3, [pc, #564]	@ (8007bf4 <HAL_UART_IRQHandler+0x2b8>)
 80079c0:	4013      	ands	r3, r2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d106      	bne.n	80079d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80079c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80079ca:	4b8b      	ldr	r3, [pc, #556]	@ (8007bf8 <HAL_UART_IRQHandler+0x2bc>)
 80079cc:	4013      	ands	r3, r2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f000 8116 	beq.w	8007c00 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d8:	f003 0301 	and.w	r3, r3, #1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d011      	beq.n	8007a04 <HAL_UART_IRQHandler+0xc8>
 80079e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00b      	beq.n	8007a04 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2201      	movs	r2, #1
 80079f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fa:	f043 0201 	orr.w	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a08:	f003 0302 	and.w	r3, r3, #2
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d011      	beq.n	8007a34 <HAL_UART_IRQHandler+0xf8>
 8007a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a14:	f003 0301 	and.w	r3, r3, #1
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00b      	beq.n	8007a34 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2202      	movs	r2, #2
 8007a22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a2a:	f043 0204 	orr.w	r2, r3, #4
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a38:	f003 0304 	and.w	r3, r3, #4
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d011      	beq.n	8007a64 <HAL_UART_IRQHandler+0x128>
 8007a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a44:	f003 0301 	and.w	r3, r3, #1
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d00b      	beq.n	8007a64 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2204      	movs	r2, #4
 8007a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5a:	f043 0202 	orr.w	r2, r3, #2
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a68:	f003 0308 	and.w	r3, r3, #8
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d017      	beq.n	8007aa0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a74:	f003 0320 	and.w	r3, r3, #32
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d105      	bne.n	8007a88 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a7c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a80:	4b5c      	ldr	r3, [pc, #368]	@ (8007bf4 <HAL_UART_IRQHandler+0x2b8>)
 8007a82:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d00b      	beq.n	8007aa0 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2208      	movs	r2, #8
 8007a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a96:	f043 0208 	orr.w	r2, r3, #8
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d012      	beq.n	8007ad2 <HAL_UART_IRQHandler+0x196>
 8007aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00c      	beq.n	8007ad2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ac0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac8:	f043 0220 	orr.w	r2, r3, #32
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 8249 	beq.w	8007f70 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae2:	f003 0320 	and.w	r3, r3, #32
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d013      	beq.n	8007b12 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aee:	f003 0320 	and.w	r3, r3, #32
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d105      	bne.n	8007b02 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d007      	beq.n	8007b12 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d003      	beq.n	8007b12 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b26:	2b40      	cmp	r3, #64	@ 0x40
 8007b28:	d005      	beq.n	8007b36 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d054      	beq.n	8007be0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f001 f816 	bl	8008b68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b46:	2b40      	cmp	r3, #64	@ 0x40
 8007b48:	d146      	bne.n	8007bd8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3308      	adds	r3, #8
 8007b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b58:	e853 3f00 	ldrex	r3, [r3]
 8007b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	3308      	adds	r3, #8
 8007b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b86:	e841 2300 	strex	r3, r2, [r1]
 8007b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d1d9      	bne.n	8007b4a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d017      	beq.n	8007bd0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba6:	4a15      	ldr	r2, [pc, #84]	@ (8007bfc <HAL_UART_IRQHandler+0x2c0>)
 8007ba8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7fb fe4c 	bl	800384e <HAL_DMA_Abort_IT>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d019      	beq.n	8007bf0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007bca:	4610      	mov	r0, r2
 8007bcc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bce:	e00f      	b.n	8007bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 f9e1 	bl	8007f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bd6:	e00b      	b.n	8007bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f9dd 	bl	8007f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bde:	e007      	b.n	8007bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f9d9 	bl	8007f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007bee:	e1bf      	b.n	8007f70 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf0:	bf00      	nop
    return;
 8007bf2:	e1bd      	b.n	8007f70 <HAL_UART_IRQHandler+0x634>
 8007bf4:	10000001 	.word	0x10000001
 8007bf8:	04000120 	.word	0x04000120
 8007bfc:	08008c35 	.word	0x08008c35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	f040 8153 	bne.w	8007eb0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c0e:	f003 0310 	and.w	r3, r3, #16
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f000 814c 	beq.w	8007eb0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c1c:	f003 0310 	and.w	r3, r3, #16
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 8145 	beq.w	8007eb0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2210      	movs	r2, #16
 8007c2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c38:	2b40      	cmp	r3, #64	@ 0x40
 8007c3a:	f040 80bb 	bne.w	8007db4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 818f 	beq.w	8007f74 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c60:	429a      	cmp	r2, r3
 8007c62:	f080 8187 	bcs.w	8007f74 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0320 	and.w	r3, r3, #32
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f040 8087 	bne.w	8007d92 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c90:	e853 3f00 	ldrex	r3, [r3]
 8007c94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007cae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007cb2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007cba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007cbe:	e841 2300 	strex	r3, r2, [r1]
 8007cc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007cc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1da      	bne.n	8007c84 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3308      	adds	r3, #8
 8007cd4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007cd8:	e853 3f00 	ldrex	r3, [r3]
 8007cdc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007cde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ce0:	f023 0301 	bic.w	r3, r3, #1
 8007ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	3308      	adds	r3, #8
 8007cee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007cf2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007cf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007cfa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e1      	bne.n	8007cce <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3308      	adds	r3, #8
 8007d10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d14:	e853 3f00 	ldrex	r3, [r3]
 8007d18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d30:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d36:	e841 2300 	strex	r3, r2, [r1]
 8007d3a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1e3      	bne.n	8007d0a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2220      	movs	r2, #32
 8007d46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d58:	e853 3f00 	ldrex	r3, [r3]
 8007d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d60:	f023 0310 	bic.w	r3, r3, #16
 8007d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d74:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1e4      	bne.n	8007d50 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fb fd02 	bl	8003796 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2202      	movs	r2, #2
 8007d96:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	4619      	mov	r1, r3
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 f8fd 	bl	8007fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007db2:	e0df      	b.n	8007f74 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 80d1 	beq.w	8007f78 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007dd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f000 80cc 	beq.w	8007f78 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de8:	e853 3f00 	ldrex	r3, [r3]
 8007dec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007df4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007e02:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e04:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e0a:	e841 2300 	strex	r3, r2, [r1]
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1e4      	bne.n	8007de0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	3308      	adds	r3, #8
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	e853 3f00 	ldrex	r3, [r3]
 8007e24:	623b      	str	r3, [r7, #32]
   return(result);
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e2c:	f023 0301 	bic.w	r3, r3, #1
 8007e30:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	3308      	adds	r3, #8
 8007e3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e3e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e46:	e841 2300 	strex	r3, r2, [r1]
 8007e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d1e1      	bne.n	8007e16 <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2220      	movs	r2, #32
 8007e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f023 0310 	bic.w	r3, r3, #16
 8007e7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	461a      	mov	r2, r3
 8007e84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e88:	61fb      	str	r3, [r7, #28]
 8007e8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8c:	69b9      	ldr	r1, [r7, #24]
 8007e8e:	69fa      	ldr	r2, [r7, #28]
 8007e90:	e841 2300 	strex	r3, r2, [r1]
 8007e94:	617b      	str	r3, [r7, #20]
   return(result);
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1e4      	bne.n	8007e66 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ea2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f87f 	bl	8007fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007eae:	e063      	b.n	8007f78 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00e      	beq.n	8007eda <HAL_UART_IRQHandler+0x59e>
 8007ebc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d008      	beq.n	8007eda <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ed0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 fc14 	bl	8009700 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ed8:	e051      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d014      	beq.n	8007f10 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d105      	bne.n	8007efe <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ef2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d008      	beq.n	8007f10 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d03a      	beq.n	8007f7c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	4798      	blx	r3
    }
    return;
 8007f0e:	e035      	b.n	8007f7c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d009      	beq.n	8007f30 <HAL_UART_IRQHandler+0x5f4>
 8007f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d003      	beq.n	8007f30 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 fe99 	bl	8008c60 <UART_EndTransmit_IT>
    return;
 8007f2e:	e026      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d009      	beq.n	8007f50 <HAL_UART_IRQHandler+0x614>
 8007f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d003      	beq.n	8007f50 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f001 fbed 	bl	8009728 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f4e:	e016      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d010      	beq.n	8007f7e <HAL_UART_IRQHandler+0x642>
 8007f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	da0c      	bge.n	8007f7e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f001 fbd5 	bl	8009714 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f6a:	e008      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
      return;
 8007f6c:	bf00      	nop
 8007f6e:	e006      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
    return;
 8007f70:	bf00      	nop
 8007f72:	e004      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
      return;
 8007f74:	bf00      	nop
 8007f76:	e002      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
      return;
 8007f78:	bf00      	nop
 8007f7a:	e000      	b.n	8007f7e <HAL_UART_IRQHandler+0x642>
    return;
 8007f7c:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007f7e:	37e8      	adds	r7, #232	@ 0xe8
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f8c:	bf00      	nop
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fc8:	b08c      	sub	sp, #48	@ 0x30
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	689a      	ldr	r2, [r3, #8]
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	431a      	orrs	r2, r3
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	431a      	orrs	r2, r3
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	4baa      	ldr	r3, [pc, #680]	@ (800829c <UART_SetConfig+0x2d8>)
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	6812      	ldr	r2, [r2, #0]
 8007ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ffc:	430b      	orrs	r3, r1
 8007ffe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	68da      	ldr	r2, [r3, #12]
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	430a      	orrs	r2, r1
 8008014:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a9f      	ldr	r2, [pc, #636]	@ (80082a0 <UART_SetConfig+0x2dc>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d004      	beq.n	8008030 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800802c:	4313      	orrs	r3, r2
 800802e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800803a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	6812      	ldr	r2, [r2, #0]
 8008042:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008044:	430b      	orrs	r3, r1
 8008046:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804e:	f023 010f 	bic.w	r1, r3, #15
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	430a      	orrs	r2, r1
 800805c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a90      	ldr	r2, [pc, #576]	@ (80082a4 <UART_SetConfig+0x2e0>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d125      	bne.n	80080b4 <UART_SetConfig+0xf0>
 8008068:	4b8f      	ldr	r3, [pc, #572]	@ (80082a8 <UART_SetConfig+0x2e4>)
 800806a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	2b03      	cmp	r3, #3
 8008074:	d81a      	bhi.n	80080ac <UART_SetConfig+0xe8>
 8008076:	a201      	add	r2, pc, #4	@ (adr r2, 800807c <UART_SetConfig+0xb8>)
 8008078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807c:	0800808d 	.word	0x0800808d
 8008080:	0800809d 	.word	0x0800809d
 8008084:	08008095 	.word	0x08008095
 8008088:	080080a5 	.word	0x080080a5
 800808c:	2301      	movs	r3, #1
 800808e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008092:	e116      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008094:	2302      	movs	r3, #2
 8008096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800809a:	e112      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800809c:	2304      	movs	r3, #4
 800809e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080a2:	e10e      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80080a4:	2308      	movs	r3, #8
 80080a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080aa:	e10a      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80080ac:	2310      	movs	r3, #16
 80080ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080b2:	e106      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a7c      	ldr	r2, [pc, #496]	@ (80082ac <UART_SetConfig+0x2e8>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d138      	bne.n	8008130 <UART_SetConfig+0x16c>
 80080be:	4b7a      	ldr	r3, [pc, #488]	@ (80082a8 <UART_SetConfig+0x2e4>)
 80080c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080c4:	f003 030c 	and.w	r3, r3, #12
 80080c8:	2b0c      	cmp	r3, #12
 80080ca:	d82d      	bhi.n	8008128 <UART_SetConfig+0x164>
 80080cc:	a201      	add	r2, pc, #4	@ (adr r2, 80080d4 <UART_SetConfig+0x110>)
 80080ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d2:	bf00      	nop
 80080d4:	08008109 	.word	0x08008109
 80080d8:	08008129 	.word	0x08008129
 80080dc:	08008129 	.word	0x08008129
 80080e0:	08008129 	.word	0x08008129
 80080e4:	08008119 	.word	0x08008119
 80080e8:	08008129 	.word	0x08008129
 80080ec:	08008129 	.word	0x08008129
 80080f0:	08008129 	.word	0x08008129
 80080f4:	08008111 	.word	0x08008111
 80080f8:	08008129 	.word	0x08008129
 80080fc:	08008129 	.word	0x08008129
 8008100:	08008129 	.word	0x08008129
 8008104:	08008121 	.word	0x08008121
 8008108:	2300      	movs	r3, #0
 800810a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800810e:	e0d8      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008110:	2302      	movs	r3, #2
 8008112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008116:	e0d4      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008118:	2304      	movs	r3, #4
 800811a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800811e:	e0d0      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008120:	2308      	movs	r3, #8
 8008122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008126:	e0cc      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008128:	2310      	movs	r3, #16
 800812a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800812e:	e0c8      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a5e      	ldr	r2, [pc, #376]	@ (80082b0 <UART_SetConfig+0x2ec>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d125      	bne.n	8008186 <UART_SetConfig+0x1c2>
 800813a:	4b5b      	ldr	r3, [pc, #364]	@ (80082a8 <UART_SetConfig+0x2e4>)
 800813c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008140:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008144:	2b30      	cmp	r3, #48	@ 0x30
 8008146:	d016      	beq.n	8008176 <UART_SetConfig+0x1b2>
 8008148:	2b30      	cmp	r3, #48	@ 0x30
 800814a:	d818      	bhi.n	800817e <UART_SetConfig+0x1ba>
 800814c:	2b20      	cmp	r3, #32
 800814e:	d00a      	beq.n	8008166 <UART_SetConfig+0x1a2>
 8008150:	2b20      	cmp	r3, #32
 8008152:	d814      	bhi.n	800817e <UART_SetConfig+0x1ba>
 8008154:	2b00      	cmp	r3, #0
 8008156:	d002      	beq.n	800815e <UART_SetConfig+0x19a>
 8008158:	2b10      	cmp	r3, #16
 800815a:	d008      	beq.n	800816e <UART_SetConfig+0x1aa>
 800815c:	e00f      	b.n	800817e <UART_SetConfig+0x1ba>
 800815e:	2300      	movs	r3, #0
 8008160:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008164:	e0ad      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008166:	2302      	movs	r3, #2
 8008168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800816c:	e0a9      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800816e:	2304      	movs	r3, #4
 8008170:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008174:	e0a5      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008176:	2308      	movs	r3, #8
 8008178:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800817c:	e0a1      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800817e:	2310      	movs	r3, #16
 8008180:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008184:	e09d      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a4a      	ldr	r2, [pc, #296]	@ (80082b4 <UART_SetConfig+0x2f0>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d125      	bne.n	80081dc <UART_SetConfig+0x218>
 8008190:	4b45      	ldr	r3, [pc, #276]	@ (80082a8 <UART_SetConfig+0x2e4>)
 8008192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008196:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800819a:	2bc0      	cmp	r3, #192	@ 0xc0
 800819c:	d016      	beq.n	80081cc <UART_SetConfig+0x208>
 800819e:	2bc0      	cmp	r3, #192	@ 0xc0
 80081a0:	d818      	bhi.n	80081d4 <UART_SetConfig+0x210>
 80081a2:	2b80      	cmp	r3, #128	@ 0x80
 80081a4:	d00a      	beq.n	80081bc <UART_SetConfig+0x1f8>
 80081a6:	2b80      	cmp	r3, #128	@ 0x80
 80081a8:	d814      	bhi.n	80081d4 <UART_SetConfig+0x210>
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <UART_SetConfig+0x1f0>
 80081ae:	2b40      	cmp	r3, #64	@ 0x40
 80081b0:	d008      	beq.n	80081c4 <UART_SetConfig+0x200>
 80081b2:	e00f      	b.n	80081d4 <UART_SetConfig+0x210>
 80081b4:	2300      	movs	r3, #0
 80081b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ba:	e082      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80081bc:	2302      	movs	r3, #2
 80081be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081c2:	e07e      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80081c4:	2304      	movs	r3, #4
 80081c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ca:	e07a      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80081cc:	2308      	movs	r3, #8
 80081ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081d2:	e076      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80081d4:	2310      	movs	r3, #16
 80081d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081da:	e072      	b.n	80082c2 <UART_SetConfig+0x2fe>
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a35      	ldr	r2, [pc, #212]	@ (80082b8 <UART_SetConfig+0x2f4>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d12a      	bne.n	800823c <UART_SetConfig+0x278>
 80081e6:	4b30      	ldr	r3, [pc, #192]	@ (80082a8 <UART_SetConfig+0x2e4>)
 80081e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081f4:	d01a      	beq.n	800822c <UART_SetConfig+0x268>
 80081f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081fa:	d81b      	bhi.n	8008234 <UART_SetConfig+0x270>
 80081fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008200:	d00c      	beq.n	800821c <UART_SetConfig+0x258>
 8008202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008206:	d815      	bhi.n	8008234 <UART_SetConfig+0x270>
 8008208:	2b00      	cmp	r3, #0
 800820a:	d003      	beq.n	8008214 <UART_SetConfig+0x250>
 800820c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008210:	d008      	beq.n	8008224 <UART_SetConfig+0x260>
 8008212:	e00f      	b.n	8008234 <UART_SetConfig+0x270>
 8008214:	2300      	movs	r3, #0
 8008216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821a:	e052      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800821c:	2302      	movs	r3, #2
 800821e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008222:	e04e      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008224:	2304      	movs	r3, #4
 8008226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822a:	e04a      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800822c:	2308      	movs	r3, #8
 800822e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008232:	e046      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008234:	2310      	movs	r3, #16
 8008236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800823a:	e042      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a17      	ldr	r2, [pc, #92]	@ (80082a0 <UART_SetConfig+0x2dc>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d13a      	bne.n	80082bc <UART_SetConfig+0x2f8>
 8008246:	4b18      	ldr	r3, [pc, #96]	@ (80082a8 <UART_SetConfig+0x2e4>)
 8008248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800824c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008250:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008254:	d01a      	beq.n	800828c <UART_SetConfig+0x2c8>
 8008256:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800825a:	d81b      	bhi.n	8008294 <UART_SetConfig+0x2d0>
 800825c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008260:	d00c      	beq.n	800827c <UART_SetConfig+0x2b8>
 8008262:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008266:	d815      	bhi.n	8008294 <UART_SetConfig+0x2d0>
 8008268:	2b00      	cmp	r3, #0
 800826a:	d003      	beq.n	8008274 <UART_SetConfig+0x2b0>
 800826c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008270:	d008      	beq.n	8008284 <UART_SetConfig+0x2c0>
 8008272:	e00f      	b.n	8008294 <UART_SetConfig+0x2d0>
 8008274:	2300      	movs	r3, #0
 8008276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800827a:	e022      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800827c:	2302      	movs	r3, #2
 800827e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008282:	e01e      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008284:	2304      	movs	r3, #4
 8008286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800828a:	e01a      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800828c:	2308      	movs	r3, #8
 800828e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008292:	e016      	b.n	80082c2 <UART_SetConfig+0x2fe>
 8008294:	2310      	movs	r3, #16
 8008296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800829a:	e012      	b.n	80082c2 <UART_SetConfig+0x2fe>
 800829c:	cfff69f3 	.word	0xcfff69f3
 80082a0:	40008000 	.word	0x40008000
 80082a4:	40013800 	.word	0x40013800
 80082a8:	40021000 	.word	0x40021000
 80082ac:	40004400 	.word	0x40004400
 80082b0:	40004800 	.word	0x40004800
 80082b4:	40004c00 	.word	0x40004c00
 80082b8:	40005000 	.word	0x40005000
 80082bc:	2310      	movs	r3, #16
 80082be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4aae      	ldr	r2, [pc, #696]	@ (8008580 <UART_SetConfig+0x5bc>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	f040 8097 	bne.w	80083fc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80082ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d823      	bhi.n	800831e <UART_SetConfig+0x35a>
 80082d6:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <UART_SetConfig+0x318>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	08008301 	.word	0x08008301
 80082e0:	0800831f 	.word	0x0800831f
 80082e4:	08008309 	.word	0x08008309
 80082e8:	0800831f 	.word	0x0800831f
 80082ec:	0800830f 	.word	0x0800830f
 80082f0:	0800831f 	.word	0x0800831f
 80082f4:	0800831f 	.word	0x0800831f
 80082f8:	0800831f 	.word	0x0800831f
 80082fc:	08008317 	.word	0x08008317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008300:	f7fd fef0 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 8008304:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008306:	e010      	b.n	800832a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008308:	4b9e      	ldr	r3, [pc, #632]	@ (8008584 <UART_SetConfig+0x5c0>)
 800830a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800830c:	e00d      	b.n	800832a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800830e:	f7fd fe51 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8008312:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008314:	e009      	b.n	800832a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800831a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800831c:	e005      	b.n	800832a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008328:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800832a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832c:	2b00      	cmp	r3, #0
 800832e:	f000 8130 	beq.w	8008592 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008336:	4a94      	ldr	r2, [pc, #592]	@ (8008588 <UART_SetConfig+0x5c4>)
 8008338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800833c:	461a      	mov	r2, r3
 800833e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008340:	fbb3 f3f2 	udiv	r3, r3, r2
 8008344:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	685a      	ldr	r2, [r3, #4]
 800834a:	4613      	mov	r3, r2
 800834c:	005b      	lsls	r3, r3, #1
 800834e:	4413      	add	r3, r2
 8008350:	69ba      	ldr	r2, [r7, #24]
 8008352:	429a      	cmp	r2, r3
 8008354:	d305      	bcc.n	8008362 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	429a      	cmp	r2, r3
 8008360:	d903      	bls.n	800836a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008368:	e113      	b.n	8008592 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	2200      	movs	r2, #0
 800836e:	60bb      	str	r3, [r7, #8]
 8008370:	60fa      	str	r2, [r7, #12]
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008376:	4a84      	ldr	r2, [pc, #528]	@ (8008588 <UART_SetConfig+0x5c4>)
 8008378:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800837c:	b29b      	uxth	r3, r3
 800837e:	2200      	movs	r2, #0
 8008380:	603b      	str	r3, [r7, #0]
 8008382:	607a      	str	r2, [r7, #4]
 8008384:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008388:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800838c:	f7f7 ff36 	bl	80001fc <__aeabi_uldivmod>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	4610      	mov	r0, r2
 8008396:	4619      	mov	r1, r3
 8008398:	f04f 0200 	mov.w	r2, #0
 800839c:	f04f 0300 	mov.w	r3, #0
 80083a0:	020b      	lsls	r3, r1, #8
 80083a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80083a6:	0202      	lsls	r2, r0, #8
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	6849      	ldr	r1, [r1, #4]
 80083ac:	0849      	lsrs	r1, r1, #1
 80083ae:	2000      	movs	r0, #0
 80083b0:	460c      	mov	r4, r1
 80083b2:	4605      	mov	r5, r0
 80083b4:	eb12 0804 	adds.w	r8, r2, r4
 80083b8:	eb43 0905 	adc.w	r9, r3, r5
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	469a      	mov	sl, r3
 80083c4:	4693      	mov	fp, r2
 80083c6:	4652      	mov	r2, sl
 80083c8:	465b      	mov	r3, fp
 80083ca:	4640      	mov	r0, r8
 80083cc:	4649      	mov	r1, r9
 80083ce:	f7f7 ff15 	bl	80001fc <__aeabi_uldivmod>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	4613      	mov	r3, r2
 80083d8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80083da:	6a3b      	ldr	r3, [r7, #32]
 80083dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083e0:	d308      	bcc.n	80083f4 <UART_SetConfig+0x430>
 80083e2:	6a3b      	ldr	r3, [r7, #32]
 80083e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083e8:	d204      	bcs.n	80083f4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6a3a      	ldr	r2, [r7, #32]
 80083f0:	60da      	str	r2, [r3, #12]
 80083f2:	e0ce      	b.n	8008592 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80083fa:	e0ca      	b.n	8008592 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	69db      	ldr	r3, [r3, #28]
 8008400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008404:	d166      	bne.n	80084d4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008406:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800840a:	2b08      	cmp	r3, #8
 800840c:	d827      	bhi.n	800845e <UART_SetConfig+0x49a>
 800840e:	a201      	add	r2, pc, #4	@ (adr r2, 8008414 <UART_SetConfig+0x450>)
 8008410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008414:	08008439 	.word	0x08008439
 8008418:	08008441 	.word	0x08008441
 800841c:	08008449 	.word	0x08008449
 8008420:	0800845f 	.word	0x0800845f
 8008424:	0800844f 	.word	0x0800844f
 8008428:	0800845f 	.word	0x0800845f
 800842c:	0800845f 	.word	0x0800845f
 8008430:	0800845f 	.word	0x0800845f
 8008434:	08008457 	.word	0x08008457
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008438:	f7fd fe54 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 800843c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800843e:	e014      	b.n	800846a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008440:	f7fd fe66 	bl	8006110 <HAL_RCC_GetPCLK2Freq>
 8008444:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008446:	e010      	b.n	800846a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008448:	4b4e      	ldr	r3, [pc, #312]	@ (8008584 <UART_SetConfig+0x5c0>)
 800844a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800844c:	e00d      	b.n	800846a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800844e:	f7fd fdb1 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8008452:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008454:	e009      	b.n	800846a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008456:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800845c:	e005      	b.n	800846a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800845e:	2300      	movs	r3, #0
 8008460:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008468:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800846a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846c:	2b00      	cmp	r3, #0
 800846e:	f000 8090 	beq.w	8008592 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008476:	4a44      	ldr	r2, [pc, #272]	@ (8008588 <UART_SetConfig+0x5c4>)
 8008478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800847c:	461a      	mov	r2, r3
 800847e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008480:	fbb3 f3f2 	udiv	r3, r3, r2
 8008484:	005a      	lsls	r2, r3, #1
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	085b      	lsrs	r3, r3, #1
 800848c:	441a      	add	r2, r3
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	fbb2 f3f3 	udiv	r3, r2, r3
 8008496:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008498:	6a3b      	ldr	r3, [r7, #32]
 800849a:	2b0f      	cmp	r3, #15
 800849c:	d916      	bls.n	80084cc <UART_SetConfig+0x508>
 800849e:	6a3b      	ldr	r3, [r7, #32]
 80084a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084a4:	d212      	bcs.n	80084cc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084a6:	6a3b      	ldr	r3, [r7, #32]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f023 030f 	bic.w	r3, r3, #15
 80084ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	085b      	lsrs	r3, r3, #1
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	f003 0307 	and.w	r3, r3, #7
 80084ba:	b29a      	uxth	r2, r3
 80084bc:	8bfb      	ldrh	r3, [r7, #30]
 80084be:	4313      	orrs	r3, r2
 80084c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	8bfa      	ldrh	r2, [r7, #30]
 80084c8:	60da      	str	r2, [r3, #12]
 80084ca:	e062      	b.n	8008592 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084d2:	e05e      	b.n	8008592 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80084d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084d8:	2b08      	cmp	r3, #8
 80084da:	d828      	bhi.n	800852e <UART_SetConfig+0x56a>
 80084dc:	a201      	add	r2, pc, #4	@ (adr r2, 80084e4 <UART_SetConfig+0x520>)
 80084de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e2:	bf00      	nop
 80084e4:	08008509 	.word	0x08008509
 80084e8:	08008511 	.word	0x08008511
 80084ec:	08008519 	.word	0x08008519
 80084f0:	0800852f 	.word	0x0800852f
 80084f4:	0800851f 	.word	0x0800851f
 80084f8:	0800852f 	.word	0x0800852f
 80084fc:	0800852f 	.word	0x0800852f
 8008500:	0800852f 	.word	0x0800852f
 8008504:	08008527 	.word	0x08008527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008508:	f7fd fdec 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 800850c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800850e:	e014      	b.n	800853a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008510:	f7fd fdfe 	bl	8006110 <HAL_RCC_GetPCLK2Freq>
 8008514:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008516:	e010      	b.n	800853a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008518:	4b1a      	ldr	r3, [pc, #104]	@ (8008584 <UART_SetConfig+0x5c0>)
 800851a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800851c:	e00d      	b.n	800853a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800851e:	f7fd fd49 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8008522:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008524:	e009      	b.n	800853a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800852a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800852c:	e005      	b.n	800853a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800852e:	2300      	movs	r3, #0
 8008530:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008538:	bf00      	nop
    }

    if (pclk != 0U)
 800853a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853c:	2b00      	cmp	r3, #0
 800853e:	d028      	beq.n	8008592 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008544:	4a10      	ldr	r2, [pc, #64]	@ (8008588 <UART_SetConfig+0x5c4>)
 8008546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800854a:	461a      	mov	r2, r3
 800854c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800854e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	085b      	lsrs	r3, r3, #1
 8008558:	441a      	add	r2, r3
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008562:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008564:	6a3b      	ldr	r3, [r7, #32]
 8008566:	2b0f      	cmp	r3, #15
 8008568:	d910      	bls.n	800858c <UART_SetConfig+0x5c8>
 800856a:	6a3b      	ldr	r3, [r7, #32]
 800856c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008570:	d20c      	bcs.n	800858c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008572:	6a3b      	ldr	r3, [r7, #32]
 8008574:	b29a      	uxth	r2, r3
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	60da      	str	r2, [r3, #12]
 800857c:	e009      	b.n	8008592 <UART_SetConfig+0x5ce>
 800857e:	bf00      	nop
 8008580:	40008000 	.word	0x40008000
 8008584:	00f42400 	.word	0x00f42400
 8008588:	0800dbcc 	.word	0x0800dbcc
      }
      else
      {
        ret = HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2201      	movs	r2, #1
 8008596:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	2201      	movs	r2, #1
 800859e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	2200      	movs	r2, #0
 80085a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	2200      	movs	r2, #0
 80085ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80085ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3730      	adds	r7, #48	@ 0x30
 80085b6:	46bd      	mov	sp, r7
 80085b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080085bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c8:	f003 0308 	and.w	r3, r3, #8
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00a      	beq.n	80085e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	430a      	orrs	r2, r1
 80085e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00a      	beq.n	8008608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	430a      	orrs	r2, r1
 8008606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d00a      	beq.n	800862a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	430a      	orrs	r2, r1
 8008628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862e:	f003 0304 	and.w	r3, r3, #4
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00a      	beq.n	800864c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	430a      	orrs	r2, r1
 800864a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008650:	f003 0310 	and.w	r3, r3, #16
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00a      	beq.n	800866e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	430a      	orrs	r2, r1
 800866c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008672:	f003 0320 	and.w	r3, r3, #32
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00a      	beq.n	8008690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	430a      	orrs	r2, r1
 800868e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008698:	2b00      	cmp	r3, #0
 800869a:	d01a      	beq.n	80086d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	430a      	orrs	r2, r1
 80086b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086ba:	d10a      	bne.n	80086d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	430a      	orrs	r2, r1
 80086d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00a      	beq.n	80086f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	430a      	orrs	r2, r1
 80086f2:	605a      	str	r2, [r3, #4]
  }
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b098      	sub	sp, #96	@ 0x60
 8008704:	af02      	add	r7, sp, #8
 8008706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008710:	f7f9 fa02 	bl	8001b18 <HAL_GetTick>
 8008714:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f003 0308 	and.w	r3, r3, #8
 8008720:	2b08      	cmp	r3, #8
 8008722:	d12f      	bne.n	8008784 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008724:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800872c:	2200      	movs	r2, #0
 800872e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f88e 	bl	8008854 <UART_WaitOnFlagUntilTimeout>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d022      	beq.n	8008784 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	e853 3f00 	ldrex	r3, [r3]
 800874a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800874c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800874e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008752:	653b      	str	r3, [r7, #80]	@ 0x50
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	461a      	mov	r2, r3
 800875a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800875c:	647b      	str	r3, [r7, #68]	@ 0x44
 800875e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008764:	e841 2300 	strex	r3, r2, [r1]
 8008768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800876a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1e6      	bne.n	800873e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2220      	movs	r2, #32
 8008774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008780:	2303      	movs	r3, #3
 8008782:	e063      	b.n	800884c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f003 0304 	and.w	r3, r3, #4
 800878e:	2b04      	cmp	r3, #4
 8008790:	d149      	bne.n	8008826 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008792:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800879a:	2200      	movs	r2, #0
 800879c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 f857 	bl	8008854 <UART_WaitOnFlagUntilTimeout>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d03c      	beq.n	8008826 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b4:	e853 3f00 	ldrex	r3, [r3]
 80087b8:	623b      	str	r3, [r7, #32]
   return(result);
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	461a      	mov	r2, r3
 80087c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80087cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087d2:	e841 2300 	strex	r3, r2, [r1]
 80087d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d1e6      	bne.n	80087ac <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	3308      	adds	r3, #8
 80087e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	e853 3f00 	ldrex	r3, [r3]
 80087ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f023 0301 	bic.w	r3, r3, #1
 80087f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	3308      	adds	r3, #8
 80087fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087fe:	61fa      	str	r2, [r7, #28]
 8008800:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008802:	69b9      	ldr	r1, [r7, #24]
 8008804:	69fa      	ldr	r2, [r7, #28]
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	617b      	str	r3, [r7, #20]
   return(result);
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1e5      	bne.n	80087de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2220      	movs	r2, #32
 8008816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008822:	2303      	movs	r3, #3
 8008824:	e012      	b.n	800884c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2220      	movs	r2, #32
 800882a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2220      	movs	r2, #32
 8008832:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3758      	adds	r7, #88	@ 0x58
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	603b      	str	r3, [r7, #0]
 8008860:	4613      	mov	r3, r2
 8008862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008864:	e049      	b.n	80088fa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800886c:	d045      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800886e:	f7f9 f953 	bl	8001b18 <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	69ba      	ldr	r2, [r7, #24]
 800887a:	429a      	cmp	r2, r3
 800887c:	d302      	bcc.n	8008884 <UART_WaitOnFlagUntilTimeout+0x30>
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d101      	bne.n	8008888 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008884:	2303      	movs	r3, #3
 8008886:	e048      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 0304 	and.w	r3, r3, #4
 8008892:	2b00      	cmp	r3, #0
 8008894:	d031      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	69db      	ldr	r3, [r3, #28]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b08      	cmp	r3, #8
 80088a2:	d110      	bne.n	80088c6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2208      	movs	r2, #8
 80088aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f000 f95b 	bl	8008b68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2208      	movs	r2, #8
 80088b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e029      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088d4:	d111      	bne.n	80088fa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088e0:	68f8      	ldr	r0, [r7, #12]
 80088e2:	f000 f941 	bl	8008b68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2220      	movs	r2, #32
 80088ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e00f      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69da      	ldr	r2, [r3, #28]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	4013      	ands	r3, r2
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	429a      	cmp	r2, r3
 8008908:	bf0c      	ite	eq
 800890a:	2301      	moveq	r3, #1
 800890c:	2300      	movne	r3, #0
 800890e:	b2db      	uxtb	r3, r3
 8008910:	461a      	mov	r2, r3
 8008912:	79fb      	ldrb	r3, [r7, #7]
 8008914:	429a      	cmp	r2, r3
 8008916:	d0a6      	beq.n	8008866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
	...

08008924 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008924:	b480      	push	{r7}
 8008926:	b0a3      	sub	sp, #140	@ 0x8c
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	4613      	mov	r3, r2
 8008930:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	88fa      	ldrh	r2, [r7, #6]
 800893c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	88fa      	ldrh	r2, [r7, #6]
 8008944:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008956:	d10e      	bne.n	8008976 <UART_Start_Receive_IT+0x52>
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	691b      	ldr	r3, [r3, #16]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d105      	bne.n	800896c <UART_Start_Receive_IT+0x48>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008966:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800896a:	e02d      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	22ff      	movs	r2, #255	@ 0xff
 8008970:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008974:	e028      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d10d      	bne.n	800899a <UART_Start_Receive_IT+0x76>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <UART_Start_Receive_IT+0x6c>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	22ff      	movs	r2, #255	@ 0xff
 800898a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800898e:	e01b      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	227f      	movs	r2, #127	@ 0x7f
 8008994:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008998:	e016      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089a2:	d10d      	bne.n	80089c0 <UART_Start_Receive_IT+0x9c>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d104      	bne.n	80089b6 <UART_Start_Receive_IT+0x92>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	227f      	movs	r2, #127	@ 0x7f
 80089b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089b4:	e008      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	223f      	movs	r2, #63	@ 0x3f
 80089ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089be:	e003      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2222      	movs	r2, #34	@ 0x22
 80089d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3308      	adds	r3, #8
 80089de:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089e2:	e853 3f00 	ldrex	r3, [r3]
 80089e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ea:	f043 0301 	orr.w	r3, r3, #1
 80089ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	3308      	adds	r3, #8
 80089f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80089fc:	673a      	str	r2, [r7, #112]	@ 0x70
 80089fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a00:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008a02:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008a04:	e841 2300 	strex	r3, r2, [r1]
 8008a08:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008a0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1e3      	bne.n	80089d8 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a18:	d14f      	bne.n	8008aba <UART_Start_Receive_IT+0x196>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a20:	88fa      	ldrh	r2, [r7, #6]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d349      	bcc.n	8008aba <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a2e:	d107      	bne.n	8008a40 <UART_Start_Receive_IT+0x11c>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d103      	bne.n	8008a40 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	4a47      	ldr	r2, [pc, #284]	@ (8008b58 <UART_Start_Receive_IT+0x234>)
 8008a3c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008a3e:	e002      	b.n	8008a46 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4a46      	ldr	r2, [pc, #280]	@ (8008b5c <UART_Start_Receive_IT+0x238>)
 8008a44:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	691b      	ldr	r3, [r3, #16]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d01a      	beq.n	8008a84 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a56:	e853 3f00 	ldrex	r3, [r3]
 8008a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a62:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a72:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a74:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008a76:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a78:	e841 2300 	strex	r3, r2, [r1]
 8008a7c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d1e4      	bne.n	8008a4e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	3308      	adds	r3, #8
 8008a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a8e:	e853 3f00 	ldrex	r3, [r3]
 8008a92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008aa4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008aa6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008aaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008aac:	e841 2300 	strex	r3, r2, [r1]
 8008ab0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008ab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d1e5      	bne.n	8008a84 <UART_Start_Receive_IT+0x160>
 8008ab8:	e046      	b.n	8008b48 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ac2:	d107      	bne.n	8008ad4 <UART_Start_Receive_IT+0x1b0>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	691b      	ldr	r3, [r3, #16]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d103      	bne.n	8008ad4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	4a24      	ldr	r2, [pc, #144]	@ (8008b60 <UART_Start_Receive_IT+0x23c>)
 8008ad0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008ad2:	e002      	b.n	8008ada <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	4a23      	ldr	r2, [pc, #140]	@ (8008b64 <UART_Start_Receive_IT+0x240>)
 8008ad8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d019      	beq.n	8008b16 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008af6:	677b      	str	r3, [r7, #116]	@ 0x74
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	461a      	mov	r2, r3
 8008afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b02:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e6      	bne.n	8008ae2 <UART_Start_Receive_IT+0x1be>
 8008b14:	e018      	b.n	8008b48 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	e853 3f00 	ldrex	r3, [r3]
 8008b22:	613b      	str	r3, [r7, #16]
   return(result);
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	f043 0320 	orr.w	r3, r3, #32
 8008b2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	461a      	mov	r2, r3
 8008b32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b34:	623b      	str	r3, [r7, #32]
 8008b36:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b38:	69f9      	ldr	r1, [r7, #28]
 8008b3a:	6a3a      	ldr	r2, [r7, #32]
 8008b3c:	e841 2300 	strex	r3, r2, [r1]
 8008b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e6      	bne.n	8008b16 <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	378c      	adds	r7, #140	@ 0x8c
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	08009395 	.word	0x08009395
 8008b5c:	08009031 	.word	0x08009031
 8008b60:	08008e75 	.word	0x08008e75
 8008b64:	08008cb9 	.word	0x08008cb9

08008b68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b095      	sub	sp, #84	@ 0x54
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b78:	e853 3f00 	ldrex	r3, [r3]
 8008b7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b96:	e841 2300 	strex	r3, r2, [r1]
 8008b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d1e6      	bne.n	8008b70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	3308      	adds	r3, #8
 8008ba8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	e853 3f00 	ldrex	r3, [r3]
 8008bb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bb8:	f023 0301 	bic.w	r3, r3, #1
 8008bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bce:	e841 2300 	strex	r3, r2, [r1]
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1e3      	bne.n	8008ba2 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	d118      	bne.n	8008c14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	e853 3f00 	ldrex	r3, [r3]
 8008bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f023 0310 	bic.w	r3, r3, #16
 8008bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c00:	61bb      	str	r3, [r7, #24]
 8008c02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c04:	6979      	ldr	r1, [r7, #20]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	e841 2300 	strex	r3, r2, [r1]
 8008c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1e6      	bne.n	8008be2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2220      	movs	r2, #32
 8008c18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c28:	bf00      	nop
 8008c2a:	3754      	adds	r7, #84	@ 0x54
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f7ff f9a0 	bl	8007f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c58:	bf00      	nop
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b088      	sub	sp, #32
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	e853 3f00 	ldrex	r3, [r3]
 8008c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c7c:	61fb      	str	r3, [r7, #28]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	461a      	mov	r2, r3
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8a:	6979      	ldr	r1, [r7, #20]
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	e841 2300 	strex	r3, r2, [r1]
 8008c92:	613b      	str	r3, [r7, #16]
   return(result);
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1e6      	bne.n	8008c68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2220      	movs	r2, #32
 8008c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7ff f96b 	bl	8007f84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cae:	bf00      	nop
 8008cb0:	3720      	adds	r7, #32
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
	...

08008cb8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b09c      	sub	sp, #112	@ 0x70
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008cc6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cd0:	2b22      	cmp	r3, #34	@ 0x22
 8008cd2:	f040 80be 	bne.w	8008e52 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008cdc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008ce0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008ce4:	b2d9      	uxtb	r1, r3
 8008ce6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf0:	400a      	ands	r2, r1
 8008cf2:	b2d2      	uxtb	r2, r2
 8008cf4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	b29a      	uxth	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f040 80a3 	bne.w	8008e66 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e6      	bne.n	8008d20 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3308      	adds	r3, #8
 8008d58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3308      	adds	r3, #8
 8008d70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d72:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e5      	bne.n	8008d52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2220      	movs	r2, #32
 8008d8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2200      	movs	r2, #0
 8008d92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2200      	movs	r2, #0
 8008d98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a34      	ldr	r2, [pc, #208]	@ (8008e70 <UART_RxISR_8BIT+0x1b8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d01f      	beq.n	8008de4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d018      	beq.n	8008de4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dba:	e853 3f00 	ldrex	r3, [r3]
 8008dbe:	623b      	str	r3, [r7, #32]
   return(result);
 8008dc0:	6a3b      	ldr	r3, [r7, #32]
 8008dc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dd8:	e841 2300 	strex	r3, r2, [r1]
 8008ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e6      	bne.n	8008db2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d12e      	bne.n	8008e4a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	e853 3f00 	ldrex	r3, [r3]
 8008dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f023 0310 	bic.w	r3, r3, #16
 8008e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e10:	61fb      	str	r3, [r7, #28]
 8008e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e14:	69b9      	ldr	r1, [r7, #24]
 8008e16:	69fa      	ldr	r2, [r7, #28]
 8008e18:	e841 2300 	strex	r3, r2, [r1]
 8008e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1e6      	bne.n	8008df2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	69db      	ldr	r3, [r3, #28]
 8008e2a:	f003 0310 	and.w	r3, r3, #16
 8008e2e:	2b10      	cmp	r3, #16
 8008e30:	d103      	bne.n	8008e3a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2210      	movs	r2, #16
 8008e38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7ff f8b2 	bl	8007fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e48:	e00d      	b.n	8008e66 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7f8 f89e 	bl	8000f8c <HAL_UART_RxCpltCallback>
}
 8008e50:	e009      	b.n	8008e66 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	8b1b      	ldrh	r3, [r3, #24]
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f042 0208 	orr.w	r2, r2, #8
 8008e62:	b292      	uxth	r2, r2
 8008e64:	831a      	strh	r2, [r3, #24]
}
 8008e66:	bf00      	nop
 8008e68:	3770      	adds	r7, #112	@ 0x70
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	40008000 	.word	0x40008000

08008e74 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b09c      	sub	sp, #112	@ 0x70
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e8c:	2b22      	cmp	r3, #34	@ 0x22
 8008e8e:	f040 80be 	bne.w	800900e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008e98:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ea2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008ea6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008eaa:	4013      	ands	r3, r2
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008eb0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eb6:	1c9a      	adds	r2, r3, #2
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	f040 80a3 	bne.w	8009022 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ee4:	e853 3f00 	ldrex	r3, [r3]
 8008ee8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008eea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ef0:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008efa:	657b      	str	r3, [r7, #84]	@ 0x54
 8008efc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f02:	e841 2300 	strex	r3, r2, [r1]
 8008f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008f08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d1e6      	bne.n	8008edc <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3308      	adds	r3, #8
 8008f14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f18:	e853 3f00 	ldrex	r3, [r3]
 8008f1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	f023 0301 	bic.w	r3, r3, #1
 8008f24:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	3308      	adds	r3, #8
 8008f2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008f2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f36:	e841 2300 	strex	r3, r2, [r1]
 8008f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1e5      	bne.n	8008f0e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2220      	movs	r2, #32
 8008f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a34      	ldr	r2, [pc, #208]	@ (800902c <UART_RxISR_16BIT+0x1b8>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d01f      	beq.n	8008fa0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d018      	beq.n	8008fa0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f74:	6a3b      	ldr	r3, [r7, #32]
 8008f76:	e853 3f00 	ldrex	r3, [r3]
 8008f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f8e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f94:	e841 2300 	strex	r3, r2, [r1]
 8008f98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1e6      	bne.n	8008f6e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d12e      	bne.n	8009006 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	e853 3f00 	ldrex	r3, [r3]
 8008fba:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	f023 0310 	bic.w	r3, r3, #16
 8008fc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fcc:	61bb      	str	r3, [r7, #24]
 8008fce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	6979      	ldr	r1, [r7, #20]
 8008fd2:	69ba      	ldr	r2, [r7, #24]
 8008fd4:	e841 2300 	strex	r3, r2, [r1]
 8008fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1e6      	bne.n	8008fae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	f003 0310 	and.w	r3, r3, #16
 8008fea:	2b10      	cmp	r3, #16
 8008fec:	d103      	bne.n	8008ff6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2210      	movs	r2, #16
 8008ff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7fe ffd4 	bl	8007fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009004:	e00d      	b.n	8009022 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7f7 ffc0 	bl	8000f8c <HAL_UART_RxCpltCallback>
}
 800900c:	e009      	b.n	8009022 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	8b1b      	ldrh	r3, [r3, #24]
 8009014:	b29a      	uxth	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f042 0208 	orr.w	r2, r2, #8
 800901e:	b292      	uxth	r2, r2
 8009020:	831a      	strh	r2, [r3, #24]
}
 8009022:	bf00      	nop
 8009024:	3770      	adds	r7, #112	@ 0x70
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	40008000 	.word	0x40008000

08009030 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b0ac      	sub	sp, #176	@ 0xb0
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800903e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	689b      	ldr	r3, [r3, #8]
 800905c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009066:	2b22      	cmp	r3, #34	@ 0x22
 8009068:	f040 8182 	bne.w	8009370 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009072:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009076:	e125      	b.n	80092c4 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800907e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009082:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009086:	b2d9      	uxtb	r1, r3
 8009088:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800908c:	b2da      	uxtb	r2, r3
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009092:	400a      	ands	r2, r1
 8009094:	b2d2      	uxtb	r2, r2
 8009096:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800909c:	1c5a      	adds	r2, r3, #1
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	3b01      	subs	r3, #1
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	69db      	ldr	r3, [r3, #28]
 80090ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80090be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090c2:	f003 0307 	and.w	r3, r3, #7
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d053      	beq.n	8009172 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090ce:	f003 0301 	and.w	r3, r3, #1
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d011      	beq.n	80090fa <UART_RxISR_8BIT_FIFOEN+0xca>
 80090d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00b      	beq.n	80090fa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2201      	movs	r2, #1
 80090e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090f0:	f043 0201 	orr.w	r2, r3, #1
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090fe:	f003 0302 	and.w	r3, r3, #2
 8009102:	2b00      	cmp	r3, #0
 8009104:	d011      	beq.n	800912a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800910a:	f003 0301 	and.w	r3, r3, #1
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00b      	beq.n	800912a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2202      	movs	r2, #2
 8009118:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009120:	f043 0204 	orr.w	r2, r3, #4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800912a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800912e:	f003 0304 	and.w	r3, r3, #4
 8009132:	2b00      	cmp	r3, #0
 8009134:	d011      	beq.n	800915a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009136:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00b      	beq.n	800915a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2204      	movs	r2, #4
 8009148:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009150:	f043 0202 	orr.w	r2, r3, #2
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009160:	2b00      	cmp	r3, #0
 8009162:	d006      	beq.n	8009172 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f7fe ff17 	bl	8007f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009178:	b29b      	uxth	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 80a2 	bne.w	80092c4 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009186:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009188:	e853 3f00 	ldrex	r3, [r3]
 800918c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800918e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	461a      	mov	r2, r3
 800919e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80091a4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80091a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80091b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e4      	bne.n	8009180 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	3308      	adds	r3, #8
 80091bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091c0:	e853 3f00 	ldrex	r3, [r3]
 80091c4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80091c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80091cc:	f023 0301 	bic.w	r3, r3, #1
 80091d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	3308      	adds	r3, #8
 80091da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80091de:	66ba      	str	r2, [r7, #104]	@ 0x68
 80091e0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80091e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80091ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e1      	bne.n	80091b6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2220      	movs	r2, #32
 80091f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a60      	ldr	r2, [pc, #384]	@ (800938c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d021      	beq.n	8009254 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d01a      	beq.n	8009254 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009226:	e853 3f00 	ldrex	r3, [r3]
 800922a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800922c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800922e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009232:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009240:	657b      	str	r3, [r7, #84]	@ 0x54
 8009242:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009244:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009246:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009248:	e841 2300 	strex	r3, r2, [r1]
 800924c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800924e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1e4      	bne.n	800921e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009258:	2b01      	cmp	r3, #1
 800925a:	d130      	bne.n	80092be <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800926a:	e853 3f00 	ldrex	r3, [r3]
 800926e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	f023 0310 	bic.w	r3, r3, #16
 8009276:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	461a      	mov	r2, r3
 8009280:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009284:	643b      	str	r3, [r7, #64]	@ 0x40
 8009286:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009288:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800928a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800928c:	e841 2300 	strex	r3, r2, [r1]
 8009290:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1e4      	bne.n	8009262 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	69db      	ldr	r3, [r3, #28]
 800929e:	f003 0310 	and.w	r3, r3, #16
 80092a2:	2b10      	cmp	r3, #16
 80092a4:	d103      	bne.n	80092ae <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2210      	movs	r2, #16
 80092ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092b4:	4619      	mov	r1, r3
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7fe fe78 	bl	8007fac <HAL_UARTEx_RxEventCallback>
 80092bc:	e002      	b.n	80092c4 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7f7 fe64 	bl	8000f8c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80092c4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d006      	beq.n	80092da <UART_RxISR_8BIT_FIFOEN+0x2aa>
 80092cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092d0:	f003 0320 	and.w	r3, r3, #32
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f47f aecf 	bne.w	8009078 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092e0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80092e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d04b      	beq.n	8009384 <UART_RxISR_8BIT_FIFOEN+0x354>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80092f2:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d244      	bcs.n	8009384 <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3308      	adds	r3, #8
 8009300:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009302:	6a3b      	ldr	r3, [r7, #32]
 8009304:	e853 3f00 	ldrex	r3, [r3]
 8009308:	61fb      	str	r3, [r7, #28]
   return(result);
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	3308      	adds	r3, #8
 800931a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800931e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009320:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009324:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e3      	bne.n	80092fa <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	4a16      	ldr	r2, [pc, #88]	@ (8009390 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009336:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	e853 3f00 	ldrex	r3, [r3]
 8009344:	60bb      	str	r3, [r7, #8]
   return(result);
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	f043 0320 	orr.w	r3, r3, #32
 800934c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	461a      	mov	r2, r3
 8009356:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800935a:	61bb      	str	r3, [r7, #24]
 800935c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935e:	6979      	ldr	r1, [r7, #20]
 8009360:	69ba      	ldr	r2, [r7, #24]
 8009362:	e841 2300 	strex	r3, r2, [r1]
 8009366:	613b      	str	r3, [r7, #16]
   return(result);
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d1e4      	bne.n	8009338 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800936e:	e009      	b.n	8009384 <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	8b1b      	ldrh	r3, [r3, #24]
 8009376:	b29a      	uxth	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f042 0208 	orr.w	r2, r2, #8
 8009380:	b292      	uxth	r2, r2
 8009382:	831a      	strh	r2, [r3, #24]
}
 8009384:	bf00      	nop
 8009386:	37b0      	adds	r7, #176	@ 0xb0
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}
 800938c:	40008000 	.word	0x40008000
 8009390:	08008cb9 	.word	0x08008cb9

08009394 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b0ae      	sub	sp, #184	@ 0xb8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80093a2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	69db      	ldr	r3, [r3, #28]
 80093ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093ca:	2b22      	cmp	r3, #34	@ 0x22
 80093cc:	f040 8186 	bne.w	80096dc <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80093d6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093da:	e129      	b.n	8009630 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80093e2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80093ee:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80093f2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80093f6:	4013      	ands	r3, r2
 80093f8:	b29a      	uxth	r2, r3
 80093fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009404:	1c9a      	adds	r2, r3, #2
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009410:	b29b      	uxth	r3, r3
 8009412:	3b01      	subs	r3, #1
 8009414:	b29a      	uxth	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009426:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800942a:	f003 0307 	and.w	r3, r3, #7
 800942e:	2b00      	cmp	r3, #0
 8009430:	d053      	beq.n	80094da <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009432:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	2b00      	cmp	r3, #0
 800943c:	d011      	beq.n	8009462 <UART_RxISR_16BIT_FIFOEN+0xce>
 800943e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00b      	beq.n	8009462 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	2201      	movs	r2, #1
 8009450:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009458:	f043 0201 	orr.w	r2, r3, #1
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009462:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009466:	f003 0302 	and.w	r3, r3, #2
 800946a:	2b00      	cmp	r3, #0
 800946c:	d011      	beq.n	8009492 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800946e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009472:	f003 0301 	and.w	r3, r3, #1
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00b      	beq.n	8009492 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2202      	movs	r2, #2
 8009480:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009488:	f043 0204 	orr.w	r2, r3, #4
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009492:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	d011      	beq.n	80094c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800949e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00b      	beq.n	80094c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2204      	movs	r2, #4
 80094b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094b8:	f043 0202 	orr.w	r2, r3, #2
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d006      	beq.n	80094da <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f7fe fd63 	bl	8007f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	f040 80a4 	bne.w	8009630 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094f0:	e853 3f00 	ldrex	r3, [r3]
 80094f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	461a      	mov	r2, r3
 8009506:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800950a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800950e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009510:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009512:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009516:	e841 2300 	strex	r3, r2, [r1]
 800951a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800951c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1e2      	bne.n	80094e8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800952c:	e853 3f00 	ldrex	r3, [r3]
 8009530:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009534:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009538:	f023 0301 	bic.w	r3, r3, #1
 800953c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3308      	adds	r3, #8
 8009546:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800954a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800954c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009550:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009552:	e841 2300 	strex	r3, r2, [r1]
 8009556:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1e1      	bne.n	8009522 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2220      	movs	r2, #32
 8009562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a60      	ldr	r2, [pc, #384]	@ (80096f8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d021      	beq.n	80095c0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009586:	2b00      	cmp	r3, #0
 8009588:	d01a      	beq.n	80095c0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009590:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009592:	e853 3f00 	ldrex	r3, [r3]
 8009596:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800959a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800959e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80095ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80095ae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80095b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095b4:	e841 2300 	strex	r3, r2, [r1]
 80095b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80095ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d1e4      	bne.n	800958a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d130      	bne.n	800962a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d6:	e853 3f00 	ldrex	r3, [r3]
 80095da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095de:	f023 0310 	bic.w	r3, r3, #16
 80095e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80095f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095f8:	e841 2300 	strex	r3, r2, [r1]
 80095fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009600:	2b00      	cmp	r3, #0
 8009602:	d1e4      	bne.n	80095ce <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	69db      	ldr	r3, [r3, #28]
 800960a:	f003 0310 	and.w	r3, r3, #16
 800960e:	2b10      	cmp	r3, #16
 8009610:	d103      	bne.n	800961a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2210      	movs	r2, #16
 8009618:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009620:	4619      	mov	r1, r3
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f7fe fcc2 	bl	8007fac <HAL_UARTEx_RxEventCallback>
 8009628:	e002      	b.n	8009630 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f7f7 fcae 	bl	8000f8c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009630:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009634:	2b00      	cmp	r3, #0
 8009636:	d006      	beq.n	8009646 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009638:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800963c:	f003 0320 	and.w	r3, r3, #32
 8009640:	2b00      	cmp	r3, #0
 8009642:	f47f aecb 	bne.w	80093dc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800964c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009650:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009654:	2b00      	cmp	r3, #0
 8009656:	d04b      	beq.n	80096f0 <UART_RxISR_16BIT_FIFOEN+0x35c>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800965e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009662:	429a      	cmp	r2, r3
 8009664:	d244      	bcs.n	80096f0 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3308      	adds	r3, #8
 800966c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009670:	e853 3f00 	ldrex	r3, [r3]
 8009674:	623b      	str	r3, [r7, #32]
   return(result);
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800967c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	3308      	adds	r3, #8
 8009686:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800968a:	633a      	str	r2, [r7, #48]	@ 0x30
 800968c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009692:	e841 2300 	strex	r3, r2, [r1]
 8009696:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969a:	2b00      	cmp	r3, #0
 800969c:	d1e3      	bne.n	8009666 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	4a16      	ldr	r2, [pc, #88]	@ (80096fc <UART_RxISR_16BIT_FIFOEN+0x368>)
 80096a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	e853 3f00 	ldrex	r3, [r3]
 80096b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f043 0320 	orr.w	r3, r3, #32
 80096b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	461a      	mov	r2, r3
 80096c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80096c6:	61fb      	str	r3, [r7, #28]
 80096c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ca:	69b9      	ldr	r1, [r7, #24]
 80096cc:	69fa      	ldr	r2, [r7, #28]
 80096ce:	e841 2300 	strex	r3, r2, [r1]
 80096d2:	617b      	str	r3, [r7, #20]
   return(result);
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d1e4      	bne.n	80096a4 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096da:	e009      	b.n	80096f0 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	8b1b      	ldrh	r3, [r3, #24]
 80096e2:	b29a      	uxth	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f042 0208 	orr.w	r2, r2, #8
 80096ec:	b292      	uxth	r2, r2
 80096ee:	831a      	strh	r2, [r3, #24]
}
 80096f0:	bf00      	nop
 80096f2:	37b8      	adds	r7, #184	@ 0xb8
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	40008000 	.word	0x40008000
 80096fc:	08008e75 	.word	0x08008e75

08009700 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800973c:	b480      	push	{r7}
 800973e:	b085      	sub	sp, #20
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800974a:	2b01      	cmp	r3, #1
 800974c:	d101      	bne.n	8009752 <HAL_UARTEx_DisableFifoMode+0x16>
 800974e:	2302      	movs	r3, #2
 8009750:	e027      	b.n	80097a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2201      	movs	r2, #1
 8009756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2224      	movs	r2, #36	@ 0x24
 800975e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f022 0201 	bic.w	r2, r2, #1
 8009778:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009780:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2220      	movs	r2, #32
 8009794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097a0:	2300      	movs	r3, #0
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3714      	adds	r7, #20
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b084      	sub	sp, #16
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
 80097b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d101      	bne.n	80097c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80097c2:	2302      	movs	r3, #2
 80097c4:	e02d      	b.n	8009822 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2224      	movs	r2, #36	@ 0x24
 80097d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681a      	ldr	r2, [r3, #0]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f022 0201 	bic.w	r2, r2, #1
 80097ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 f850 	bl	80098a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2220      	movs	r2, #32
 8009814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}

0800982a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b084      	sub	sp, #16
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
 8009832:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800983a:	2b01      	cmp	r3, #1
 800983c:	d101      	bne.n	8009842 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800983e:	2302      	movs	r3, #2
 8009840:	e02d      	b.n	800989e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2201      	movs	r2, #1
 8009846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2224      	movs	r2, #36	@ 0x24
 800984e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f022 0201 	bic.w	r2, r2, #1
 8009868:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	430a      	orrs	r2, r1
 800987c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 f812 	bl	80098a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	68fa      	ldr	r2, [r7, #12]
 800988a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2220      	movs	r2, #32
 8009890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2200      	movs	r2, #0
 8009898:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800989c:	2300      	movs	r3, #0
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3710      	adds	r7, #16
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
	...

080098a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b085      	sub	sp, #20
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d108      	bne.n	80098ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80098c8:	e031      	b.n	800992e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80098ca:	2308      	movs	r3, #8
 80098cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80098ce:	2308      	movs	r3, #8
 80098d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	0e5b      	lsrs	r3, r3, #25
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	f003 0307 	and.w	r3, r3, #7
 80098e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	0f5b      	lsrs	r3, r3, #29
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	f003 0307 	and.w	r3, r3, #7
 80098f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098f2:	7bbb      	ldrb	r3, [r7, #14]
 80098f4:	7b3a      	ldrb	r2, [r7, #12]
 80098f6:	4911      	ldr	r1, [pc, #68]	@ (800993c <UARTEx_SetNbDataToProcess+0x94>)
 80098f8:	5c8a      	ldrb	r2, [r1, r2]
 80098fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098fe:	7b3a      	ldrb	r2, [r7, #12]
 8009900:	490f      	ldr	r1, [pc, #60]	@ (8009940 <UARTEx_SetNbDataToProcess+0x98>)
 8009902:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009904:	fb93 f3f2 	sdiv	r3, r3, r2
 8009908:	b29a      	uxth	r2, r3
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009910:	7bfb      	ldrb	r3, [r7, #15]
 8009912:	7b7a      	ldrb	r2, [r7, #13]
 8009914:	4909      	ldr	r1, [pc, #36]	@ (800993c <UARTEx_SetNbDataToProcess+0x94>)
 8009916:	5c8a      	ldrb	r2, [r1, r2]
 8009918:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800991c:	7b7a      	ldrb	r2, [r7, #13]
 800991e:	4908      	ldr	r1, [pc, #32]	@ (8009940 <UARTEx_SetNbDataToProcess+0x98>)
 8009920:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009922:	fb93 f3f2 	sdiv	r3, r3, r2
 8009926:	b29a      	uxth	r2, r3
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800992e:	bf00      	nop
 8009930:	3714      	adds	r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	0800dbe4 	.word	0x0800dbe4
 8009940:	0800dbec 	.word	0x0800dbec

08009944 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009944:	b084      	sub	sp, #16
 8009946:	b580      	push	{r7, lr}
 8009948:	b084      	sub	sp, #16
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
 800994e:	f107 001c 	add.w	r0, r7, #28
 8009952:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f001 fa1c 	bl	800ada0 <USB_CoreReset>
 8009968:	4603      	mov	r3, r0
 800996a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800996c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800996e:	2b00      	cmp	r3, #0
 8009970:	d106      	bne.n	8009980 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009976:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	639a      	str	r2, [r3, #56]	@ 0x38
 800997e:	e005      	b.n	800998c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009984:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800998c:	7bfb      	ldrb	r3, [r7, #15]
}
 800998e:	4618      	mov	r0, r3
 8009990:	3710      	adds	r7, #16
 8009992:	46bd      	mov	sp, r7
 8009994:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009998:	b004      	add	sp, #16
 800999a:	4770      	bx	lr

0800999c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800999c:	b480      	push	{r7}
 800999e:	b087      	sub	sp, #28
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	4613      	mov	r3, r2
 80099a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80099aa:	79fb      	ldrb	r3, [r7, #7]
 80099ac:	2b02      	cmp	r3, #2
 80099ae:	d165      	bne.n	8009a7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	4a3e      	ldr	r2, [pc, #248]	@ (8009aac <USB_SetTurnaroundTime+0x110>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d906      	bls.n	80099c6 <USB_SetTurnaroundTime+0x2a>
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	4a3d      	ldr	r2, [pc, #244]	@ (8009ab0 <USB_SetTurnaroundTime+0x114>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d202      	bcs.n	80099c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80099c0:	230f      	movs	r3, #15
 80099c2:	617b      	str	r3, [r7, #20]
 80099c4:	e05c      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	4a39      	ldr	r2, [pc, #228]	@ (8009ab0 <USB_SetTurnaroundTime+0x114>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d306      	bcc.n	80099dc <USB_SetTurnaroundTime+0x40>
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	4a38      	ldr	r2, [pc, #224]	@ (8009ab4 <USB_SetTurnaroundTime+0x118>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d202      	bcs.n	80099dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80099d6:	230e      	movs	r3, #14
 80099d8:	617b      	str	r3, [r7, #20]
 80099da:	e051      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	4a35      	ldr	r2, [pc, #212]	@ (8009ab4 <USB_SetTurnaroundTime+0x118>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d306      	bcc.n	80099f2 <USB_SetTurnaroundTime+0x56>
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	4a34      	ldr	r2, [pc, #208]	@ (8009ab8 <USB_SetTurnaroundTime+0x11c>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d202      	bcs.n	80099f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80099ec:	230d      	movs	r3, #13
 80099ee:	617b      	str	r3, [r7, #20]
 80099f0:	e046      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	4a30      	ldr	r2, [pc, #192]	@ (8009ab8 <USB_SetTurnaroundTime+0x11c>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d306      	bcc.n	8009a08 <USB_SetTurnaroundTime+0x6c>
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	4a2f      	ldr	r2, [pc, #188]	@ (8009abc <USB_SetTurnaroundTime+0x120>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d802      	bhi.n	8009a08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009a02:	230c      	movs	r3, #12
 8009a04:	617b      	str	r3, [r7, #20]
 8009a06:	e03b      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8009abc <USB_SetTurnaroundTime+0x120>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d906      	bls.n	8009a1e <USB_SetTurnaroundTime+0x82>
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	4a2b      	ldr	r2, [pc, #172]	@ (8009ac0 <USB_SetTurnaroundTime+0x124>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d802      	bhi.n	8009a1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009a18:	230b      	movs	r3, #11
 8009a1a:	617b      	str	r3, [r7, #20]
 8009a1c:	e030      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	4a27      	ldr	r2, [pc, #156]	@ (8009ac0 <USB_SetTurnaroundTime+0x124>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d906      	bls.n	8009a34 <USB_SetTurnaroundTime+0x98>
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	4a26      	ldr	r2, [pc, #152]	@ (8009ac4 <USB_SetTurnaroundTime+0x128>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d802      	bhi.n	8009a34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009a2e:	230a      	movs	r3, #10
 8009a30:	617b      	str	r3, [r7, #20]
 8009a32:	e025      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	4a23      	ldr	r2, [pc, #140]	@ (8009ac4 <USB_SetTurnaroundTime+0x128>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d906      	bls.n	8009a4a <USB_SetTurnaroundTime+0xae>
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	4a22      	ldr	r2, [pc, #136]	@ (8009ac8 <USB_SetTurnaroundTime+0x12c>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d202      	bcs.n	8009a4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009a44:	2309      	movs	r3, #9
 8009a46:	617b      	str	r3, [r7, #20]
 8009a48:	e01a      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8009ac8 <USB_SetTurnaroundTime+0x12c>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d306      	bcc.n	8009a60 <USB_SetTurnaroundTime+0xc4>
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	4a1d      	ldr	r2, [pc, #116]	@ (8009acc <USB_SetTurnaroundTime+0x130>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d802      	bhi.n	8009a60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009a5a:	2308      	movs	r3, #8
 8009a5c:	617b      	str	r3, [r7, #20]
 8009a5e:	e00f      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	4a1a      	ldr	r2, [pc, #104]	@ (8009acc <USB_SetTurnaroundTime+0x130>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d906      	bls.n	8009a76 <USB_SetTurnaroundTime+0xda>
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	4a19      	ldr	r2, [pc, #100]	@ (8009ad0 <USB_SetTurnaroundTime+0x134>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d202      	bcs.n	8009a76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009a70:	2307      	movs	r3, #7
 8009a72:	617b      	str	r3, [r7, #20]
 8009a74:	e004      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009a76:	2306      	movs	r3, #6
 8009a78:	617b      	str	r3, [r7, #20]
 8009a7a:	e001      	b.n	8009a80 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009a7c:	2309      	movs	r3, #9
 8009a7e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	68da      	ldr	r2, [r3, #12]
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	029b      	lsls	r3, r3, #10
 8009a94:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009a98:	431a      	orrs	r2, r3
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	371c      	adds	r7, #28
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr
 8009aac:	00d8acbf 	.word	0x00d8acbf
 8009ab0:	00e4e1c0 	.word	0x00e4e1c0
 8009ab4:	00f42400 	.word	0x00f42400
 8009ab8:	01067380 	.word	0x01067380
 8009abc:	011a499f 	.word	0x011a499f
 8009ac0:	01312cff 	.word	0x01312cff
 8009ac4:	014ca43f 	.word	0x014ca43f
 8009ac8:	016e3600 	.word	0x016e3600
 8009acc:	01a6ab1f 	.word	0x01a6ab1f
 8009ad0:	01e84800 	.word	0x01e84800

08009ad4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	f043 0201 	orr.w	r2, r3, #1
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	370c      	adds	r7, #12
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b083      	sub	sp, #12
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	f023 0201 	bic.w	r2, r3, #1
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009b24:	2300      	movs	r3, #0
 8009b26:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009b34:	78fb      	ldrb	r3, [r7, #3]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d115      	bne.n	8009b66 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009b46:	2001      	movs	r0, #1
 8009b48:	f7f7 fff2 	bl	8001b30 <HAL_Delay>
      ms++;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f001 f8ab 	bl	800acae <USB_GetMode>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d01e      	beq.n	8009b9c <USB_SetCurrentMode+0x84>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2b31      	cmp	r3, #49	@ 0x31
 8009b62:	d9f0      	bls.n	8009b46 <USB_SetCurrentMode+0x2e>
 8009b64:	e01a      	b.n	8009b9c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009b66:	78fb      	ldrb	r3, [r7, #3]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d115      	bne.n	8009b98 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009b78:	2001      	movs	r0, #1
 8009b7a:	f7f7 ffd9 	bl	8001b30 <HAL_Delay>
      ms++;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	3301      	adds	r3, #1
 8009b82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f001 f892 	bl	800acae <USB_GetMode>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d005      	beq.n	8009b9c <USB_SetCurrentMode+0x84>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2b31      	cmp	r3, #49	@ 0x31
 8009b94:	d9f0      	bls.n	8009b78 <USB_SetCurrentMode+0x60>
 8009b96:	e001      	b.n	8009b9c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e005      	b.n	8009ba8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2b32      	cmp	r3, #50	@ 0x32
 8009ba0:	d101      	bne.n	8009ba6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e000      	b.n	8009ba8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3710      	adds	r7, #16
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	b580      	push	{r7, lr}
 8009bb4:	b086      	sub	sp, #24
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
 8009bba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009bbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009bca:	2300      	movs	r3, #0
 8009bcc:	613b      	str	r3, [r7, #16]
 8009bce:	e009      	b.n	8009be4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009bd0:	687a      	ldr	r2, [r7, #4]
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	3340      	adds	r3, #64	@ 0x40
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	2200      	movs	r2, #0
 8009bdc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	3301      	adds	r3, #1
 8009be2:	613b      	str	r3, [r7, #16]
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	2b0e      	cmp	r3, #14
 8009be8:	d9f2      	bls.n	8009bd0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d11c      	bne.n	8009c2a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009bfe:	f043 0302 	orr.w	r3, r3, #2
 8009c02:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c08:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	601a      	str	r2, [r3, #0]
 8009c28:	e005      	b.n	8009c36 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c2e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	2300      	movs	r3, #0
 8009c40:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009c42:	2103      	movs	r1, #3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 f959 	bl	8009efc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c4a:	2110      	movs	r1, #16
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 f8f1 	bl	8009e34 <USB_FlushTxFifo>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 f91d 	bl	8009e9c <USB_FlushRxFifo>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d001      	beq.n	8009c6c <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c72:	461a      	mov	r2, r3
 8009c74:	2300      	movs	r3, #0
 8009c76:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c7e:	461a      	mov	r2, r3
 8009c80:	2300      	movs	r3, #0
 8009c82:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c90:	2300      	movs	r3, #0
 8009c92:	613b      	str	r3, [r7, #16]
 8009c94:	e043      	b.n	8009d1e <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	015a      	lsls	r2, r3, #5
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009cac:	d118      	bne.n	8009ce0 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d10a      	bne.n	8009cca <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	015a      	lsls	r2, r3, #5
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	4413      	add	r3, r2
 8009cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	e013      	b.n	8009cf2 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009cdc:	6013      	str	r3, [r2, #0]
 8009cde:	e008      	b.n	8009cf2 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cec:	461a      	mov	r2, r3
 8009cee:	2300      	movs	r3, #0
 8009cf0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	015a      	lsls	r2, r3, #5
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cfe:	461a      	mov	r2, r3
 8009d00:	2300      	movs	r3, #0
 8009d02:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d10:	461a      	mov	r2, r3
 8009d12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009d16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	613b      	str	r3, [r7, #16]
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d3b7      	bcc.n	8009c96 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d26:	2300      	movs	r3, #0
 8009d28:	613b      	str	r3, [r7, #16]
 8009d2a:	e043      	b.n	8009db4 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d42:	d118      	bne.n	8009d76 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10a      	bne.n	8009d60 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	015a      	lsls	r2, r3, #5
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	4413      	add	r3, r2
 8009d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d56:	461a      	mov	r2, r3
 8009d58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009d5c:	6013      	str	r3, [r2, #0]
 8009d5e:	e013      	b.n	8009d88 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	015a      	lsls	r2, r3, #5
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	4413      	add	r3, r2
 8009d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009d72:	6013      	str	r3, [r2, #0]
 8009d74:	e008      	b.n	8009d88 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	015a      	lsls	r2, r3, #5
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d82:	461a      	mov	r2, r3
 8009d84:	2300      	movs	r3, #0
 8009d86:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	015a      	lsls	r2, r3, #5
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	4413      	add	r3, r2
 8009d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d94:	461a      	mov	r2, r3
 8009d96:	2300      	movs	r3, #0
 8009d98:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	015a      	lsls	r2, r3, #5
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	4413      	add	r3, r2
 8009da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009da6:	461a      	mov	r2, r3
 8009da8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009dac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	3301      	adds	r3, #1
 8009db2:	613b      	str	r3, [r7, #16]
 8009db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db6:	693a      	ldr	r2, [r7, #16]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d3b7      	bcc.n	8009d2c <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dc2:	691b      	ldr	r3, [r3, #16]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009ddc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	699b      	ldr	r3, [r3, #24]
 8009de2:	f043 0210 	orr.w	r2, r3, #16
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	699a      	ldr	r2, [r3, #24]
 8009dee:	4b10      	ldr	r3, [pc, #64]	@ (8009e30 <USB_DevInit+0x280>)
 8009df0:	4313      	orrs	r3, r2
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d005      	beq.n	8009e08 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	699b      	ldr	r3, [r3, #24]
 8009e00:	f043 0208 	orr.w	r2, r3, #8
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d107      	bne.n	8009e1e <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e16:	f043 0304 	orr.w	r3, r3, #4
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3718      	adds	r7, #24
 8009e24:	46bd      	mov	sp, r7
 8009e26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e2a:	b004      	add	sp, #16
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	803c3800 	.word	0x803c3800

08009e34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	3301      	adds	r3, #1
 8009e46:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	4a13      	ldr	r2, [pc, #76]	@ (8009e98 <USB_FlushTxFifo+0x64>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d901      	bls.n	8009e54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009e50:	2303      	movs	r3, #3
 8009e52:	e01b      	b.n	8009e8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	daf2      	bge.n	8009e42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	019b      	lsls	r3, r3, #6
 8009e64:	f043 0220 	orr.w	r2, r3, #32
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	4a08      	ldr	r2, [pc, #32]	@ (8009e98 <USB_FlushTxFifo+0x64>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d901      	bls.n	8009e7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	e006      	b.n	8009e8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	f003 0320 	and.w	r3, r3, #32
 8009e86:	2b20      	cmp	r3, #32
 8009e88:	d0f0      	beq.n	8009e6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3714      	adds	r7, #20
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	00030d40 	.word	0x00030d40

08009e9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b085      	sub	sp, #20
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	4a11      	ldr	r2, [pc, #68]	@ (8009ef8 <USB_FlushRxFifo+0x5c>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d901      	bls.n	8009eba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e018      	b.n	8009eec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	daf2      	bge.n	8009ea8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2210      	movs	r2, #16
 8009eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	3301      	adds	r3, #1
 8009ed0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	4a08      	ldr	r2, [pc, #32]	@ (8009ef8 <USB_FlushRxFifo+0x5c>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d901      	bls.n	8009ede <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009eda:	2303      	movs	r3, #3
 8009edc:	e006      	b.n	8009eec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	f003 0310 	and.w	r3, r3, #16
 8009ee6:	2b10      	cmp	r3, #16
 8009ee8:	d0f0      	beq.n	8009ecc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3714      	adds	r7, #20
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr
 8009ef8:	00030d40 	.word	0x00030d40

08009efc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	460b      	mov	r3, r1
 8009f06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	78fb      	ldrb	r3, [r7, #3]
 8009f16:	68f9      	ldr	r1, [r7, #12]
 8009f18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b087      	sub	sp, #28
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	f003 0306 	and.w	r3, r3, #6
 8009f46:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d002      	beq.n	8009f54 <USB_GetDevSpeed+0x26>
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b06      	cmp	r3, #6
 8009f52:	d102      	bne.n	8009f5a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009f54:	2302      	movs	r3, #2
 8009f56:	75fb      	strb	r3, [r7, #23]
 8009f58:	e001      	b.n	8009f5e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8009f5a:	230f      	movs	r3, #15
 8009f5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	371c      	adds	r7, #28
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	785b      	ldrb	r3, [r3, #1]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d13a      	bne.n	8009ffe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f8e:	69da      	ldr	r2, [r3, #28]
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	f003 030f 	and.w	r3, r3, #15
 8009f98:	2101      	movs	r1, #1
 8009f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	68f9      	ldr	r1, [r7, #12]
 8009fa2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	015a      	lsls	r2, r3, #5
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d155      	bne.n	800a06c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	015a      	lsls	r2, r3, #5
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	4413      	add	r3, r2
 8009fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	791b      	ldrb	r3, [r3, #4]
 8009fda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fdc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	059b      	lsls	r3, r3, #22
 8009fe2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fe4:	4313      	orrs	r3, r2
 8009fe6:	68ba      	ldr	r2, [r7, #8]
 8009fe8:	0151      	lsls	r1, r2, #5
 8009fea:	68fa      	ldr	r2, [r7, #12]
 8009fec:	440a      	add	r2, r1
 8009fee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ff6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ffa:	6013      	str	r3, [r2, #0]
 8009ffc:	e036      	b.n	800a06c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a004:	69da      	ldr	r2, [r3, #28]
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	f003 030f 	and.w	r3, r3, #15
 800a00e:	2101      	movs	r1, #1
 800a010:	fa01 f303 	lsl.w	r3, r1, r3
 800a014:	041b      	lsls	r3, r3, #16
 800a016:	68f9      	ldr	r1, [r7, #12]
 800a018:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a01c:	4313      	orrs	r3, r2
 800a01e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	015a      	lsls	r2, r3, #5
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	4413      	add	r3, r2
 800a028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a032:	2b00      	cmp	r3, #0
 800a034:	d11a      	bne.n	800a06c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	015a      	lsls	r2, r3, #5
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	4413      	add	r3, r2
 800a03e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	791b      	ldrb	r3, [r3, #4]
 800a050:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a052:	430b      	orrs	r3, r1
 800a054:	4313      	orrs	r3, r2
 800a056:	68ba      	ldr	r2, [r7, #8]
 800a058:	0151      	lsls	r1, r2, #5
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	440a      	add	r2, r1
 800a05e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a06a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3714      	adds	r7, #20
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
	...

0800a07c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b085      	sub	sp, #20
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	785b      	ldrb	r3, [r3, #1]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d161      	bne.n	800a15c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	015a      	lsls	r2, r3, #5
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	4413      	add	r3, r2
 800a0a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0ae:	d11f      	bne.n	800a0f0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	015a      	lsls	r2, r3, #5
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	0151      	lsls	r1, r2, #5
 800a0c2:	68fa      	ldr	r2, [r7, #12]
 800a0c4:	440a      	add	r2, r1
 800a0c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a0ce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	0151      	lsls	r1, r2, #5
 800a0e2:	68fa      	ldr	r2, [r7, #12]
 800a0e4:	440a      	add	r2, r1
 800a0e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a0ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	f003 030f 	and.w	r3, r3, #15
 800a100:	2101      	movs	r1, #1
 800a102:	fa01 f303 	lsl.w	r3, r1, r3
 800a106:	b29b      	uxth	r3, r3
 800a108:	43db      	mvns	r3, r3
 800a10a:	68f9      	ldr	r1, [r7, #12]
 800a10c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a110:	4013      	ands	r3, r2
 800a112:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a11a:	69da      	ldr	r2, [r3, #28]
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	f003 030f 	and.w	r3, r3, #15
 800a124:	2101      	movs	r1, #1
 800a126:	fa01 f303 	lsl.w	r3, r1, r3
 800a12a:	b29b      	uxth	r3, r3
 800a12c:	43db      	mvns	r3, r3
 800a12e:	68f9      	ldr	r1, [r7, #12]
 800a130:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a134:	4013      	ands	r3, r2
 800a136:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	015a      	lsls	r2, r3, #5
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	4413      	add	r3, r2
 800a140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a144:	681a      	ldr	r2, [r3, #0]
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	0159      	lsls	r1, r3, #5
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	440b      	add	r3, r1
 800a14e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a152:	4619      	mov	r1, r3
 800a154:	4b35      	ldr	r3, [pc, #212]	@ (800a22c <USB_DeactivateEndpoint+0x1b0>)
 800a156:	4013      	ands	r3, r2
 800a158:	600b      	str	r3, [r1, #0]
 800a15a:	e060      	b.n	800a21e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	4413      	add	r3, r2
 800a164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a16e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a172:	d11f      	bne.n	800a1b4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	015a      	lsls	r2, r3, #5
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	4413      	add	r3, r2
 800a17c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68ba      	ldr	r2, [r7, #8]
 800a184:	0151      	lsls	r1, r2, #5
 800a186:	68fa      	ldr	r2, [r7, #12]
 800a188:	440a      	add	r2, r1
 800a18a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a18e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a192:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	015a      	lsls	r2, r3, #5
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	4413      	add	r3, r2
 800a19c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68ba      	ldr	r2, [r7, #8]
 800a1a4:	0151      	lsls	r1, r2, #5
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	440a      	add	r2, r1
 800a1aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	f003 030f 	and.w	r3, r3, #15
 800a1c4:	2101      	movs	r1, #1
 800a1c6:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ca:	041b      	lsls	r3, r3, #16
 800a1cc:	43db      	mvns	r3, r3
 800a1ce:	68f9      	ldr	r1, [r7, #12]
 800a1d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a1d4:	4013      	ands	r3, r2
 800a1d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1de:	69da      	ldr	r2, [r3, #28]
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	781b      	ldrb	r3, [r3, #0]
 800a1e4:	f003 030f 	and.w	r3, r3, #15
 800a1e8:	2101      	movs	r1, #1
 800a1ea:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ee:	041b      	lsls	r3, r3, #16
 800a1f0:	43db      	mvns	r3, r3
 800a1f2:	68f9      	ldr	r1, [r7, #12]
 800a1f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a1f8:	4013      	ands	r3, r2
 800a1fa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	015a      	lsls	r2, r3, #5
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	4413      	add	r3, r2
 800a204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	0159      	lsls	r1, r3, #5
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	440b      	add	r3, r1
 800a212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a216:	4619      	mov	r1, r3
 800a218:	4b05      	ldr	r3, [pc, #20]	@ (800a230 <USB_DeactivateEndpoint+0x1b4>)
 800a21a:	4013      	ands	r3, r2
 800a21c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	ec337800 	.word	0xec337800
 800a230:	eff37800 	.word	0xeff37800

0800a234 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b086      	sub	sp, #24
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	785b      	ldrb	r3, [r3, #1]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	f040 8128 	bne.w	800a4a2 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d132      	bne.n	800a2c0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	015a      	lsls	r2, r3, #5
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	4413      	add	r3, r2
 800a262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	0151      	lsls	r1, r2, #5
 800a26c:	697a      	ldr	r2, [r7, #20]
 800a26e:	440a      	add	r2, r1
 800a270:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a274:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a278:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a27c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	015a      	lsls	r2, r3, #5
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	4413      	add	r3, r2
 800a286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	693a      	ldr	r2, [r7, #16]
 800a28e:	0151      	lsls	r1, r2, #5
 800a290:	697a      	ldr	r2, [r7, #20]
 800a292:	440a      	add	r2, r1
 800a294:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a298:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a29c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	015a      	lsls	r2, r3, #5
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	0151      	lsls	r1, r2, #5
 800a2b0:	697a      	ldr	r2, [r7, #20]
 800a2b2:	440a      	add	r2, r1
 800a2b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2b8:	0cdb      	lsrs	r3, r3, #19
 800a2ba:	04db      	lsls	r3, r3, #19
 800a2bc:	6113      	str	r3, [r2, #16]
 800a2be:	e092      	b.n	800a3e6 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	015a      	lsls	r2, r3, #5
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	693a      	ldr	r2, [r7, #16]
 800a2d0:	0151      	lsls	r1, r2, #5
 800a2d2:	697a      	ldr	r2, [r7, #20]
 800a2d4:	440a      	add	r2, r1
 800a2d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2da:	0cdb      	lsrs	r3, r3, #19
 800a2dc:	04db      	lsls	r3, r3, #19
 800a2de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	015a      	lsls	r2, r3, #5
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	4413      	add	r3, r2
 800a2e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	693a      	ldr	r2, [r7, #16]
 800a2f0:	0151      	lsls	r1, r2, #5
 800a2f2:	697a      	ldr	r2, [r7, #20]
 800a2f4:	440a      	add	r2, r1
 800a2f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2fa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a2fe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a302:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d11a      	bne.n	800a340 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	691a      	ldr	r2, [r3, #16]
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	429a      	cmp	r2, r3
 800a314:	d903      	bls.n	800a31e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	689a      	ldr	r2, [r3, #8]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	015a      	lsls	r2, r3, #5
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	4413      	add	r3, r2
 800a326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a32a:	691b      	ldr	r3, [r3, #16]
 800a32c:	693a      	ldr	r2, [r7, #16]
 800a32e:	0151      	lsls	r1, r2, #5
 800a330:	697a      	ldr	r2, [r7, #20]
 800a332:	440a      	add	r2, r1
 800a334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a338:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a33c:	6113      	str	r3, [r2, #16]
 800a33e:	e01b      	b.n	800a378 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	015a      	lsls	r2, r3, #5
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	4413      	add	r3, r2
 800a348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a34c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	6919      	ldr	r1, [r3, #16]
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	440b      	add	r3, r1
 800a358:	1e59      	subs	r1, r3, #1
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	fbb1 f3f3 	udiv	r3, r1, r3
 800a362:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a364:	4b8d      	ldr	r3, [pc, #564]	@ (800a59c <USB_EPStartXfer+0x368>)
 800a366:	400b      	ands	r3, r1
 800a368:	6939      	ldr	r1, [r7, #16]
 800a36a:	0148      	lsls	r0, r1, #5
 800a36c:	6979      	ldr	r1, [r7, #20]
 800a36e:	4401      	add	r1, r0
 800a370:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a374:	4313      	orrs	r3, r2
 800a376:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	015a      	lsls	r2, r3, #5
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	4413      	add	r3, r2
 800a380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a384:	691a      	ldr	r2, [r3, #16]
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	691b      	ldr	r3, [r3, #16]
 800a38a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a38e:	6939      	ldr	r1, [r7, #16]
 800a390:	0148      	lsls	r0, r1, #5
 800a392:	6979      	ldr	r1, [r7, #20]
 800a394:	4401      	add	r1, r0
 800a396:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a39a:	4313      	orrs	r3, r2
 800a39c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	791b      	ldrb	r3, [r3, #4]
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d11f      	bne.n	800a3e6 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	015a      	lsls	r2, r3, #5
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	4413      	add	r3, r2
 800a3ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	693a      	ldr	r2, [r7, #16]
 800a3b6:	0151      	lsls	r1, r2, #5
 800a3b8:	697a      	ldr	r2, [r7, #20]
 800a3ba:	440a      	add	r2, r1
 800a3bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3c0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a3c4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	015a      	lsls	r2, r3, #5
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3d2:	691b      	ldr	r3, [r3, #16]
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	0151      	lsls	r1, r2, #5
 800a3d8:	697a      	ldr	r2, [r7, #20]
 800a3da:	440a      	add	r2, r1
 800a3dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a3e4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	015a      	lsls	r2, r3, #5
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	4413      	add	r3, r2
 800a3ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	0151      	lsls	r1, r2, #5
 800a3f8:	697a      	ldr	r2, [r7, #20]
 800a3fa:	440a      	add	r2, r1
 800a3fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a400:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a404:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	791b      	ldrb	r3, [r3, #4]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d015      	beq.n	800a43a <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	2b00      	cmp	r3, #0
 800a414:	f000 8139 	beq.w	800a68a <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a41e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	f003 030f 	and.w	r3, r3, #15
 800a428:	2101      	movs	r1, #1
 800a42a:	fa01 f303 	lsl.w	r3, r1, r3
 800a42e:	6979      	ldr	r1, [r7, #20]
 800a430:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a434:	4313      	orrs	r3, r2
 800a436:	634b      	str	r3, [r1, #52]	@ 0x34
 800a438:	e127      	b.n	800a68a <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a446:	2b00      	cmp	r3, #0
 800a448:	d110      	bne.n	800a46c <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	015a      	lsls	r2, r3, #5
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	4413      	add	r3, r2
 800a452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	0151      	lsls	r1, r2, #5
 800a45c:	697a      	ldr	r2, [r7, #20]
 800a45e:	440a      	add	r2, r1
 800a460:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a464:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a468:	6013      	str	r3, [r2, #0]
 800a46a:	e00f      	b.n	800a48c <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	015a      	lsls	r2, r3, #5
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	4413      	add	r3, r2
 800a474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	0151      	lsls	r1, r2, #5
 800a47e:	697a      	ldr	r2, [r7, #20]
 800a480:	440a      	add	r2, r1
 800a482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a48a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	68d9      	ldr	r1, [r3, #12]
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	781a      	ldrb	r2, [r3, #0]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	691b      	ldr	r3, [r3, #16]
 800a498:	b29b      	uxth	r3, r3
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f000 f9a6 	bl	800a7ec <USB_WritePacket>
 800a4a0:	e0f3      	b.n	800a68a <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	015a      	lsls	r2, r3, #5
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	0151      	lsls	r1, r2, #5
 800a4b4:	697a      	ldr	r2, [r7, #20]
 800a4b6:	440a      	add	r2, r1
 800a4b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4bc:	0cdb      	lsrs	r3, r3, #19
 800a4be:	04db      	lsls	r3, r3, #19
 800a4c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	015a      	lsls	r2, r3, #5
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	693a      	ldr	r2, [r7, #16]
 800a4d2:	0151      	lsls	r1, r2, #5
 800a4d4:	697a      	ldr	r2, [r7, #20]
 800a4d6:	440a      	add	r2, r1
 800a4d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4dc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a4e0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a4e4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d12f      	bne.n	800a54c <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	691b      	ldr	r3, [r3, #16]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d003      	beq.n	800a4fc <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	689a      	ldr	r2, [r3, #8]
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	689a      	ldr	r2, [r3, #8]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	015a      	lsls	r2, r3, #5
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	4413      	add	r3, r2
 800a50c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a510:	691a      	ldr	r2, [r3, #16]
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a51a:	6939      	ldr	r1, [r7, #16]
 800a51c:	0148      	lsls	r0, r1, #5
 800a51e:	6979      	ldr	r1, [r7, #20]
 800a520:	4401      	add	r1, r0
 800a522:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a526:	4313      	orrs	r3, r2
 800a528:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	015a      	lsls	r2, r3, #5
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	4413      	add	r3, r2
 800a532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	0151      	lsls	r1, r2, #5
 800a53c:	697a      	ldr	r2, [r7, #20]
 800a53e:	440a      	add	r2, r1
 800a540:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a544:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a548:	6113      	str	r3, [r2, #16]
 800a54a:	e061      	b.n	800a610 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d125      	bne.n	800a5a0 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	015a      	lsls	r2, r3, #5
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	4413      	add	r3, r2
 800a55c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a560:	691a      	ldr	r2, [r3, #16]
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a56a:	6939      	ldr	r1, [r7, #16]
 800a56c:	0148      	lsls	r0, r1, #5
 800a56e:	6979      	ldr	r1, [r7, #20]
 800a570:	4401      	add	r1, r0
 800a572:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a576:	4313      	orrs	r3, r2
 800a578:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	4413      	add	r3, r2
 800a582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	0151      	lsls	r1, r2, #5
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	440a      	add	r2, r1
 800a590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a598:	6113      	str	r3, [r2, #16]
 800a59a:	e039      	b.n	800a610 <USB_EPStartXfer+0x3dc>
 800a59c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	691a      	ldr	r2, [r3, #16]
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	4413      	add	r3, r2
 800a5aa:	1e5a      	subs	r2, r3, #1
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	689b      	ldr	r3, [r3, #8]
 800a5ba:	89fa      	ldrh	r2, [r7, #14]
 800a5bc:	fb03 f202 	mul.w	r2, r3, r2
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	015a      	lsls	r2, r3, #5
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d0:	691a      	ldr	r2, [r3, #16]
 800a5d2:	89fb      	ldrh	r3, [r7, #14]
 800a5d4:	04d9      	lsls	r1, r3, #19
 800a5d6:	4b2f      	ldr	r3, [pc, #188]	@ (800a694 <USB_EPStartXfer+0x460>)
 800a5d8:	400b      	ands	r3, r1
 800a5da:	6939      	ldr	r1, [r7, #16]
 800a5dc:	0148      	lsls	r0, r1, #5
 800a5de:	6979      	ldr	r1, [r7, #20]
 800a5e0:	4401      	add	r1, r0
 800a5e2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	015a      	lsls	r2, r3, #5
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5f6:	691a      	ldr	r2, [r3, #16]
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	6a1b      	ldr	r3, [r3, #32]
 800a5fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a600:	6939      	ldr	r1, [r7, #16]
 800a602:	0148      	lsls	r0, r1, #5
 800a604:	6979      	ldr	r1, [r7, #20]
 800a606:	4401      	add	r1, r0
 800a608:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a60c:	4313      	orrs	r3, r2
 800a60e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	791b      	ldrb	r3, [r3, #4]
 800a614:	2b01      	cmp	r3, #1
 800a616:	d128      	bne.n	800a66a <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a61e:	689b      	ldr	r3, [r3, #8]
 800a620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a624:	2b00      	cmp	r3, #0
 800a626:	d110      	bne.n	800a64a <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	697b      	ldr	r3, [r7, #20]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	693a      	ldr	r2, [r7, #16]
 800a638:	0151      	lsls	r1, r2, #5
 800a63a:	697a      	ldr	r2, [r7, #20]
 800a63c:	440a      	add	r2, r1
 800a63e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a642:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a646:	6013      	str	r3, [r2, #0]
 800a648:	e00f      	b.n	800a66a <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	015a      	lsls	r2, r3, #5
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	4413      	add	r3, r2
 800a652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	693a      	ldr	r2, [r7, #16]
 800a65a:	0151      	lsls	r1, r2, #5
 800a65c:	697a      	ldr	r2, [r7, #20]
 800a65e:	440a      	add	r2, r1
 800a660:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a668:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	015a      	lsls	r2, r3, #5
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	4413      	add	r3, r2
 800a672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	0151      	lsls	r1, r2, #5
 800a67c:	697a      	ldr	r2, [r7, #20]
 800a67e:	440a      	add	r2, r1
 800a680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a684:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a688:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3718      	adds	r7, #24
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	1ff80000 	.word	0x1ff80000

0800a698 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a698:	b480      	push	{r7}
 800a69a:	b087      	sub	sp, #28
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	785b      	ldrb	r3, [r3, #1]
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d14a      	bne.n	800a74c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	015a      	lsls	r2, r3, #5
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	4413      	add	r3, r2
 800a6c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6ce:	f040 8086 	bne.w	800a7de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	781b      	ldrb	r3, [r3, #0]
 800a6d6:	015a      	lsls	r2, r3, #5
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	4413      	add	r3, r2
 800a6dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	683a      	ldr	r2, [r7, #0]
 800a6e4:	7812      	ldrb	r2, [r2, #0]
 800a6e6:	0151      	lsls	r1, r2, #5
 800a6e8:	693a      	ldr	r2, [r7, #16]
 800a6ea:	440a      	add	r2, r1
 800a6ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a6f4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	015a      	lsls	r2, r3, #5
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	4413      	add	r3, r2
 800a700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	683a      	ldr	r2, [r7, #0]
 800a708:	7812      	ldrb	r2, [r2, #0]
 800a70a:	0151      	lsls	r1, r2, #5
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	440a      	add	r2, r1
 800a710:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a714:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a718:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	3301      	adds	r3, #1
 800a71e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a726:	4293      	cmp	r3, r2
 800a728:	d902      	bls.n	800a730 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a72a:	2301      	movs	r3, #1
 800a72c:	75fb      	strb	r3, [r7, #23]
          break;
 800a72e:	e056      	b.n	800a7de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	015a      	lsls	r2, r3, #5
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	4413      	add	r3, r2
 800a73a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a744:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a748:	d0e7      	beq.n	800a71a <USB_EPStopXfer+0x82>
 800a74a:	e048      	b.n	800a7de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a760:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a764:	d13b      	bne.n	800a7de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	015a      	lsls	r2, r3, #5
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	4413      	add	r3, r2
 800a770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	683a      	ldr	r2, [r7, #0]
 800a778:	7812      	ldrb	r2, [r2, #0]
 800a77a:	0151      	lsls	r1, r2, #5
 800a77c:	693a      	ldr	r2, [r7, #16]
 800a77e:	440a      	add	r2, r1
 800a780:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a784:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a788:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	015a      	lsls	r2, r3, #5
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	4413      	add	r3, r2
 800a794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	683a      	ldr	r2, [r7, #0]
 800a79c:	7812      	ldrb	r2, [r2, #0]
 800a79e:	0151      	lsls	r1, r2, #5
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	440a      	add	r2, r1
 800a7a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d902      	bls.n	800a7c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	75fb      	strb	r3, [r7, #23]
          break;
 800a7c2:	e00c      	b.n	800a7de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	015a      	lsls	r2, r3, #5
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7dc:	d0e7      	beq.n	800a7ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a7de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	371c      	adds	r7, #28
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr

0800a7ec <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b089      	sub	sp, #36	@ 0x24
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	60b9      	str	r1, [r7, #8]
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	71fb      	strb	r3, [r7, #7]
 800a7fe:	4613      	mov	r3, r2
 800a800:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a80a:	88bb      	ldrh	r3, [r7, #4]
 800a80c:	3303      	adds	r3, #3
 800a80e:	089b      	lsrs	r3, r3, #2
 800a810:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a812:	2300      	movs	r3, #0
 800a814:	61bb      	str	r3, [r7, #24]
 800a816:	e018      	b.n	800a84a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a818:	79fb      	ldrb	r3, [r7, #7]
 800a81a:	031a      	lsls	r2, r3, #12
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	4413      	add	r3, r2
 800a820:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a824:	461a      	mov	r2, r3
 800a826:	69fb      	ldr	r3, [r7, #28]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	3301      	adds	r3, #1
 800a830:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	3301      	adds	r3, #1
 800a836:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a838:	69fb      	ldr	r3, [r7, #28]
 800a83a:	3301      	adds	r3, #1
 800a83c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	3301      	adds	r3, #1
 800a842:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	3301      	adds	r3, #1
 800a848:	61bb      	str	r3, [r7, #24]
 800a84a:	69ba      	ldr	r2, [r7, #24]
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d3e2      	bcc.n	800a818 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3724      	adds	r7, #36	@ 0x24
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a860:	b480      	push	{r7}
 800a862:	b08b      	sub	sp, #44	@ 0x2c
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	4613      	mov	r3, r2
 800a86c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a876:	88fb      	ldrh	r3, [r7, #6]
 800a878:	089b      	lsrs	r3, r3, #2
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a87e:	88fb      	ldrh	r3, [r7, #6]
 800a880:	f003 0303 	and.w	r3, r3, #3
 800a884:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a886:	2300      	movs	r3, #0
 800a888:	623b      	str	r3, [r7, #32]
 800a88a:	e014      	b.n	800a8b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a896:	601a      	str	r2, [r3, #0]
    pDest++;
 800a898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a89a:	3301      	adds	r3, #1
 800a89c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	3301      	adds	r3, #1
 800a8b4:	623b      	str	r3, [r7, #32]
 800a8b6:	6a3a      	ldr	r2, [r7, #32]
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d3e6      	bcc.n	800a88c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a8be:	8bfb      	ldrh	r3, [r7, #30]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d01e      	beq.n	800a902 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a8c8:	69bb      	ldr	r3, [r7, #24]
 800a8ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	f107 0310 	add.w	r3, r7, #16
 800a8d4:	6812      	ldr	r2, [r2, #0]
 800a8d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a8d8:	693a      	ldr	r2, [r7, #16]
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	b2db      	uxtb	r3, r3
 800a8de:	00db      	lsls	r3, r3, #3
 800a8e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a8e4:	b2da      	uxtb	r2, r3
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e8:	701a      	strb	r2, [r3, #0]
      i++;
 800a8ea:	6a3b      	ldr	r3, [r7, #32]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	623b      	str	r3, [r7, #32]
      pDest++;
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a8f6:	8bfb      	ldrh	r3, [r7, #30]
 800a8f8:	3b01      	subs	r3, #1
 800a8fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a8fc:	8bfb      	ldrh	r3, [r7, #30]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d1ea      	bne.n	800a8d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a904:	4618      	mov	r0, r3
 800a906:	372c      	adds	r7, #44	@ 0x2c
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a910:	b480      	push	{r7}
 800a912:	b085      	sub	sp, #20
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	785b      	ldrb	r3, [r3, #1]
 800a928:	2b01      	cmp	r3, #1
 800a92a:	d12c      	bne.n	800a986 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	015a      	lsls	r2, r3, #5
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	4413      	add	r3, r2
 800a934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	db12      	blt.n	800a964 <USB_EPSetStall+0x54>
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d00f      	beq.n	800a964 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	015a      	lsls	r2, r3, #5
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	4413      	add	r3, r2
 800a94c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	0151      	lsls	r1, r2, #5
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	440a      	add	r2, r1
 800a95a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a95e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a962:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	015a      	lsls	r2, r3, #5
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	4413      	add	r3, r2
 800a96c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	0151      	lsls	r1, r2, #5
 800a976:	68fa      	ldr	r2, [r7, #12]
 800a978:	440a      	add	r2, r1
 800a97a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a97e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	e02b      	b.n	800a9de <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	015a      	lsls	r2, r3, #5
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	4413      	add	r3, r2
 800a98e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	db12      	blt.n	800a9be <USB_EPSetStall+0xae>
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d00f      	beq.n	800a9be <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	015a      	lsls	r2, r3, #5
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	68ba      	ldr	r2, [r7, #8]
 800a9ae:	0151      	lsls	r1, r2, #5
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	440a      	add	r2, r1
 800a9b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a9bc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	015a      	lsls	r2, r3, #5
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68ba      	ldr	r2, [r7, #8]
 800a9ce:	0151      	lsls	r1, r2, #5
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	440a      	add	r2, r1
 800a9d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a9dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a9de:	2300      	movs	r3, #0
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3714      	adds	r7, #20
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
 800a9f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	785b      	ldrb	r3, [r3, #1]
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	d128      	bne.n	800aa5a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	015a      	lsls	r2, r3, #5
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	4413      	add	r3, r2
 800aa10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	0151      	lsls	r1, r2, #5
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	440a      	add	r2, r1
 800aa1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa26:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	791b      	ldrb	r3, [r3, #4]
 800aa2c:	2b03      	cmp	r3, #3
 800aa2e:	d003      	beq.n	800aa38 <USB_EPClearStall+0x4c>
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	791b      	ldrb	r3, [r3, #4]
 800aa34:	2b02      	cmp	r3, #2
 800aa36:	d138      	bne.n	800aaaa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	015a      	lsls	r2, r3, #5
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	4413      	add	r3, r2
 800aa40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	68ba      	ldr	r2, [r7, #8]
 800aa48:	0151      	lsls	r1, r2, #5
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	440a      	add	r2, r1
 800aa4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	e027      	b.n	800aaaa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	015a      	lsls	r2, r3, #5
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	4413      	add	r3, r2
 800aa62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	0151      	lsls	r1, r2, #5
 800aa6c:	68fa      	ldr	r2, [r7, #12]
 800aa6e:	440a      	add	r2, r1
 800aa70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa74:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa78:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	791b      	ldrb	r3, [r3, #4]
 800aa7e:	2b03      	cmp	r3, #3
 800aa80:	d003      	beq.n	800aa8a <USB_EPClearStall+0x9e>
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	791b      	ldrb	r3, [r3, #4]
 800aa86:	2b02      	cmp	r3, #2
 800aa88:	d10f      	bne.n	800aaaa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	015a      	lsls	r2, r3, #5
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	4413      	add	r3, r2
 800aa92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	0151      	lsls	r1, r2, #5
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	440a      	add	r2, r1
 800aaa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaa8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3714      	adds	r7, #20
 800aab0:	46bd      	mov	sp, r7
 800aab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab6:	4770      	bx	lr

0800aab8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b085      	sub	sp, #20
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	460b      	mov	r3, r1
 800aac2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68fa      	ldr	r2, [r7, #12]
 800aad2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aad6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aada:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aae2:	681a      	ldr	r2, [r3, #0]
 800aae4:	78fb      	ldrb	r3, [r7, #3]
 800aae6:	011b      	lsls	r3, r3, #4
 800aae8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800aaec:	68f9      	ldr	r1, [r7, #12]
 800aaee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aaf2:	4313      	orrs	r3, r2
 800aaf4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3714      	adds	r7, #20
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b085      	sub	sp, #20
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	68fa      	ldr	r2, [r7, #12]
 800ab1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ab1e:	f023 0303 	bic.w	r3, r3, #3
 800ab22:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ab32:	f023 0302 	bic.w	r3, r3, #2
 800ab36:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3714      	adds	r7, #20
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab44:	4770      	bx	lr

0800ab46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ab46:	b480      	push	{r7}
 800ab48:	b085      	sub	sp, #20
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ab60:	f023 0303 	bic.w	r3, r3, #3
 800ab64:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ab74:	f043 0302 	orr.w	r3, r3, #2
 800ab78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ab7a:	2300      	movs	r3, #0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3714      	adds	r7, #20
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	699b      	ldr	r3, [r3, #24]
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	4013      	ands	r3, r2
 800ab9e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800aba0:	68fb      	ldr	r3, [r7, #12]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3714      	adds	r7, #20
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800abae:	b480      	push	{r7}
 800abb0:	b085      	sub	sp, #20
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abc0:	699b      	ldr	r3, [r3, #24]
 800abc2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abca:	69db      	ldr	r3, [r3, #28]
 800abcc:	68ba      	ldr	r2, [r7, #8]
 800abce:	4013      	ands	r3, r2
 800abd0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	0c1b      	lsrs	r3, r3, #16
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr

0800abe2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800abe2:	b480      	push	{r7}
 800abe4:	b085      	sub	sp, #20
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abf4:	699b      	ldr	r3, [r3, #24]
 800abf6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abfe:	69db      	ldr	r3, [r3, #28]
 800ac00:	68ba      	ldr	r2, [r7, #8]
 800ac02:	4013      	ands	r3, r2
 800ac04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	b29b      	uxth	r3, r3
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3714      	adds	r7, #20
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr

0800ac16 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ac16:	b480      	push	{r7}
 800ac18:	b085      	sub	sp, #20
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	6078      	str	r0, [r7, #4]
 800ac1e:	460b      	mov	r3, r1
 800ac20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ac26:	78fb      	ldrb	r3, [r7, #3]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac3c:	695b      	ldr	r3, [r3, #20]
 800ac3e:	68ba      	ldr	r2, [r7, #8]
 800ac40:	4013      	ands	r3, r2
 800ac42:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ac44:	68bb      	ldr	r3, [r7, #8]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3714      	adds	r7, #20
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr

0800ac52 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ac52:	b480      	push	{r7}
 800ac54:	b087      	sub	sp, #28
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	6078      	str	r0, [r7, #4]
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac74:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ac76:	78fb      	ldrb	r3, [r7, #3]
 800ac78:	f003 030f 	and.w	r3, r3, #15
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac82:	01db      	lsls	r3, r3, #7
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ac8c:	78fb      	ldrb	r3, [r7, #3]
 800ac8e:	015a      	lsls	r2, r3, #5
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	4413      	add	r3, r2
 800ac94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aca0:	68bb      	ldr	r3, [r7, #8]
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	371c      	adds	r7, #28
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800acae:	b480      	push	{r7}
 800acb0:	b083      	sub	sp, #12
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	695b      	ldr	r3, [r3, #20]
 800acba:	f003 0301 	and.w	r3, r3, #1
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800acca:	b480      	push	{r7}
 800accc:	b085      	sub	sp, #20
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ace4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ace8:	f023 0307 	bic.w	r3, r3, #7
 800acec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ad02:	2300      	movs	r3, #0
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3714      	adds	r7, #20
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr

0800ad10 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	333c      	adds	r3, #60	@ 0x3c
 800ad22:	3304      	adds	r3, #4
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	4a1c      	ldr	r2, [pc, #112]	@ (800ad9c <USB_EP0_OutStart+0x8c>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d90a      	bls.n	800ad46 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad40:	d101      	bne.n	800ad46 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800ad42:	2300      	movs	r3, #0
 800ad44:	e024      	b.n	800ad90 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	2300      	movs	r3, #0
 800ad50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad58:	691b      	ldr	r3, [r3, #16]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	68fa      	ldr	r2, [r7, #12]
 800ad70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad74:	f043 0318 	orr.w	r3, r3, #24
 800ad78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad88:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800ad8c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3714      	adds	r7, #20
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr
 800ad9c:	4f54300a 	.word	0x4f54300a

0800ada0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	3301      	adds	r3, #1
 800adb0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	4a13      	ldr	r2, [pc, #76]	@ (800ae04 <USB_CoreReset+0x64>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d901      	bls.n	800adbe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800adba:	2303      	movs	r3, #3
 800adbc:	e01b      	b.n	800adf6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	daf2      	bge.n	800adac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800adc6:	2300      	movs	r3, #0
 800adc8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	f043 0201 	orr.w	r2, r3, #1
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	3301      	adds	r3, #1
 800adda:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	4a09      	ldr	r2, [pc, #36]	@ (800ae04 <USB_CoreReset+0x64>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d901      	bls.n	800ade8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ade4:	2303      	movs	r3, #3
 800ade6:	e006      	b.n	800adf6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	691b      	ldr	r3, [r3, #16]
 800adec:	f003 0301 	and.w	r3, r3, #1
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d0f0      	beq.n	800add6 <USB_CoreReset+0x36>

  return HAL_OK;
 800adf4:	2300      	movs	r3, #0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3714      	adds	r7, #20
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr
 800ae02:	bf00      	nop
 800ae04:	00030d40 	.word	0x00030d40

0800ae08 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	460b      	mov	r3, r1
 800ae12:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ae14:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ae18:	f002 fe2c 	bl	800da74 <USBD_static_malloc>
 800ae1c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d109      	bne.n	800ae38 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	32b0      	adds	r2, #176	@ 0xb0
 800ae2e:	2100      	movs	r1, #0
 800ae30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ae34:	2302      	movs	r3, #2
 800ae36:	e0d4      	b.n	800afe2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ae38:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	68f8      	ldr	r0, [r7, #12]
 800ae40:	f002 fe36 	bl	800dab0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	32b0      	adds	r2, #176	@ 0xb0
 800ae4e:	68f9      	ldr	r1, [r7, #12]
 800ae50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	32b0      	adds	r2, #176	@ 0xb0
 800ae5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	7c1b      	ldrb	r3, [r3, #16]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d138      	bne.n	800aee2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ae70:	4b5e      	ldr	r3, [pc, #376]	@ (800afec <USBD_CDC_Init+0x1e4>)
 800ae72:	7819      	ldrb	r1, [r3, #0]
 800ae74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae78:	2202      	movs	r2, #2
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f002 fbe6 	bl	800d64c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ae80:	4b5a      	ldr	r3, [pc, #360]	@ (800afec <USBD_CDC_Init+0x1e4>)
 800ae82:	781b      	ldrb	r3, [r3, #0]
 800ae84:	f003 020f 	and.w	r2, r3, #15
 800ae88:	6879      	ldr	r1, [r7, #4]
 800ae8a:	4613      	mov	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4413      	add	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	440b      	add	r3, r1
 800ae94:	3324      	adds	r3, #36	@ 0x24
 800ae96:	2201      	movs	r2, #1
 800ae98:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ae9a:	4b55      	ldr	r3, [pc, #340]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800ae9c:	7819      	ldrb	r1, [r3, #0]
 800ae9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aea2:	2202      	movs	r2, #2
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f002 fbd1 	bl	800d64c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aeaa:	4b51      	ldr	r3, [pc, #324]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	f003 020f 	and.w	r2, r3, #15
 800aeb2:	6879      	ldr	r1, [r7, #4]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	4413      	add	r3, r2
 800aeba:	009b      	lsls	r3, r3, #2
 800aebc:	440b      	add	r3, r1
 800aebe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aec2:	2201      	movs	r2, #1
 800aec4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aec6:	4b4b      	ldr	r3, [pc, #300]	@ (800aff4 <USBD_CDC_Init+0x1ec>)
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	f003 020f 	and.w	r2, r3, #15
 800aece:	6879      	ldr	r1, [r7, #4]
 800aed0:	4613      	mov	r3, r2
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	4413      	add	r3, r2
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	440b      	add	r3, r1
 800aeda:	3326      	adds	r3, #38	@ 0x26
 800aedc:	2210      	movs	r2, #16
 800aede:	801a      	strh	r2, [r3, #0]
 800aee0:	e035      	b.n	800af4e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aee2:	4b42      	ldr	r3, [pc, #264]	@ (800afec <USBD_CDC_Init+0x1e4>)
 800aee4:	7819      	ldrb	r1, [r3, #0]
 800aee6:	2340      	movs	r3, #64	@ 0x40
 800aee8:	2202      	movs	r2, #2
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f002 fbae 	bl	800d64c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aef0:	4b3e      	ldr	r3, [pc, #248]	@ (800afec <USBD_CDC_Init+0x1e4>)
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	f003 020f 	and.w	r2, r3, #15
 800aef8:	6879      	ldr	r1, [r7, #4]
 800aefa:	4613      	mov	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	4413      	add	r3, r2
 800af00:	009b      	lsls	r3, r3, #2
 800af02:	440b      	add	r3, r1
 800af04:	3324      	adds	r3, #36	@ 0x24
 800af06:	2201      	movs	r2, #1
 800af08:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800af0a:	4b39      	ldr	r3, [pc, #228]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800af0c:	7819      	ldrb	r1, [r3, #0]
 800af0e:	2340      	movs	r3, #64	@ 0x40
 800af10:	2202      	movs	r2, #2
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f002 fb9a 	bl	800d64c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800af18:	4b35      	ldr	r3, [pc, #212]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	f003 020f 	and.w	r2, r3, #15
 800af20:	6879      	ldr	r1, [r7, #4]
 800af22:	4613      	mov	r3, r2
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	4413      	add	r3, r2
 800af28:	009b      	lsls	r3, r3, #2
 800af2a:	440b      	add	r3, r1
 800af2c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800af30:	2201      	movs	r2, #1
 800af32:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800af34:	4b2f      	ldr	r3, [pc, #188]	@ (800aff4 <USBD_CDC_Init+0x1ec>)
 800af36:	781b      	ldrb	r3, [r3, #0]
 800af38:	f003 020f 	and.w	r2, r3, #15
 800af3c:	6879      	ldr	r1, [r7, #4]
 800af3e:	4613      	mov	r3, r2
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	4413      	add	r3, r2
 800af44:	009b      	lsls	r3, r3, #2
 800af46:	440b      	add	r3, r1
 800af48:	3326      	adds	r3, #38	@ 0x26
 800af4a:	2210      	movs	r2, #16
 800af4c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800af4e:	4b29      	ldr	r3, [pc, #164]	@ (800aff4 <USBD_CDC_Init+0x1ec>)
 800af50:	7819      	ldrb	r1, [r3, #0]
 800af52:	2308      	movs	r3, #8
 800af54:	2203      	movs	r2, #3
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f002 fb78 	bl	800d64c <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800af5c:	4b25      	ldr	r3, [pc, #148]	@ (800aff4 <USBD_CDC_Init+0x1ec>)
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	f003 020f 	and.w	r2, r3, #15
 800af64:	6879      	ldr	r1, [r7, #4]
 800af66:	4613      	mov	r3, r2
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	4413      	add	r3, r2
 800af6c:	009b      	lsls	r3, r3, #2
 800af6e:	440b      	add	r3, r1
 800af70:	3324      	adds	r3, #36	@ 0x24
 800af72:	2201      	movs	r2, #1
 800af74:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2200      	movs	r2, #0
 800af7a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	33b0      	adds	r3, #176	@ 0xb0
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4413      	add	r3, r2
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2200      	movs	r2, #0
 800af96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d101      	bne.n	800afb0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800afac:	2302      	movs	r3, #2
 800afae:	e018      	b.n	800afe2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	7c1b      	ldrb	r3, [r3, #16]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d10a      	bne.n	800afce <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800afb8:	4b0d      	ldr	r3, [pc, #52]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800afba:	7819      	ldrb	r1, [r3, #0]
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800afc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f002 fcba 	bl	800d940 <USBD_LL_PrepareReceive>
 800afcc:	e008      	b.n	800afe0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800afce:	4b08      	ldr	r3, [pc, #32]	@ (800aff0 <USBD_CDC_Init+0x1e8>)
 800afd0:	7819      	ldrb	r1, [r3, #0]
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800afd8:	2340      	movs	r3, #64	@ 0x40
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f002 fcb0 	bl	800d940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800afe0:	2300      	movs	r3, #0
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3710      	adds	r7, #16
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	20000097 	.word	0x20000097
 800aff0:	20000098 	.word	0x20000098
 800aff4:	20000099 	.word	0x20000099

0800aff8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	460b      	mov	r3, r1
 800b002:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b004:	4b3a      	ldr	r3, [pc, #232]	@ (800b0f0 <USBD_CDC_DeInit+0xf8>)
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	4619      	mov	r1, r3
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f002 fb5c 	bl	800d6c8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b010:	4b37      	ldr	r3, [pc, #220]	@ (800b0f0 <USBD_CDC_DeInit+0xf8>)
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	f003 020f 	and.w	r2, r3, #15
 800b018:	6879      	ldr	r1, [r7, #4]
 800b01a:	4613      	mov	r3, r2
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4413      	add	r3, r2
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	440b      	add	r3, r1
 800b024:	3324      	adds	r3, #36	@ 0x24
 800b026:	2200      	movs	r2, #0
 800b028:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b02a:	4b32      	ldr	r3, [pc, #200]	@ (800b0f4 <USBD_CDC_DeInit+0xfc>)
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	4619      	mov	r1, r3
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f002 fb49 	bl	800d6c8 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b036:	4b2f      	ldr	r3, [pc, #188]	@ (800b0f4 <USBD_CDC_DeInit+0xfc>)
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	f003 020f 	and.w	r2, r3, #15
 800b03e:	6879      	ldr	r1, [r7, #4]
 800b040:	4613      	mov	r3, r2
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	4413      	add	r3, r2
 800b046:	009b      	lsls	r3, r3, #2
 800b048:	440b      	add	r3, r1
 800b04a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b04e:	2200      	movs	r2, #0
 800b050:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b052:	4b29      	ldr	r3, [pc, #164]	@ (800b0f8 <USBD_CDC_DeInit+0x100>)
 800b054:	781b      	ldrb	r3, [r3, #0]
 800b056:	4619      	mov	r1, r3
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f002 fb35 	bl	800d6c8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b05e:	4b26      	ldr	r3, [pc, #152]	@ (800b0f8 <USBD_CDC_DeInit+0x100>)
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	f003 020f 	and.w	r2, r3, #15
 800b066:	6879      	ldr	r1, [r7, #4]
 800b068:	4613      	mov	r3, r2
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	4413      	add	r3, r2
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	440b      	add	r3, r1
 800b072:	3324      	adds	r3, #36	@ 0x24
 800b074:	2200      	movs	r2, #0
 800b076:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b078:	4b1f      	ldr	r3, [pc, #124]	@ (800b0f8 <USBD_CDC_DeInit+0x100>)
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	f003 020f 	and.w	r2, r3, #15
 800b080:	6879      	ldr	r1, [r7, #4]
 800b082:	4613      	mov	r3, r2
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	4413      	add	r3, r2
 800b088:	009b      	lsls	r3, r3, #2
 800b08a:	440b      	add	r3, r1
 800b08c:	3326      	adds	r3, #38	@ 0x26
 800b08e:	2200      	movs	r2, #0
 800b090:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	32b0      	adds	r2, #176	@ 0xb0
 800b09c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d01f      	beq.n	800b0e4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	33b0      	adds	r3, #176	@ 0xb0
 800b0ae:	009b      	lsls	r3, r3, #2
 800b0b0:	4413      	add	r3, r2
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	32b0      	adds	r2, #176	@ 0xb0
 800b0c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f002 fce2 	bl	800da90 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	32b0      	adds	r2, #176	@ 0xb0
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b0e4:	2300      	movs	r3, #0
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3708      	adds	r7, #8
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	20000097 	.word	0x20000097
 800b0f4:	20000098 	.word	0x20000098
 800b0f8:	20000099 	.word	0x20000099

0800b0fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	32b0      	adds	r2, #176	@ 0xb0
 800b110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b114:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b116:	2300      	movs	r3, #0
 800b118:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b11a:	2300      	movs	r3, #0
 800b11c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b11e:	2300      	movs	r3, #0
 800b120:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d101      	bne.n	800b12c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b128:	2303      	movs	r3, #3
 800b12a:	e0bf      	b.n	800b2ac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b134:	2b00      	cmp	r3, #0
 800b136:	d050      	beq.n	800b1da <USBD_CDC_Setup+0xde>
 800b138:	2b20      	cmp	r3, #32
 800b13a:	f040 80af 	bne.w	800b29c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	88db      	ldrh	r3, [r3, #6]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d03a      	beq.n	800b1bc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	b25b      	sxtb	r3, r3
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	da1b      	bge.n	800b188 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	33b0      	adds	r3, #176	@ 0xb0
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	4413      	add	r3, r2
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	683a      	ldr	r2, [r7, #0]
 800b164:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b166:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b168:	683a      	ldr	r2, [r7, #0]
 800b16a:	88d2      	ldrh	r2, [r2, #6]
 800b16c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	88db      	ldrh	r3, [r3, #6]
 800b172:	2b07      	cmp	r3, #7
 800b174:	bf28      	it	cs
 800b176:	2307      	movcs	r3, #7
 800b178:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b17a:	693b      	ldr	r3, [r7, #16]
 800b17c:	89fa      	ldrh	r2, [r7, #14]
 800b17e:	4619      	mov	r1, r3
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f001 fdb1 	bl	800cce8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b186:	e090      	b.n	800b2aa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	785a      	ldrb	r2, [r3, #1]
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	88db      	ldrh	r3, [r3, #6]
 800b196:	2b3f      	cmp	r3, #63	@ 0x3f
 800b198:	d803      	bhi.n	800b1a2 <USBD_CDC_Setup+0xa6>
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	88db      	ldrh	r3, [r3, #6]
 800b19e:	b2da      	uxtb	r2, r3
 800b1a0:	e000      	b.n	800b1a4 <USBD_CDC_Setup+0xa8>
 800b1a2:	2240      	movs	r2, #64	@ 0x40
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b1aa:	6939      	ldr	r1, [r7, #16]
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f001 fdc3 	bl	800cd40 <USBD_CtlPrepareRx>
      break;
 800b1ba:	e076      	b.n	800b2aa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	33b0      	adds	r3, #176	@ 0xb0
 800b1c6:	009b      	lsls	r3, r3, #2
 800b1c8:	4413      	add	r3, r2
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	683a      	ldr	r2, [r7, #0]
 800b1d0:	7850      	ldrb	r0, [r2, #1]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	6839      	ldr	r1, [r7, #0]
 800b1d6:	4798      	blx	r3
      break;
 800b1d8:	e067      	b.n	800b2aa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	785b      	ldrb	r3, [r3, #1]
 800b1de:	2b0b      	cmp	r3, #11
 800b1e0:	d851      	bhi.n	800b286 <USBD_CDC_Setup+0x18a>
 800b1e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b1e8 <USBD_CDC_Setup+0xec>)
 800b1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1e8:	0800b219 	.word	0x0800b219
 800b1ec:	0800b295 	.word	0x0800b295
 800b1f0:	0800b287 	.word	0x0800b287
 800b1f4:	0800b287 	.word	0x0800b287
 800b1f8:	0800b287 	.word	0x0800b287
 800b1fc:	0800b287 	.word	0x0800b287
 800b200:	0800b287 	.word	0x0800b287
 800b204:	0800b287 	.word	0x0800b287
 800b208:	0800b287 	.word	0x0800b287
 800b20c:	0800b287 	.word	0x0800b287
 800b210:	0800b243 	.word	0x0800b243
 800b214:	0800b26d 	.word	0x0800b26d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b21e:	b2db      	uxtb	r3, r3
 800b220:	2b03      	cmp	r3, #3
 800b222:	d107      	bne.n	800b234 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b224:	f107 030a 	add.w	r3, r7, #10
 800b228:	2202      	movs	r2, #2
 800b22a:	4619      	mov	r1, r3
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f001 fd5b 	bl	800cce8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b232:	e032      	b.n	800b29a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f001 fce5 	bl	800cc06 <USBD_CtlError>
            ret = USBD_FAIL;
 800b23c:	2303      	movs	r3, #3
 800b23e:	75fb      	strb	r3, [r7, #23]
          break;
 800b240:	e02b      	b.n	800b29a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d107      	bne.n	800b25e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b24e:	f107 030d 	add.w	r3, r7, #13
 800b252:	2201      	movs	r2, #1
 800b254:	4619      	mov	r1, r3
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f001 fd46 	bl	800cce8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b25c:	e01d      	b.n	800b29a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b25e:	6839      	ldr	r1, [r7, #0]
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f001 fcd0 	bl	800cc06 <USBD_CtlError>
            ret = USBD_FAIL;
 800b266:	2303      	movs	r3, #3
 800b268:	75fb      	strb	r3, [r7, #23]
          break;
 800b26a:	e016      	b.n	800b29a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b272:	b2db      	uxtb	r3, r3
 800b274:	2b03      	cmp	r3, #3
 800b276:	d00f      	beq.n	800b298 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b278:	6839      	ldr	r1, [r7, #0]
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f001 fcc3 	bl	800cc06 <USBD_CtlError>
            ret = USBD_FAIL;
 800b280:	2303      	movs	r3, #3
 800b282:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b284:	e008      	b.n	800b298 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b286:	6839      	ldr	r1, [r7, #0]
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f001 fcbc 	bl	800cc06 <USBD_CtlError>
          ret = USBD_FAIL;
 800b28e:	2303      	movs	r3, #3
 800b290:	75fb      	strb	r3, [r7, #23]
          break;
 800b292:	e002      	b.n	800b29a <USBD_CDC_Setup+0x19e>
          break;
 800b294:	bf00      	nop
 800b296:	e008      	b.n	800b2aa <USBD_CDC_Setup+0x1ae>
          break;
 800b298:	bf00      	nop
      }
      break;
 800b29a:	e006      	b.n	800b2aa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b29c:	6839      	ldr	r1, [r7, #0]
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f001 fcb1 	bl	800cc06 <USBD_CtlError>
      ret = USBD_FAIL;
 800b2a4:	2303      	movs	r3, #3
 800b2a6:	75fb      	strb	r3, [r7, #23]
      break;
 800b2a8:	bf00      	nop
  }

  return (uint8_t)ret;
 800b2aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3718      	adds	r7, #24
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	32b0      	adds	r2, #176	@ 0xb0
 800b2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d101      	bne.n	800b2de <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b2da:	2303      	movs	r3, #3
 800b2dc:	e065      	b.n	800b3aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	32b0      	adds	r2, #176	@ 0xb0
 800b2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b2ee:	78fb      	ldrb	r3, [r7, #3]
 800b2f0:	f003 020f 	and.w	r2, r3, #15
 800b2f4:	6879      	ldr	r1, [r7, #4]
 800b2f6:	4613      	mov	r3, r2
 800b2f8:	009b      	lsls	r3, r3, #2
 800b2fa:	4413      	add	r3, r2
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	440b      	add	r3, r1
 800b300:	3318      	adds	r3, #24
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d02f      	beq.n	800b368 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b308:	78fb      	ldrb	r3, [r7, #3]
 800b30a:	f003 020f 	and.w	r2, r3, #15
 800b30e:	6879      	ldr	r1, [r7, #4]
 800b310:	4613      	mov	r3, r2
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	4413      	add	r3, r2
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	440b      	add	r3, r1
 800b31a:	3318      	adds	r3, #24
 800b31c:	681a      	ldr	r2, [r3, #0]
 800b31e:	78fb      	ldrb	r3, [r7, #3]
 800b320:	f003 010f 	and.w	r1, r3, #15
 800b324:	68f8      	ldr	r0, [r7, #12]
 800b326:	460b      	mov	r3, r1
 800b328:	00db      	lsls	r3, r3, #3
 800b32a:	440b      	add	r3, r1
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	4403      	add	r3, r0
 800b330:	3344      	adds	r3, #68	@ 0x44
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	fbb2 f1f3 	udiv	r1, r2, r3
 800b338:	fb01 f303 	mul.w	r3, r1, r3
 800b33c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d112      	bne.n	800b368 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b342:	78fb      	ldrb	r3, [r7, #3]
 800b344:	f003 020f 	and.w	r2, r3, #15
 800b348:	6879      	ldr	r1, [r7, #4]
 800b34a:	4613      	mov	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4413      	add	r3, r2
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	440b      	add	r3, r1
 800b354:	3318      	adds	r3, #24
 800b356:	2200      	movs	r2, #0
 800b358:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b35a:	78f9      	ldrb	r1, [r7, #3]
 800b35c:	2300      	movs	r3, #0
 800b35e:	2200      	movs	r2, #0
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f002 fab5 	bl	800d8d0 <USBD_LL_Transmit>
 800b366:	e01f      	b.n	800b3a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	2200      	movs	r2, #0
 800b36c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	33b0      	adds	r3, #176	@ 0xb0
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	4413      	add	r3, r2
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d010      	beq.n	800b3a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	33b0      	adds	r3, #176	@ 0xb0
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	4413      	add	r3, r2
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	691b      	ldr	r3, [r3, #16]
 800b398:	68ba      	ldr	r2, [r7, #8]
 800b39a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b39e:	68ba      	ldr	r2, [r7, #8]
 800b3a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b3a4:	78fa      	ldrb	r2, [r7, #3]
 800b3a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b3a8:	2300      	movs	r3, #0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}

0800b3b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b084      	sub	sp, #16
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	32b0      	adds	r2, #176	@ 0xb0
 800b3c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	32b0      	adds	r2, #176	@ 0xb0
 800b3d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d101      	bne.n	800b3e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b3e0:	2303      	movs	r3, #3
 800b3e2:	e01a      	b.n	800b41a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b3e4:	78fb      	ldrb	r3, [r7, #3]
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f002 fae1 	bl	800d9b0 <USBD_LL_GetRxDataSize>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3fc:	687a      	ldr	r2, [r7, #4]
 800b3fe:	33b0      	adds	r3, #176	@ 0xb0
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	4413      	add	r3, r2
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b40e:	68fa      	ldr	r2, [r7, #12]
 800b410:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b414:	4611      	mov	r1, r2
 800b416:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b418:	2300      	movs	r3, #0
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3710      	adds	r7, #16
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}

0800b422 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b084      	sub	sp, #16
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	32b0      	adds	r2, #176	@ 0xb0
 800b434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b438:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b440:	2303      	movs	r3, #3
 800b442:	e024      	b.n	800b48e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	33b0      	adds	r3, #176	@ 0xb0
 800b44e:	009b      	lsls	r3, r3, #2
 800b450:	4413      	add	r3, r2
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d019      	beq.n	800b48c <USBD_CDC_EP0_RxReady+0x6a>
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b45e:	2bff      	cmp	r3, #255	@ 0xff
 800b460:	d014      	beq.n	800b48c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	33b0      	adds	r3, #176	@ 0xb0
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	4413      	add	r3, r2
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	689b      	ldr	r3, [r3, #8]
 800b474:	68fa      	ldr	r2, [r7, #12]
 800b476:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b47a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b47c:	68fa      	ldr	r2, [r7, #12]
 800b47e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b482:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	22ff      	movs	r2, #255	@ 0xff
 800b488:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b48c:	2300      	movs	r3, #0
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3710      	adds	r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
	...

0800b498 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b4a0:	2182      	movs	r1, #130	@ 0x82
 800b4a2:	4818      	ldr	r0, [pc, #96]	@ (800b504 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b4a4:	f000 fd4f 	bl	800bf46 <USBD_GetEpDesc>
 800b4a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	4815      	ldr	r0, [pc, #84]	@ (800b504 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b4ae:	f000 fd4a 	bl	800bf46 <USBD_GetEpDesc>
 800b4b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b4b4:	2181      	movs	r1, #129	@ 0x81
 800b4b6:	4813      	ldr	r0, [pc, #76]	@ (800b504 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b4b8:	f000 fd45 	bl	800bf46 <USBD_GetEpDesc>
 800b4bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d002      	beq.n	800b4ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b4c4:	697b      	ldr	r3, [r7, #20]
 800b4c6:	2210      	movs	r2, #16
 800b4c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d006      	beq.n	800b4de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b4d8:	711a      	strb	r2, [r3, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d006      	beq.n	800b4f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b4ec:	711a      	strb	r2, [r3, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2243      	movs	r2, #67	@ 0x43
 800b4f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b4f8:	4b02      	ldr	r3, [pc, #8]	@ (800b504 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3718      	adds	r7, #24
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	20000054 	.word	0x20000054

0800b508 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b510:	2182      	movs	r1, #130	@ 0x82
 800b512:	4818      	ldr	r0, [pc, #96]	@ (800b574 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b514:	f000 fd17 	bl	800bf46 <USBD_GetEpDesc>
 800b518:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b51a:	2101      	movs	r1, #1
 800b51c:	4815      	ldr	r0, [pc, #84]	@ (800b574 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b51e:	f000 fd12 	bl	800bf46 <USBD_GetEpDesc>
 800b522:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b524:	2181      	movs	r1, #129	@ 0x81
 800b526:	4813      	ldr	r0, [pc, #76]	@ (800b574 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b528:	f000 fd0d 	bl	800bf46 <USBD_GetEpDesc>
 800b52c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d002      	beq.n	800b53a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	2210      	movs	r2, #16
 800b538:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d006      	beq.n	800b54e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	2200      	movs	r2, #0
 800b544:	711a      	strb	r2, [r3, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	f042 0202 	orr.w	r2, r2, #2
 800b54c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d006      	beq.n	800b562 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2200      	movs	r2, #0
 800b558:	711a      	strb	r2, [r3, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	f042 0202 	orr.w	r2, r2, #2
 800b560:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2243      	movs	r2, #67	@ 0x43
 800b566:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b568:	4b02      	ldr	r3, [pc, #8]	@ (800b574 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3718      	adds	r7, #24
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	20000054 	.word	0x20000054

0800b578 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b086      	sub	sp, #24
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b580:	2182      	movs	r1, #130	@ 0x82
 800b582:	4818      	ldr	r0, [pc, #96]	@ (800b5e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b584:	f000 fcdf 	bl	800bf46 <USBD_GetEpDesc>
 800b588:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b58a:	2101      	movs	r1, #1
 800b58c:	4815      	ldr	r0, [pc, #84]	@ (800b5e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b58e:	f000 fcda 	bl	800bf46 <USBD_GetEpDesc>
 800b592:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b594:	2181      	movs	r1, #129	@ 0x81
 800b596:	4813      	ldr	r0, [pc, #76]	@ (800b5e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b598:	f000 fcd5 	bl	800bf46 <USBD_GetEpDesc>
 800b59c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d002      	beq.n	800b5aa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	2210      	movs	r2, #16
 800b5a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d006      	beq.n	800b5be <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b5b8:	711a      	strb	r2, [r3, #4]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d006      	beq.n	800b5d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b5cc:	711a      	strb	r2, [r3, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2243      	movs	r2, #67	@ 0x43
 800b5d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b5d8:	4b02      	ldr	r3, [pc, #8]	@ (800b5e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3718      	adds	r7, #24
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	20000054 	.word	0x20000054

0800b5e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b083      	sub	sp, #12
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	220a      	movs	r2, #10
 800b5f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b5f6:	4b03      	ldr	r3, [pc, #12]	@ (800b604 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr
 800b604:	20000010 	.word	0x20000010

0800b608 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d101      	bne.n	800b61c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b618:	2303      	movs	r3, #3
 800b61a:	e009      	b.n	800b630 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	33b0      	adds	r3, #176	@ 0xb0
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	4413      	add	r3, r2
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b62e:	2300      	movs	r3, #0
}
 800b630:	4618      	mov	r0, r3
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b087      	sub	sp, #28
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	32b0      	adds	r2, #176	@ 0xb0
 800b652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b656:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d101      	bne.n	800b662 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b65e:	2303      	movs	r3, #3
 800b660:	e008      	b.n	800b674 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	68ba      	ldr	r2, [r7, #8]
 800b666:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	371c      	adds	r7, #28
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr

0800b680 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b680:	b480      	push	{r7}
 800b682:	b085      	sub	sp, #20
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	32b0      	adds	r2, #176	@ 0xb0
 800b694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b698:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d101      	bne.n	800b6a4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b6a0:	2303      	movs	r3, #3
 800b6a2:	e004      	b.n	800b6ae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b6ac:	2300      	movs	r3, #0
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3714      	adds	r7, #20
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr
	...

0800b6bc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b084      	sub	sp, #16
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	32b0      	adds	r2, #176	@ 0xb0
 800b6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d101      	bne.n	800b6e2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b6de:	2303      	movs	r3, #3
 800b6e0:	e025      	b.n	800b72e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d11f      	bne.n	800b72c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b6f4:	4b10      	ldr	r3, [pc, #64]	@ (800b738 <USBD_CDC_TransmitPacket+0x7c>)
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	f003 020f 	and.w	r2, r3, #15
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	4613      	mov	r3, r2
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	4403      	add	r3, r0
 800b70e:	3318      	adds	r3, #24
 800b710:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b712:	4b09      	ldr	r3, [pc, #36]	@ (800b738 <USBD_CDC_TransmitPacket+0x7c>)
 800b714:	7819      	ldrb	r1, [r3, #0]
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f002 f8d4 	bl	800d8d0 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3710      	adds	r7, #16
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	20000097 	.word	0x20000097

0800b73c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b084      	sub	sp, #16
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	32b0      	adds	r2, #176	@ 0xb0
 800b74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b752:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	32b0      	adds	r2, #176	@ 0xb0
 800b75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d101      	bne.n	800b76a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b766:	2303      	movs	r3, #3
 800b768:	e018      	b.n	800b79c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	7c1b      	ldrb	r3, [r3, #16]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d10a      	bne.n	800b788 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b772:	4b0c      	ldr	r3, [pc, #48]	@ (800b7a4 <USBD_CDC_ReceivePacket+0x68>)
 800b774:	7819      	ldrb	r1, [r3, #0]
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b77c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f002 f8dd 	bl	800d940 <USBD_LL_PrepareReceive>
 800b786:	e008      	b.n	800b79a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b788:	4b06      	ldr	r3, [pc, #24]	@ (800b7a4 <USBD_CDC_ReceivePacket+0x68>)
 800b78a:	7819      	ldrb	r1, [r3, #0]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b792:	2340      	movs	r3, #64	@ 0x40
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f002 f8d3 	bl	800d940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	20000098 	.word	0x20000098

0800b7a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d101      	bne.n	800b7c0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	e01f      	b.n	800b800 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	68ba      	ldr	r2, [r7, #8]
 800b7e2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	79fa      	ldrb	r2, [r7, #7]
 800b7f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f001 feab 	bl	800d550 <USBD_LL_Init>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b7fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3718      	adds	r7, #24
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b084      	sub	sp, #16
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b812:	2300      	movs	r3, #0
 800b814:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d101      	bne.n	800b820 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b81c:	2303      	movs	r3, #3
 800b81e:	e025      	b.n	800b86c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	683a      	ldr	r2, [r7, #0]
 800b824:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	32ae      	adds	r2, #174	@ 0xae
 800b832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00f      	beq.n	800b85c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	32ae      	adds	r2, #174	@ 0xae
 800b846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b84a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b84c:	f107 020e 	add.w	r2, r7, #14
 800b850:	4610      	mov	r0, r2
 800b852:	4798      	blx	r3
 800b854:	4602      	mov	r2, r0
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b862:	1c5a      	adds	r2, r3, #1
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3710      	adds	r7, #16
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f001 feb3 	bl	800d5e8 <USBD_LL_Start>
 800b882:	4603      	mov	r3, r0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b894:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b896:	4618      	mov	r0, r3
 800b898:	370c      	adds	r7, #12
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr

0800b8a2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b8a2:	b580      	push	{r7, lr}
 800b8a4:	b084      	sub	sp, #16
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	6078      	str	r0, [r7, #4]
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d009      	beq.n	800b8d0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	78fa      	ldrb	r2, [r7, #3]
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	4798      	blx	r3
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b8d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3710      	adds	r7, #16
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b084      	sub	sp, #16
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	78fa      	ldrb	r2, [r7, #3]
 800b8f4:	4611      	mov	r1, r2
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	4798      	blx	r3
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d001      	beq.n	800b904 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b900:	2303      	movs	r3, #3
 800b902:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b90e:	b580      	push	{r7, lr}
 800b910:	b084      	sub	sp, #16
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
 800b916:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b91e:	6839      	ldr	r1, [r7, #0]
 800b920:	4618      	mov	r0, r3
 800b922:	f001 f936 	bl	800cb92 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b934:	461a      	mov	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b942:	f003 031f 	and.w	r3, r3, #31
 800b946:	2b02      	cmp	r3, #2
 800b948:	d01a      	beq.n	800b980 <USBD_LL_SetupStage+0x72>
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	d822      	bhi.n	800b994 <USBD_LL_SetupStage+0x86>
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d002      	beq.n	800b958 <USBD_LL_SetupStage+0x4a>
 800b952:	2b01      	cmp	r3, #1
 800b954:	d00a      	beq.n	800b96c <USBD_LL_SetupStage+0x5e>
 800b956:	e01d      	b.n	800b994 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b95e:	4619      	mov	r1, r3
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 fb63 	bl	800c02c <USBD_StdDevReq>
 800b966:	4603      	mov	r3, r0
 800b968:	73fb      	strb	r3, [r7, #15]
      break;
 800b96a:	e020      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b972:	4619      	mov	r1, r3
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 fbcb 	bl	800c110 <USBD_StdItfReq>
 800b97a:	4603      	mov	r3, r0
 800b97c:	73fb      	strb	r3, [r7, #15]
      break;
 800b97e:	e016      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b986:	4619      	mov	r1, r3
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 fc2d 	bl	800c1e8 <USBD_StdEPReq>
 800b98e:	4603      	mov	r3, r0
 800b990:	73fb      	strb	r3, [r7, #15]
      break;
 800b992:	e00c      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b99a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b99e:	b2db      	uxtb	r3, r3
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f001 fec6 	bl	800d734 <USBD_LL_StallEP>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	73fb      	strb	r3, [r7, #15]
      break;
 800b9ac:	bf00      	nop
  }

  return ret;
 800b9ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b086      	sub	sp, #24
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	607a      	str	r2, [r7, #4]
 800b9c4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b9ca:	7afb      	ldrb	r3, [r7, #11]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d16e      	bne.n	800baae <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b9d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b9de:	2b03      	cmp	r3, #3
 800b9e0:	f040 8098 	bne.w	800bb14 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d913      	bls.n	800ba18 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	689a      	ldr	r2, [r3, #8]
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	1ad2      	subs	r2, r2, r3
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	68da      	ldr	r2, [r3, #12]
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	689b      	ldr	r3, [r3, #8]
 800ba06:	4293      	cmp	r3, r2
 800ba08:	bf28      	it	cs
 800ba0a:	4613      	movcs	r3, r2
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	6879      	ldr	r1, [r7, #4]
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f001 f9b2 	bl	800cd7a <USBD_CtlContinueRx>
 800ba16:	e07d      	b.n	800bb14 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ba1e:	f003 031f 	and.w	r3, r3, #31
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d014      	beq.n	800ba50 <USBD_LL_DataOutStage+0x98>
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d81d      	bhi.n	800ba66 <USBD_LL_DataOutStage+0xae>
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d002      	beq.n	800ba34 <USBD_LL_DataOutStage+0x7c>
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d003      	beq.n	800ba3a <USBD_LL_DataOutStage+0x82>
 800ba32:	e018      	b.n	800ba66 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ba34:	2300      	movs	r3, #0
 800ba36:	75bb      	strb	r3, [r7, #22]
            break;
 800ba38:	e018      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	4619      	mov	r1, r3
 800ba44:	68f8      	ldr	r0, [r7, #12]
 800ba46:	f000 fa64 	bl	800bf12 <USBD_CoreFindIF>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	75bb      	strb	r3, [r7, #22]
            break;
 800ba4e:	e00d      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	4619      	mov	r1, r3
 800ba5a:	68f8      	ldr	r0, [r7, #12]
 800ba5c:	f000 fa66 	bl	800bf2c <USBD_CoreFindEP>
 800ba60:	4603      	mov	r3, r0
 800ba62:	75bb      	strb	r3, [r7, #22]
            break;
 800ba64:	e002      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ba66:	2300      	movs	r3, #0
 800ba68:	75bb      	strb	r3, [r7, #22]
            break;
 800ba6a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ba6c:	7dbb      	ldrb	r3, [r7, #22]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d119      	bne.n	800baa6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d113      	bne.n	800baa6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ba7e:	7dba      	ldrb	r2, [r7, #22]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	32ae      	adds	r2, #174	@ 0xae
 800ba84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba88:	691b      	ldr	r3, [r3, #16]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00b      	beq.n	800baa6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ba8e:	7dba      	ldrb	r2, [r7, #22]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ba96:	7dba      	ldrb	r2, [r7, #22]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	32ae      	adds	r2, #174	@ 0xae
 800ba9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa0:	691b      	ldr	r3, [r3, #16]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f001 f978 	bl	800cd9c <USBD_CtlSendStatus>
 800baac:	e032      	b.n	800bb14 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800baae:	7afb      	ldrb	r3, [r7, #11]
 800bab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	4619      	mov	r1, r3
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f000 fa37 	bl	800bf2c <USBD_CoreFindEP>
 800babe:	4603      	mov	r3, r0
 800bac0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bac2:	7dbb      	ldrb	r3, [r7, #22]
 800bac4:	2bff      	cmp	r3, #255	@ 0xff
 800bac6:	d025      	beq.n	800bb14 <USBD_LL_DataOutStage+0x15c>
 800bac8:	7dbb      	ldrb	r3, [r7, #22]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d122      	bne.n	800bb14 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b03      	cmp	r3, #3
 800bad8:	d117      	bne.n	800bb0a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bada:	7dba      	ldrb	r2, [r7, #22]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	32ae      	adds	r2, #174	@ 0xae
 800bae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bae4:	699b      	ldr	r3, [r3, #24]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d00f      	beq.n	800bb0a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800baea:	7dba      	ldrb	r2, [r7, #22]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800baf2:	7dba      	ldrb	r2, [r7, #22]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	32ae      	adds	r2, #174	@ 0xae
 800baf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bafc:	699b      	ldr	r3, [r3, #24]
 800bafe:	7afa      	ldrb	r2, [r7, #11]
 800bb00:	4611      	mov	r1, r2
 800bb02:	68f8      	ldr	r0, [r7, #12]
 800bb04:	4798      	blx	r3
 800bb06:	4603      	mov	r3, r0
 800bb08:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bb0a:	7dfb      	ldrb	r3, [r7, #23]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d001      	beq.n	800bb14 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bb10:	7dfb      	ldrb	r3, [r7, #23]
 800bb12:	e000      	b.n	800bb16 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bb14:	2300      	movs	r3, #0
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3718      	adds	r7, #24
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}

0800bb1e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bb1e:	b580      	push	{r7, lr}
 800bb20:	b086      	sub	sp, #24
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	60f8      	str	r0, [r7, #12]
 800bb26:	460b      	mov	r3, r1
 800bb28:	607a      	str	r2, [r7, #4]
 800bb2a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bb2c:	7afb      	ldrb	r3, [r7, #11]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d16f      	bne.n	800bc12 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3314      	adds	r3, #20
 800bb36:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bb3e:	2b02      	cmp	r3, #2
 800bb40:	d15a      	bne.n	800bbf8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	689a      	ldr	r2, [r3, #8]
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d914      	bls.n	800bb78 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	1ad2      	subs	r2, r2, r3
 800bb58:	693b      	ldr	r3, [r7, #16]
 800bb5a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	461a      	mov	r2, r3
 800bb62:	6879      	ldr	r1, [r7, #4]
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f001 f8da 	bl	800cd1e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	2100      	movs	r1, #0
 800bb70:	68f8      	ldr	r0, [r7, #12]
 800bb72:	f001 fee5 	bl	800d940 <USBD_LL_PrepareReceive>
 800bb76:	e03f      	b.n	800bbf8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	68da      	ldr	r2, [r3, #12]
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	429a      	cmp	r2, r3
 800bb82:	d11c      	bne.n	800bbbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	685a      	ldr	r2, [r3, #4]
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d316      	bcc.n	800bbbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	685a      	ldr	r2, [r3, #4]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d20f      	bcs.n	800bbbe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb9e:	2200      	movs	r2, #0
 800bba0:	2100      	movs	r1, #0
 800bba2:	68f8      	ldr	r0, [r7, #12]
 800bba4:	f001 f8bb 	bl	800cd1e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	f001 fec2 	bl	800d940 <USBD_LL_PrepareReceive>
 800bbbc:	e01c      	b.n	800bbf8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	2b03      	cmp	r3, #3
 800bbc8:	d10f      	bne.n	800bbea <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d009      	beq.n	800bbea <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bbea:	2180      	movs	r1, #128	@ 0x80
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f001 fda1 	bl	800d734 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bbf2:	68f8      	ldr	r0, [r7, #12]
 800bbf4:	f001 f8e5 	bl	800cdc2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d03a      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bc02:	68f8      	ldr	r0, [r7, #12]
 800bc04:	f7ff fe42 	bl	800b88c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bc10:	e032      	b.n	800bc78 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bc12:	7afb      	ldrb	r3, [r7, #11]
 800bc14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bc18:	b2db      	uxtb	r3, r3
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f000 f985 	bl	800bf2c <USBD_CoreFindEP>
 800bc22:	4603      	mov	r3, r0
 800bc24:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc26:	7dfb      	ldrb	r3, [r7, #23]
 800bc28:	2bff      	cmp	r3, #255	@ 0xff
 800bc2a:	d025      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
 800bc2c:	7dfb      	ldrb	r3, [r7, #23]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d122      	bne.n	800bc78 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc38:	b2db      	uxtb	r3, r3
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	d11c      	bne.n	800bc78 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bc3e:	7dfa      	ldrb	r2, [r7, #23]
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	32ae      	adds	r2, #174	@ 0xae
 800bc44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d014      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bc4e:	7dfa      	ldrb	r2, [r7, #23]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bc56:	7dfa      	ldrb	r2, [r7, #23]
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	32ae      	adds	r2, #174	@ 0xae
 800bc5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc60:	695b      	ldr	r3, [r3, #20]
 800bc62:	7afa      	ldrb	r2, [r7, #11]
 800bc64:	4611      	mov	r1, r2
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	4798      	blx	r3
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bc6e:	7dbb      	ldrb	r3, [r7, #22]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d001      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bc74:	7dbb      	ldrb	r3, [r7, #22]
 800bc76:	e000      	b.n	800bc7a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3718      	adds	r7, #24
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b084      	sub	sp, #16
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2201      	movs	r2, #1
 800bc92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d014      	beq.n	800bce8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d00e      	beq.n	800bce8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	687a      	ldr	r2, [r7, #4]
 800bcd4:	6852      	ldr	r2, [r2, #4]
 800bcd6:	b2d2      	uxtb	r2, r2
 800bcd8:	4611      	mov	r1, r2
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	4798      	blx	r3
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bce4:	2303      	movs	r3, #3
 800bce6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bce8:	2340      	movs	r3, #64	@ 0x40
 800bcea:	2200      	movs	r2, #0
 800bcec:	2100      	movs	r1, #0
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f001 fcac 	bl	800d64c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2240      	movs	r2, #64	@ 0x40
 800bd00:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bd04:	2340      	movs	r3, #64	@ 0x40
 800bd06:	2200      	movs	r2, #0
 800bd08:	2180      	movs	r1, #128	@ 0x80
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f001 fc9e 	bl	800d64c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2201      	movs	r2, #1
 800bd14:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2240      	movs	r2, #64	@ 0x40
 800bd1a:	621a      	str	r2, [r3, #32]

  return ret;
 800bd1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b083      	sub	sp, #12
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
 800bd2e:	460b      	mov	r3, r1
 800bd30:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	78fa      	ldrb	r2, [r7, #3]
 800bd36:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bd38:	2300      	movs	r3, #0
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	370c      	adds	r7, #12
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bd46:	b480      	push	{r7}
 800bd48:	b083      	sub	sp, #12
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	2b04      	cmp	r3, #4
 800bd58:	d006      	beq.n	800bd68 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd60:	b2da      	uxtb	r2, r3
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2204      	movs	r2, #4
 800bd6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	370c      	adds	r7, #12
 800bd76:	46bd      	mov	sp, r7
 800bd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7c:	4770      	bx	lr

0800bd7e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bd7e:	b480      	push	{r7}
 800bd80:	b083      	sub	sp, #12
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	2b04      	cmp	r3, #4
 800bd90:	d106      	bne.n	800bda0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bd98:	b2da      	uxtb	r2, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bda0:	2300      	movs	r3, #0
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	370c      	adds	r7, #12
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr

0800bdae <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b082      	sub	sp, #8
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b03      	cmp	r3, #3
 800bdc0:	d110      	bne.n	800bde4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d00b      	beq.n	800bde4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdd2:	69db      	ldr	r3, [r3, #28]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d005      	beq.n	800bde4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdde:	69db      	ldr	r3, [r3, #28]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bde4:	2300      	movs	r3, #0
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3708      	adds	r7, #8
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}

0800bdee <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bdee:	b580      	push	{r7, lr}
 800bdf0:	b082      	sub	sp, #8
 800bdf2:	af00      	add	r7, sp, #0
 800bdf4:	6078      	str	r0, [r7, #4]
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	32ae      	adds	r2, #174	@ 0xae
 800be04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800be0c:	2303      	movs	r3, #3
 800be0e:	e01c      	b.n	800be4a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be16:	b2db      	uxtb	r3, r3
 800be18:	2b03      	cmp	r3, #3
 800be1a:	d115      	bne.n	800be48 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	32ae      	adds	r2, #174	@ 0xae
 800be26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be2a:	6a1b      	ldr	r3, [r3, #32]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d00b      	beq.n	800be48 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	32ae      	adds	r2, #174	@ 0xae
 800be3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be3e:	6a1b      	ldr	r3, [r3, #32]
 800be40:	78fa      	ldrb	r2, [r7, #3]
 800be42:	4611      	mov	r1, r2
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800be48:	2300      	movs	r3, #0
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3708      	adds	r7, #8
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b082      	sub	sp, #8
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
 800be5a:	460b      	mov	r3, r1
 800be5c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	32ae      	adds	r2, #174	@ 0xae
 800be68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d101      	bne.n	800be74 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800be70:	2303      	movs	r3, #3
 800be72:	e01c      	b.n	800beae <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	2b03      	cmp	r3, #3
 800be7e:	d115      	bne.n	800beac <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	32ae      	adds	r2, #174	@ 0xae
 800be8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00b      	beq.n	800beac <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	32ae      	adds	r2, #174	@ 0xae
 800be9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bea4:	78fa      	ldrb	r2, [r7, #3]
 800bea6:	4611      	mov	r1, r2
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800beac:	2300      	movs	r3, #0
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3708      	adds	r7, #8
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}

0800beb6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800beb6:	b480      	push	{r7}
 800beb8:	b083      	sub	sp, #12
 800beba:	af00      	add	r7, sp, #0
 800bebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bebe:	2300      	movs	r3, #0
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beca:	4770      	bx	lr

0800becc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bed4:	2300      	movs	r3, #0
 800bed6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2201      	movs	r2, #1
 800bedc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00e      	beq.n	800bf08 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	6852      	ldr	r2, [r2, #4]
 800bef6:	b2d2      	uxtb	r2, r2
 800bef8:	4611      	mov	r1, r2
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	4798      	blx	r3
 800befe:	4603      	mov	r3, r0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d001      	beq.n	800bf08 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bf04:	2303      	movs	r3, #3
 800bf06:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bf08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bf12:	b480      	push	{r7}
 800bf14:	b083      	sub	sp, #12
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bf1e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	460b      	mov	r3, r1
 800bf36:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bf38:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	370c      	adds	r7, #12
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr

0800bf46 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bf46:	b580      	push	{r7, lr}
 800bf48:	b086      	sub	sp, #24
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	6078      	str	r0, [r7, #4]
 800bf4e:	460b      	mov	r3, r1
 800bf50:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	885b      	ldrh	r3, [r3, #2]
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	7812      	ldrb	r2, [r2, #0]
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d91f      	bls.n	800bfac <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bf72:	e013      	b.n	800bf9c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bf74:	f107 030a 	add.w	r3, r7, #10
 800bf78:	4619      	mov	r1, r3
 800bf7a:	6978      	ldr	r0, [r7, #20]
 800bf7c:	f000 f81b 	bl	800bfb6 <USBD_GetNextDesc>
 800bf80:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	785b      	ldrb	r3, [r3, #1]
 800bf86:	2b05      	cmp	r3, #5
 800bf88:	d108      	bne.n	800bf9c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	789b      	ldrb	r3, [r3, #2]
 800bf92:	78fa      	ldrb	r2, [r7, #3]
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d008      	beq.n	800bfaa <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	885b      	ldrh	r3, [r3, #2]
 800bfa0:	b29a      	uxth	r2, r3
 800bfa2:	897b      	ldrh	r3, [r7, #10]
 800bfa4:	429a      	cmp	r2, r3
 800bfa6:	d8e5      	bhi.n	800bf74 <USBD_GetEpDesc+0x2e>
 800bfa8:	e000      	b.n	800bfac <USBD_GetEpDesc+0x66>
          break;
 800bfaa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bfac:	693b      	ldr	r3, [r7, #16]
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	3718      	adds	r7, #24
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bfb6:	b480      	push	{r7}
 800bfb8:	b085      	sub	sp, #20
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	6078      	str	r0, [r7, #4]
 800bfbe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	881b      	ldrh	r3, [r3, #0]
 800bfc8:	68fa      	ldr	r2, [r7, #12]
 800bfca:	7812      	ldrb	r2, [r2, #0]
 800bfcc:	4413      	add	r3, r2
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	461a      	mov	r2, r3
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	4413      	add	r3, r2
 800bfde:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bfe0:	68fb      	ldr	r3, [r7, #12]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3714      	adds	r7, #20
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr

0800bfee <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bfee:	b480      	push	{r7}
 800bff0:	b087      	sub	sp, #28
 800bff2:	af00      	add	r7, sp, #0
 800bff4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	3301      	adds	r3, #1
 800c004:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c00c:	8a3b      	ldrh	r3, [r7, #16]
 800c00e:	021b      	lsls	r3, r3, #8
 800c010:	b21a      	sxth	r2, r3
 800c012:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c016:	4313      	orrs	r3, r2
 800c018:	b21b      	sxth	r3, r3
 800c01a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c01c:	89fb      	ldrh	r3, [r7, #14]
}
 800c01e:	4618      	mov	r0, r3
 800c020:	371c      	adds	r7, #28
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
	...

0800c02c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b084      	sub	sp, #16
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c036:	2300      	movs	r3, #0
 800c038:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c042:	2b40      	cmp	r3, #64	@ 0x40
 800c044:	d005      	beq.n	800c052 <USBD_StdDevReq+0x26>
 800c046:	2b40      	cmp	r3, #64	@ 0x40
 800c048:	d857      	bhi.n	800c0fa <USBD_StdDevReq+0xce>
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d00f      	beq.n	800c06e <USBD_StdDevReq+0x42>
 800c04e:	2b20      	cmp	r3, #32
 800c050:	d153      	bne.n	800c0fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	32ae      	adds	r2, #174	@ 0xae
 800c05c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c060:	689b      	ldr	r3, [r3, #8]
 800c062:	6839      	ldr	r1, [r7, #0]
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	4798      	blx	r3
 800c068:	4603      	mov	r3, r0
 800c06a:	73fb      	strb	r3, [r7, #15]
      break;
 800c06c:	e04a      	b.n	800c104 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	785b      	ldrb	r3, [r3, #1]
 800c072:	2b09      	cmp	r3, #9
 800c074:	d83b      	bhi.n	800c0ee <USBD_StdDevReq+0xc2>
 800c076:	a201      	add	r2, pc, #4	@ (adr r2, 800c07c <USBD_StdDevReq+0x50>)
 800c078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c07c:	0800c0d1 	.word	0x0800c0d1
 800c080:	0800c0e5 	.word	0x0800c0e5
 800c084:	0800c0ef 	.word	0x0800c0ef
 800c088:	0800c0db 	.word	0x0800c0db
 800c08c:	0800c0ef 	.word	0x0800c0ef
 800c090:	0800c0af 	.word	0x0800c0af
 800c094:	0800c0a5 	.word	0x0800c0a5
 800c098:	0800c0ef 	.word	0x0800c0ef
 800c09c:	0800c0c7 	.word	0x0800c0c7
 800c0a0:	0800c0b9 	.word	0x0800c0b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c0a4:	6839      	ldr	r1, [r7, #0]
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 fa3c 	bl	800c524 <USBD_GetDescriptor>
          break;
 800c0ac:	e024      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c0ae:	6839      	ldr	r1, [r7, #0]
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f000 fbcb 	bl	800c84c <USBD_SetAddress>
          break;
 800c0b6:	e01f      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c0b8:	6839      	ldr	r1, [r7, #0]
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f000 fc0a 	bl	800c8d4 <USBD_SetConfig>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	73fb      	strb	r3, [r7, #15]
          break;
 800c0c4:	e018      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c0c6:	6839      	ldr	r1, [r7, #0]
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f000 fcad 	bl	800ca28 <USBD_GetConfig>
          break;
 800c0ce:	e013      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c0d0:	6839      	ldr	r1, [r7, #0]
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 fcde 	bl	800ca94 <USBD_GetStatus>
          break;
 800c0d8:	e00e      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c0da:	6839      	ldr	r1, [r7, #0]
 800c0dc:	6878      	ldr	r0, [r7, #4]
 800c0de:	f000 fd0d 	bl	800cafc <USBD_SetFeature>
          break;
 800c0e2:	e009      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c0e4:	6839      	ldr	r1, [r7, #0]
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 fd31 	bl	800cb4e <USBD_ClrFeature>
          break;
 800c0ec:	e004      	b.n	800c0f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c0ee:	6839      	ldr	r1, [r7, #0]
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f000 fd88 	bl	800cc06 <USBD_CtlError>
          break;
 800c0f6:	bf00      	nop
      }
      break;
 800c0f8:	e004      	b.n	800c104 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c0fa:	6839      	ldr	r1, [r7, #0]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 fd82 	bl	800cc06 <USBD_CtlError>
      break;
 800c102:	bf00      	nop
  }

  return ret;
 800c104:	7bfb      	ldrb	r3, [r7, #15]
}
 800c106:	4618      	mov	r0, r3
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop

0800c110 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c11a:	2300      	movs	r3, #0
 800c11c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c126:	2b40      	cmp	r3, #64	@ 0x40
 800c128:	d005      	beq.n	800c136 <USBD_StdItfReq+0x26>
 800c12a:	2b40      	cmp	r3, #64	@ 0x40
 800c12c:	d852      	bhi.n	800c1d4 <USBD_StdItfReq+0xc4>
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d001      	beq.n	800c136 <USBD_StdItfReq+0x26>
 800c132:	2b20      	cmp	r3, #32
 800c134:	d14e      	bne.n	800c1d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	3b01      	subs	r3, #1
 800c140:	2b02      	cmp	r3, #2
 800c142:	d840      	bhi.n	800c1c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	889b      	ldrh	r3, [r3, #4]
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d836      	bhi.n	800c1bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	889b      	ldrh	r3, [r3, #4]
 800c152:	b2db      	uxtb	r3, r3
 800c154:	4619      	mov	r1, r3
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7ff fedb 	bl	800bf12 <USBD_CoreFindIF>
 800c15c:	4603      	mov	r3, r0
 800c15e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c160:	7bbb      	ldrb	r3, [r7, #14]
 800c162:	2bff      	cmp	r3, #255	@ 0xff
 800c164:	d01d      	beq.n	800c1a2 <USBD_StdItfReq+0x92>
 800c166:	7bbb      	ldrb	r3, [r7, #14]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d11a      	bne.n	800c1a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c16c:	7bba      	ldrb	r2, [r7, #14]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	32ae      	adds	r2, #174	@ 0xae
 800c172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00f      	beq.n	800c19c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c17c:	7bba      	ldrb	r2, [r7, #14]
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c184:	7bba      	ldrb	r2, [r7, #14]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	32ae      	adds	r2, #174	@ 0xae
 800c18a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c18e:	689b      	ldr	r3, [r3, #8]
 800c190:	6839      	ldr	r1, [r7, #0]
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	4798      	blx	r3
 800c196:	4603      	mov	r3, r0
 800c198:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c19a:	e004      	b.n	800c1a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c19c:	2303      	movs	r3, #3
 800c19e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c1a0:	e001      	b.n	800c1a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c1a2:	2303      	movs	r3, #3
 800c1a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	88db      	ldrh	r3, [r3, #6]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d110      	bne.n	800c1d0 <USBD_StdItfReq+0xc0>
 800c1ae:	7bfb      	ldrb	r3, [r7, #15]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d10d      	bne.n	800c1d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f000 fdf1 	bl	800cd9c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c1ba:	e009      	b.n	800c1d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c1bc:	6839      	ldr	r1, [r7, #0]
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 fd21 	bl	800cc06 <USBD_CtlError>
          break;
 800c1c4:	e004      	b.n	800c1d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c1c6:	6839      	ldr	r1, [r7, #0]
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f000 fd1c 	bl	800cc06 <USBD_CtlError>
          break;
 800c1ce:	e000      	b.n	800c1d2 <USBD_StdItfReq+0xc2>
          break;
 800c1d0:	bf00      	nop
      }
      break;
 800c1d2:	e004      	b.n	800c1de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c1d4:	6839      	ldr	r1, [r7, #0]
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f000 fd15 	bl	800cc06 <USBD_CtlError>
      break;
 800c1dc:	bf00      	nop
  }

  return ret;
 800c1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3710      	adds	r7, #16
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	889b      	ldrh	r3, [r3, #4]
 800c1fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c204:	2b40      	cmp	r3, #64	@ 0x40
 800c206:	d007      	beq.n	800c218 <USBD_StdEPReq+0x30>
 800c208:	2b40      	cmp	r3, #64	@ 0x40
 800c20a:	f200 817f 	bhi.w	800c50c <USBD_StdEPReq+0x324>
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d02a      	beq.n	800c268 <USBD_StdEPReq+0x80>
 800c212:	2b20      	cmp	r3, #32
 800c214:	f040 817a 	bne.w	800c50c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c218:	7bbb      	ldrb	r3, [r7, #14]
 800c21a:	4619      	mov	r1, r3
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f7ff fe85 	bl	800bf2c <USBD_CoreFindEP>
 800c222:	4603      	mov	r3, r0
 800c224:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c226:	7b7b      	ldrb	r3, [r7, #13]
 800c228:	2bff      	cmp	r3, #255	@ 0xff
 800c22a:	f000 8174 	beq.w	800c516 <USBD_StdEPReq+0x32e>
 800c22e:	7b7b      	ldrb	r3, [r7, #13]
 800c230:	2b00      	cmp	r3, #0
 800c232:	f040 8170 	bne.w	800c516 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c236:	7b7a      	ldrb	r2, [r7, #13]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c23e:	7b7a      	ldrb	r2, [r7, #13]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	32ae      	adds	r2, #174	@ 0xae
 800c244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c248:	689b      	ldr	r3, [r3, #8]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	f000 8163 	beq.w	800c516 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c250:	7b7a      	ldrb	r2, [r7, #13]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	32ae      	adds	r2, #174	@ 0xae
 800c256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	6839      	ldr	r1, [r7, #0]
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	4798      	blx	r3
 800c262:	4603      	mov	r3, r0
 800c264:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c266:	e156      	b.n	800c516 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	785b      	ldrb	r3, [r3, #1]
 800c26c:	2b03      	cmp	r3, #3
 800c26e:	d008      	beq.n	800c282 <USBD_StdEPReq+0x9a>
 800c270:	2b03      	cmp	r3, #3
 800c272:	f300 8145 	bgt.w	800c500 <USBD_StdEPReq+0x318>
 800c276:	2b00      	cmp	r3, #0
 800c278:	f000 809b 	beq.w	800c3b2 <USBD_StdEPReq+0x1ca>
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d03c      	beq.n	800c2fa <USBD_StdEPReq+0x112>
 800c280:	e13e      	b.n	800c500 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c288:	b2db      	uxtb	r3, r3
 800c28a:	2b02      	cmp	r3, #2
 800c28c:	d002      	beq.n	800c294 <USBD_StdEPReq+0xac>
 800c28e:	2b03      	cmp	r3, #3
 800c290:	d016      	beq.n	800c2c0 <USBD_StdEPReq+0xd8>
 800c292:	e02c      	b.n	800c2ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c294:	7bbb      	ldrb	r3, [r7, #14]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00d      	beq.n	800c2b6 <USBD_StdEPReq+0xce>
 800c29a:	7bbb      	ldrb	r3, [r7, #14]
 800c29c:	2b80      	cmp	r3, #128	@ 0x80
 800c29e:	d00a      	beq.n	800c2b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c2a0:	7bbb      	ldrb	r3, [r7, #14]
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f001 fa45 	bl	800d734 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2aa:	2180      	movs	r1, #128	@ 0x80
 800c2ac:	6878      	ldr	r0, [r7, #4]
 800c2ae:	f001 fa41 	bl	800d734 <USBD_LL_StallEP>
 800c2b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c2b4:	e020      	b.n	800c2f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c2b6:	6839      	ldr	r1, [r7, #0]
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 fca4 	bl	800cc06 <USBD_CtlError>
              break;
 800c2be:	e01b      	b.n	800c2f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	885b      	ldrh	r3, [r3, #2]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d10e      	bne.n	800c2e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c2c8:	7bbb      	ldrb	r3, [r7, #14]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d00b      	beq.n	800c2e6 <USBD_StdEPReq+0xfe>
 800c2ce:	7bbb      	ldrb	r3, [r7, #14]
 800c2d0:	2b80      	cmp	r3, #128	@ 0x80
 800c2d2:	d008      	beq.n	800c2e6 <USBD_StdEPReq+0xfe>
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	88db      	ldrh	r3, [r3, #6]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d104      	bne.n	800c2e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c2dc:	7bbb      	ldrb	r3, [r7, #14]
 800c2de:	4619      	mov	r1, r3
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f001 fa27 	bl	800d734 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 fd58 	bl	800cd9c <USBD_CtlSendStatus>

              break;
 800c2ec:	e004      	b.n	800c2f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c2ee:	6839      	ldr	r1, [r7, #0]
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f000 fc88 	bl	800cc06 <USBD_CtlError>
              break;
 800c2f6:	bf00      	nop
          }
          break;
 800c2f8:	e107      	b.n	800c50a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c300:	b2db      	uxtb	r3, r3
 800c302:	2b02      	cmp	r3, #2
 800c304:	d002      	beq.n	800c30c <USBD_StdEPReq+0x124>
 800c306:	2b03      	cmp	r3, #3
 800c308:	d016      	beq.n	800c338 <USBD_StdEPReq+0x150>
 800c30a:	e04b      	b.n	800c3a4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c30c:	7bbb      	ldrb	r3, [r7, #14]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d00d      	beq.n	800c32e <USBD_StdEPReq+0x146>
 800c312:	7bbb      	ldrb	r3, [r7, #14]
 800c314:	2b80      	cmp	r3, #128	@ 0x80
 800c316:	d00a      	beq.n	800c32e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c318:	7bbb      	ldrb	r3, [r7, #14]
 800c31a:	4619      	mov	r1, r3
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f001 fa09 	bl	800d734 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c322:	2180      	movs	r1, #128	@ 0x80
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f001 fa05 	bl	800d734 <USBD_LL_StallEP>
 800c32a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c32c:	e040      	b.n	800c3b0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c32e:	6839      	ldr	r1, [r7, #0]
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fc68 	bl	800cc06 <USBD_CtlError>
              break;
 800c336:	e03b      	b.n	800c3b0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	885b      	ldrh	r3, [r3, #2]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d136      	bne.n	800c3ae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c340:	7bbb      	ldrb	r3, [r7, #14]
 800c342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c346:	2b00      	cmp	r3, #0
 800c348:	d004      	beq.n	800c354 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c34a:	7bbb      	ldrb	r3, [r7, #14]
 800c34c:	4619      	mov	r1, r3
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f001 fa26 	bl	800d7a0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c354:	6878      	ldr	r0, [r7, #4]
 800c356:	f000 fd21 	bl	800cd9c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c35a:	7bbb      	ldrb	r3, [r7, #14]
 800c35c:	4619      	mov	r1, r3
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f7ff fde4 	bl	800bf2c <USBD_CoreFindEP>
 800c364:	4603      	mov	r3, r0
 800c366:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c368:	7b7b      	ldrb	r3, [r7, #13]
 800c36a:	2bff      	cmp	r3, #255	@ 0xff
 800c36c:	d01f      	beq.n	800c3ae <USBD_StdEPReq+0x1c6>
 800c36e:	7b7b      	ldrb	r3, [r7, #13]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d11c      	bne.n	800c3ae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c374:	7b7a      	ldrb	r2, [r7, #13]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c37c:	7b7a      	ldrb	r2, [r7, #13]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	32ae      	adds	r2, #174	@ 0xae
 800c382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d010      	beq.n	800c3ae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c38c:	7b7a      	ldrb	r2, [r7, #13]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	32ae      	adds	r2, #174	@ 0xae
 800c392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	6839      	ldr	r1, [r7, #0]
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	4798      	blx	r3
 800c39e:	4603      	mov	r3, r0
 800c3a0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c3a2:	e004      	b.n	800c3ae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c3a4:	6839      	ldr	r1, [r7, #0]
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 fc2d 	bl	800cc06 <USBD_CtlError>
              break;
 800c3ac:	e000      	b.n	800c3b0 <USBD_StdEPReq+0x1c8>
              break;
 800c3ae:	bf00      	nop
          }
          break;
 800c3b0:	e0ab      	b.n	800c50a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	2b02      	cmp	r3, #2
 800c3bc:	d002      	beq.n	800c3c4 <USBD_StdEPReq+0x1dc>
 800c3be:	2b03      	cmp	r3, #3
 800c3c0:	d032      	beq.n	800c428 <USBD_StdEPReq+0x240>
 800c3c2:	e097      	b.n	800c4f4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3c4:	7bbb      	ldrb	r3, [r7, #14]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d007      	beq.n	800c3da <USBD_StdEPReq+0x1f2>
 800c3ca:	7bbb      	ldrb	r3, [r7, #14]
 800c3cc:	2b80      	cmp	r3, #128	@ 0x80
 800c3ce:	d004      	beq.n	800c3da <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c3d0:	6839      	ldr	r1, [r7, #0]
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f000 fc17 	bl	800cc06 <USBD_CtlError>
                break;
 800c3d8:	e091      	b.n	800c4fe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	da0b      	bge.n	800c3fa <USBD_StdEPReq+0x212>
 800c3e2:	7bbb      	ldrb	r3, [r7, #14]
 800c3e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4413      	add	r3, r2
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	3310      	adds	r3, #16
 800c3f2:	687a      	ldr	r2, [r7, #4]
 800c3f4:	4413      	add	r3, r2
 800c3f6:	3304      	adds	r3, #4
 800c3f8:	e00b      	b.n	800c412 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c3fa:	7bbb      	ldrb	r3, [r7, #14]
 800c3fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c400:	4613      	mov	r3, r2
 800c402:	009b      	lsls	r3, r3, #2
 800c404:	4413      	add	r3, r2
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c40c:	687a      	ldr	r2, [r7, #4]
 800c40e:	4413      	add	r3, r2
 800c410:	3304      	adds	r3, #4
 800c412:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	2200      	movs	r2, #0
 800c418:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	2202      	movs	r2, #2
 800c41e:	4619      	mov	r1, r3
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f000 fc61 	bl	800cce8 <USBD_CtlSendData>
              break;
 800c426:	e06a      	b.n	800c4fe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c428:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	da11      	bge.n	800c454 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c430:	7bbb      	ldrb	r3, [r7, #14]
 800c432:	f003 020f 	and.w	r2, r3, #15
 800c436:	6879      	ldr	r1, [r7, #4]
 800c438:	4613      	mov	r3, r2
 800c43a:	009b      	lsls	r3, r3, #2
 800c43c:	4413      	add	r3, r2
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	440b      	add	r3, r1
 800c442:	3324      	adds	r3, #36	@ 0x24
 800c444:	881b      	ldrh	r3, [r3, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d117      	bne.n	800c47a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c44a:	6839      	ldr	r1, [r7, #0]
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 fbda 	bl	800cc06 <USBD_CtlError>
                  break;
 800c452:	e054      	b.n	800c4fe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c454:	7bbb      	ldrb	r3, [r7, #14]
 800c456:	f003 020f 	and.w	r2, r3, #15
 800c45a:	6879      	ldr	r1, [r7, #4]
 800c45c:	4613      	mov	r3, r2
 800c45e:	009b      	lsls	r3, r3, #2
 800c460:	4413      	add	r3, r2
 800c462:	009b      	lsls	r3, r3, #2
 800c464:	440b      	add	r3, r1
 800c466:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c46a:	881b      	ldrh	r3, [r3, #0]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d104      	bne.n	800c47a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c470:	6839      	ldr	r1, [r7, #0]
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f000 fbc7 	bl	800cc06 <USBD_CtlError>
                  break;
 800c478:	e041      	b.n	800c4fe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c47a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	da0b      	bge.n	800c49a <USBD_StdEPReq+0x2b2>
 800c482:	7bbb      	ldrb	r3, [r7, #14]
 800c484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c488:	4613      	mov	r3, r2
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	4413      	add	r3, r2
 800c48e:	009b      	lsls	r3, r3, #2
 800c490:	3310      	adds	r3, #16
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	4413      	add	r3, r2
 800c496:	3304      	adds	r3, #4
 800c498:	e00b      	b.n	800c4b2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c49a:	7bbb      	ldrb	r3, [r7, #14]
 800c49c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	009b      	lsls	r3, r3, #2
 800c4a4:	4413      	add	r3, r2
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c4ac:	687a      	ldr	r2, [r7, #4]
 800c4ae:	4413      	add	r3, r2
 800c4b0:	3304      	adds	r3, #4
 800c4b2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c4b4:	7bbb      	ldrb	r3, [r7, #14]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d002      	beq.n	800c4c0 <USBD_StdEPReq+0x2d8>
 800c4ba:	7bbb      	ldrb	r3, [r7, #14]
 800c4bc:	2b80      	cmp	r3, #128	@ 0x80
 800c4be:	d103      	bne.n	800c4c8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	601a      	str	r2, [r3, #0]
 800c4c6:	e00e      	b.n	800c4e6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c4c8:	7bbb      	ldrb	r3, [r7, #14]
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f001 f99d 	bl	800d80c <USBD_LL_IsStallEP>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d003      	beq.n	800c4e0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	601a      	str	r2, [r3, #0]
 800c4de:	e002      	b.n	800c4e6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	2202      	movs	r2, #2
 800c4ea:	4619      	mov	r1, r3
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f000 fbfb 	bl	800cce8 <USBD_CtlSendData>
              break;
 800c4f2:	e004      	b.n	800c4fe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c4f4:	6839      	ldr	r1, [r7, #0]
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f000 fb85 	bl	800cc06 <USBD_CtlError>
              break;
 800c4fc:	bf00      	nop
          }
          break;
 800c4fe:	e004      	b.n	800c50a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c500:	6839      	ldr	r1, [r7, #0]
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f000 fb7f 	bl	800cc06 <USBD_CtlError>
          break;
 800c508:	bf00      	nop
      }
      break;
 800c50a:	e005      	b.n	800c518 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c50c:	6839      	ldr	r1, [r7, #0]
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 fb79 	bl	800cc06 <USBD_CtlError>
      break;
 800c514:	e000      	b.n	800c518 <USBD_StdEPReq+0x330>
      break;
 800c516:	bf00      	nop
  }

  return ret;
 800c518:	7bfb      	ldrb	r3, [r7, #15]
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
	...

0800c524 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b084      	sub	sp, #16
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c52e:	2300      	movs	r3, #0
 800c530:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c532:	2300      	movs	r3, #0
 800c534:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c536:	2300      	movs	r3, #0
 800c538:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	885b      	ldrh	r3, [r3, #2]
 800c53e:	0a1b      	lsrs	r3, r3, #8
 800c540:	b29b      	uxth	r3, r3
 800c542:	3b01      	subs	r3, #1
 800c544:	2b0e      	cmp	r3, #14
 800c546:	f200 8152 	bhi.w	800c7ee <USBD_GetDescriptor+0x2ca>
 800c54a:	a201      	add	r2, pc, #4	@ (adr r2, 800c550 <USBD_GetDescriptor+0x2c>)
 800c54c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c550:	0800c5c1 	.word	0x0800c5c1
 800c554:	0800c5d9 	.word	0x0800c5d9
 800c558:	0800c619 	.word	0x0800c619
 800c55c:	0800c7ef 	.word	0x0800c7ef
 800c560:	0800c7ef 	.word	0x0800c7ef
 800c564:	0800c78f 	.word	0x0800c78f
 800c568:	0800c7bb 	.word	0x0800c7bb
 800c56c:	0800c7ef 	.word	0x0800c7ef
 800c570:	0800c7ef 	.word	0x0800c7ef
 800c574:	0800c7ef 	.word	0x0800c7ef
 800c578:	0800c7ef 	.word	0x0800c7ef
 800c57c:	0800c7ef 	.word	0x0800c7ef
 800c580:	0800c7ef 	.word	0x0800c7ef
 800c584:	0800c7ef 	.word	0x0800c7ef
 800c588:	0800c58d 	.word	0x0800c58d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c592:	69db      	ldr	r3, [r3, #28]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00b      	beq.n	800c5b0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c59e:	69db      	ldr	r3, [r3, #28]
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	7c12      	ldrb	r2, [r2, #16]
 800c5a4:	f107 0108 	add.w	r1, r7, #8
 800c5a8:	4610      	mov	r0, r2
 800c5aa:	4798      	blx	r3
 800c5ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c5ae:	e126      	b.n	800c7fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c5b0:	6839      	ldr	r1, [r7, #0]
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f000 fb27 	bl	800cc06 <USBD_CtlError>
        err++;
 800c5b8:	7afb      	ldrb	r3, [r7, #11]
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	72fb      	strb	r3, [r7, #11]
      break;
 800c5be:	e11e      	b.n	800c7fe <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	7c12      	ldrb	r2, [r2, #16]
 800c5cc:	f107 0108 	add.w	r1, r7, #8
 800c5d0:	4610      	mov	r0, r2
 800c5d2:	4798      	blx	r3
 800c5d4:	60f8      	str	r0, [r7, #12]
      break;
 800c5d6:	e112      	b.n	800c7fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	7c1b      	ldrb	r3, [r3, #16]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d10d      	bne.n	800c5fc <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5e8:	f107 0208 	add.w	r2, r7, #8
 800c5ec:	4610      	mov	r0, r2
 800c5ee:	4798      	blx	r3
 800c5f0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	3301      	adds	r3, #1
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c5fa:	e100      	b.n	800c7fe <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c604:	f107 0208 	add.w	r2, r7, #8
 800c608:	4610      	mov	r0, r2
 800c60a:	4798      	blx	r3
 800c60c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	3301      	adds	r3, #1
 800c612:	2202      	movs	r2, #2
 800c614:	701a      	strb	r2, [r3, #0]
      break;
 800c616:	e0f2      	b.n	800c7fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	885b      	ldrh	r3, [r3, #2]
 800c61c:	b2db      	uxtb	r3, r3
 800c61e:	2b05      	cmp	r3, #5
 800c620:	f200 80ac 	bhi.w	800c77c <USBD_GetDescriptor+0x258>
 800c624:	a201      	add	r2, pc, #4	@ (adr r2, 800c62c <USBD_GetDescriptor+0x108>)
 800c626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c62a:	bf00      	nop
 800c62c:	0800c645 	.word	0x0800c645
 800c630:	0800c679 	.word	0x0800c679
 800c634:	0800c6ad 	.word	0x0800c6ad
 800c638:	0800c6e1 	.word	0x0800c6e1
 800c63c:	0800c715 	.word	0x0800c715
 800c640:	0800c749 	.word	0x0800c749
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c64a:	685b      	ldr	r3, [r3, #4]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d00b      	beq.n	800c668 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	7c12      	ldrb	r2, [r2, #16]
 800c65c:	f107 0108 	add.w	r1, r7, #8
 800c660:	4610      	mov	r0, r2
 800c662:	4798      	blx	r3
 800c664:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c666:	e091      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c668:	6839      	ldr	r1, [r7, #0]
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 facb 	bl	800cc06 <USBD_CtlError>
            err++;
 800c670:	7afb      	ldrb	r3, [r7, #11]
 800c672:	3301      	adds	r3, #1
 800c674:	72fb      	strb	r3, [r7, #11]
          break;
 800c676:	e089      	b.n	800c78c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d00b      	beq.n	800c69c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	687a      	ldr	r2, [r7, #4]
 800c68e:	7c12      	ldrb	r2, [r2, #16]
 800c690:	f107 0108 	add.w	r1, r7, #8
 800c694:	4610      	mov	r0, r2
 800c696:	4798      	blx	r3
 800c698:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c69a:	e077      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c69c:	6839      	ldr	r1, [r7, #0]
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f000 fab1 	bl	800cc06 <USBD_CtlError>
            err++;
 800c6a4:	7afb      	ldrb	r3, [r7, #11]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	72fb      	strb	r3, [r7, #11]
          break;
 800c6aa:	e06f      	b.n	800c78c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6b2:	68db      	ldr	r3, [r3, #12]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d00b      	beq.n	800c6d0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6be:	68db      	ldr	r3, [r3, #12]
 800c6c0:	687a      	ldr	r2, [r7, #4]
 800c6c2:	7c12      	ldrb	r2, [r2, #16]
 800c6c4:	f107 0108 	add.w	r1, r7, #8
 800c6c8:	4610      	mov	r0, r2
 800c6ca:	4798      	blx	r3
 800c6cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6ce:	e05d      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c6d0:	6839      	ldr	r1, [r7, #0]
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 fa97 	bl	800cc06 <USBD_CtlError>
            err++;
 800c6d8:	7afb      	ldrb	r3, [r7, #11]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	72fb      	strb	r3, [r7, #11]
          break;
 800c6de:	e055      	b.n	800c78c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6e6:	691b      	ldr	r3, [r3, #16]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00b      	beq.n	800c704 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6f2:	691b      	ldr	r3, [r3, #16]
 800c6f4:	687a      	ldr	r2, [r7, #4]
 800c6f6:	7c12      	ldrb	r2, [r2, #16]
 800c6f8:	f107 0108 	add.w	r1, r7, #8
 800c6fc:	4610      	mov	r0, r2
 800c6fe:	4798      	blx	r3
 800c700:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c702:	e043      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c704:	6839      	ldr	r1, [r7, #0]
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 fa7d 	bl	800cc06 <USBD_CtlError>
            err++;
 800c70c:	7afb      	ldrb	r3, [r7, #11]
 800c70e:	3301      	adds	r3, #1
 800c710:	72fb      	strb	r3, [r7, #11]
          break;
 800c712:	e03b      	b.n	800c78c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c71a:	695b      	ldr	r3, [r3, #20]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d00b      	beq.n	800c738 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c726:	695b      	ldr	r3, [r3, #20]
 800c728:	687a      	ldr	r2, [r7, #4]
 800c72a:	7c12      	ldrb	r2, [r2, #16]
 800c72c:	f107 0108 	add.w	r1, r7, #8
 800c730:	4610      	mov	r0, r2
 800c732:	4798      	blx	r3
 800c734:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c736:	e029      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c738:	6839      	ldr	r1, [r7, #0]
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fa63 	bl	800cc06 <USBD_CtlError>
            err++;
 800c740:	7afb      	ldrb	r3, [r7, #11]
 800c742:	3301      	adds	r3, #1
 800c744:	72fb      	strb	r3, [r7, #11]
          break;
 800c746:	e021      	b.n	800c78c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c74e:	699b      	ldr	r3, [r3, #24]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d00b      	beq.n	800c76c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c75a:	699b      	ldr	r3, [r3, #24]
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	7c12      	ldrb	r2, [r2, #16]
 800c760:	f107 0108 	add.w	r1, r7, #8
 800c764:	4610      	mov	r0, r2
 800c766:	4798      	blx	r3
 800c768:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c76a:	e00f      	b.n	800c78c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c76c:	6839      	ldr	r1, [r7, #0]
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f000 fa49 	bl	800cc06 <USBD_CtlError>
            err++;
 800c774:	7afb      	ldrb	r3, [r7, #11]
 800c776:	3301      	adds	r3, #1
 800c778:	72fb      	strb	r3, [r7, #11]
          break;
 800c77a:	e007      	b.n	800c78c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c77c:	6839      	ldr	r1, [r7, #0]
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f000 fa41 	bl	800cc06 <USBD_CtlError>
          err++;
 800c784:	7afb      	ldrb	r3, [r7, #11]
 800c786:	3301      	adds	r3, #1
 800c788:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c78a:	bf00      	nop
      }
      break;
 800c78c:	e037      	b.n	800c7fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	7c1b      	ldrb	r3, [r3, #16]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d109      	bne.n	800c7aa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c79c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c79e:	f107 0208 	add.w	r2, r7, #8
 800c7a2:	4610      	mov	r0, r2
 800c7a4:	4798      	blx	r3
 800c7a6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7a8:	e029      	b.n	800c7fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 fa2a 	bl	800cc06 <USBD_CtlError>
        err++;
 800c7b2:	7afb      	ldrb	r3, [r7, #11]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	72fb      	strb	r3, [r7, #11]
      break;
 800c7b8:	e021      	b.n	800c7fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	7c1b      	ldrb	r3, [r3, #16]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d10d      	bne.n	800c7de <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c7c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7ca:	f107 0208 	add.w	r2, r7, #8
 800c7ce:	4610      	mov	r0, r2
 800c7d0:	4798      	blx	r3
 800c7d2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	2207      	movs	r2, #7
 800c7da:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7dc:	e00f      	b.n	800c7fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c7de:	6839      	ldr	r1, [r7, #0]
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 fa10 	bl	800cc06 <USBD_CtlError>
        err++;
 800c7e6:	7afb      	ldrb	r3, [r7, #11]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	72fb      	strb	r3, [r7, #11]
      break;
 800c7ec:	e007      	b.n	800c7fe <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c7ee:	6839      	ldr	r1, [r7, #0]
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f000 fa08 	bl	800cc06 <USBD_CtlError>
      err++;
 800c7f6:	7afb      	ldrb	r3, [r7, #11]
 800c7f8:	3301      	adds	r3, #1
 800c7fa:	72fb      	strb	r3, [r7, #11]
      break;
 800c7fc:	bf00      	nop
  }

  if (err != 0U)
 800c7fe:	7afb      	ldrb	r3, [r7, #11]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d11e      	bne.n	800c842 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	88db      	ldrh	r3, [r3, #6]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d016      	beq.n	800c83a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c80c:	893b      	ldrh	r3, [r7, #8]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d00e      	beq.n	800c830 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	88da      	ldrh	r2, [r3, #6]
 800c816:	893b      	ldrh	r3, [r7, #8]
 800c818:	4293      	cmp	r3, r2
 800c81a:	bf28      	it	cs
 800c81c:	4613      	movcs	r3, r2
 800c81e:	b29b      	uxth	r3, r3
 800c820:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c822:	893b      	ldrh	r3, [r7, #8]
 800c824:	461a      	mov	r2, r3
 800c826:	68f9      	ldr	r1, [r7, #12]
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f000 fa5d 	bl	800cce8 <USBD_CtlSendData>
 800c82e:	e009      	b.n	800c844 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c830:	6839      	ldr	r1, [r7, #0]
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 f9e7 	bl	800cc06 <USBD_CtlError>
 800c838:	e004      	b.n	800c844 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c83a:	6878      	ldr	r0, [r7, #4]
 800c83c:	f000 faae 	bl	800cd9c <USBD_CtlSendStatus>
 800c840:	e000      	b.n	800c844 <USBD_GetDescriptor+0x320>
    return;
 800c842:	bf00      	nop
  }
}
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop

0800c84c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	889b      	ldrh	r3, [r3, #4]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d131      	bne.n	800c8c2 <USBD_SetAddress+0x76>
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	88db      	ldrh	r3, [r3, #6]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d12d      	bne.n	800c8c2 <USBD_SetAddress+0x76>
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	885b      	ldrh	r3, [r3, #2]
 800c86a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c86c:	d829      	bhi.n	800c8c2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	885b      	ldrh	r3, [r3, #2]
 800c872:	b2db      	uxtb	r3, r3
 800c874:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c878:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c880:	b2db      	uxtb	r3, r3
 800c882:	2b03      	cmp	r3, #3
 800c884:	d104      	bne.n	800c890 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c886:	6839      	ldr	r1, [r7, #0]
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f000 f9bc 	bl	800cc06 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c88e:	e01d      	b.n	800c8cc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	7bfa      	ldrb	r2, [r7, #15]
 800c894:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c898:	7bfb      	ldrb	r3, [r7, #15]
 800c89a:	4619      	mov	r1, r3
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 ffe1 	bl	800d864 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c8a2:	6878      	ldr	r0, [r7, #4]
 800c8a4:	f000 fa7a 	bl	800cd9c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d004      	beq.n	800c8b8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2202      	movs	r2, #2
 800c8b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8b6:	e009      	b.n	800c8cc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8c0:	e004      	b.n	800c8cc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c8c2:	6839      	ldr	r1, [r7, #0]
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f000 f99e 	bl	800cc06 <USBD_CtlError>
  }
}
 800c8ca:	bf00      	nop
 800c8cc:	bf00      	nop
 800c8ce:	3710      	adds	r7, #16
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}

0800c8d4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	885b      	ldrh	r3, [r3, #2]
 800c8e6:	b2da      	uxtb	r2, r3
 800c8e8:	4b4e      	ldr	r3, [pc, #312]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c8ea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c8ec:	4b4d      	ldr	r3, [pc, #308]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c8ee:	781b      	ldrb	r3, [r3, #0]
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d905      	bls.n	800c900 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c8f4:	6839      	ldr	r1, [r7, #0]
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f000 f985 	bl	800cc06 <USBD_CtlError>
    return USBD_FAIL;
 800c8fc:	2303      	movs	r3, #3
 800c8fe:	e08c      	b.n	800ca1a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c906:	b2db      	uxtb	r3, r3
 800c908:	2b02      	cmp	r3, #2
 800c90a:	d002      	beq.n	800c912 <USBD_SetConfig+0x3e>
 800c90c:	2b03      	cmp	r3, #3
 800c90e:	d029      	beq.n	800c964 <USBD_SetConfig+0x90>
 800c910:	e075      	b.n	800c9fe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c912:	4b44      	ldr	r3, [pc, #272]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d020      	beq.n	800c95c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c91a:	4b42      	ldr	r3, [pc, #264]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	461a      	mov	r2, r3
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c924:	4b3f      	ldr	r3, [pc, #252]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c926:	781b      	ldrb	r3, [r3, #0]
 800c928:	4619      	mov	r1, r3
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f7fe ffb9 	bl	800b8a2 <USBD_SetClassConfig>
 800c930:	4603      	mov	r3, r0
 800c932:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c934:	7bfb      	ldrb	r3, [r7, #15]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d008      	beq.n	800c94c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c93a:	6839      	ldr	r1, [r7, #0]
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f000 f962 	bl	800cc06 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2202      	movs	r2, #2
 800c946:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c94a:	e065      	b.n	800ca18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f000 fa25 	bl	800cd9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2203      	movs	r2, #3
 800c956:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c95a:	e05d      	b.n	800ca18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fa1d 	bl	800cd9c <USBD_CtlSendStatus>
      break;
 800c962:	e059      	b.n	800ca18 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c964:	4b2f      	ldr	r3, [pc, #188]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d112      	bne.n	800c992 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2202      	movs	r2, #2
 800c970:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c974:	4b2b      	ldr	r3, [pc, #172]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c976:	781b      	ldrb	r3, [r3, #0]
 800c978:	461a      	mov	r2, r3
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c97e:	4b29      	ldr	r3, [pc, #164]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c980:	781b      	ldrb	r3, [r3, #0]
 800c982:	4619      	mov	r1, r3
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f7fe ffa8 	bl	800b8da <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f000 fa06 	bl	800cd9c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c990:	e042      	b.n	800ca18 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c992:	4b24      	ldr	r3, [pc, #144]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	461a      	mov	r2, r3
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d02a      	beq.n	800c9f6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f7fe ff96 	bl	800b8da <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c9ae:	4b1d      	ldr	r3, [pc, #116]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c9b0:	781b      	ldrb	r3, [r3, #0]
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c9b8:	4b1a      	ldr	r3, [pc, #104]	@ (800ca24 <USBD_SetConfig+0x150>)
 800c9ba:	781b      	ldrb	r3, [r3, #0]
 800c9bc:	4619      	mov	r1, r3
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7fe ff6f 	bl	800b8a2 <USBD_SetClassConfig>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c9c8:	7bfb      	ldrb	r3, [r7, #15]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d00f      	beq.n	800c9ee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c9ce:	6839      	ldr	r1, [r7, #0]
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f000 f918 	bl	800cc06 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	4619      	mov	r1, r3
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f7fe ff7b 	bl	800b8da <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2202      	movs	r2, #2
 800c9e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c9ec:	e014      	b.n	800ca18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f000 f9d4 	bl	800cd9c <USBD_CtlSendStatus>
      break;
 800c9f4:	e010      	b.n	800ca18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	f000 f9d0 	bl	800cd9c <USBD_CtlSendStatus>
      break;
 800c9fc:	e00c      	b.n	800ca18 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c9fe:	6839      	ldr	r1, [r7, #0]
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f000 f900 	bl	800cc06 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ca06:	4b07      	ldr	r3, [pc, #28]	@ (800ca24 <USBD_SetConfig+0x150>)
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f7fe ff64 	bl	800b8da <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ca12:	2303      	movs	r3, #3
 800ca14:	73fb      	strb	r3, [r7, #15]
      break;
 800ca16:	bf00      	nop
  }

  return ret;
 800ca18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	20003994 	.word	0x20003994

0800ca28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	88db      	ldrh	r3, [r3, #6]
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d004      	beq.n	800ca44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 f8e2 	bl	800cc06 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ca42:	e023      	b.n	800ca8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca4a:	b2db      	uxtb	r3, r3
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	dc02      	bgt.n	800ca56 <USBD_GetConfig+0x2e>
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	dc03      	bgt.n	800ca5c <USBD_GetConfig+0x34>
 800ca54:	e015      	b.n	800ca82 <USBD_GetConfig+0x5a>
 800ca56:	2b03      	cmp	r3, #3
 800ca58:	d00b      	beq.n	800ca72 <USBD_GetConfig+0x4a>
 800ca5a:	e012      	b.n	800ca82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	3308      	adds	r3, #8
 800ca66:	2201      	movs	r2, #1
 800ca68:	4619      	mov	r1, r3
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 f93c 	bl	800cce8 <USBD_CtlSendData>
        break;
 800ca70:	e00c      	b.n	800ca8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	3304      	adds	r3, #4
 800ca76:	2201      	movs	r2, #1
 800ca78:	4619      	mov	r1, r3
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f000 f934 	bl	800cce8 <USBD_CtlSendData>
        break;
 800ca80:	e004      	b.n	800ca8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ca82:	6839      	ldr	r1, [r7, #0]
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f000 f8be 	bl	800cc06 <USBD_CtlError>
        break;
 800ca8a:	bf00      	nop
}
 800ca8c:	bf00      	nop
 800ca8e:	3708      	adds	r7, #8
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd80      	pop	{r7, pc}

0800ca94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b082      	sub	sp, #8
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
 800ca9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	3b01      	subs	r3, #1
 800caa8:	2b02      	cmp	r3, #2
 800caaa:	d81e      	bhi.n	800caea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	88db      	ldrh	r3, [r3, #6]
 800cab0:	2b02      	cmp	r3, #2
 800cab2:	d004      	beq.n	800cabe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cab4:	6839      	ldr	r1, [r7, #0]
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f000 f8a5 	bl	800cc06 <USBD_CtlError>
        break;
 800cabc:	e01a      	b.n	800caf4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	2201      	movs	r2, #1
 800cac2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d005      	beq.n	800cada <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	f043 0202 	orr.w	r2, r3, #2
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	330c      	adds	r3, #12
 800cade:	2202      	movs	r2, #2
 800cae0:	4619      	mov	r1, r3
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f000 f900 	bl	800cce8 <USBD_CtlSendData>
      break;
 800cae8:	e004      	b.n	800caf4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800caea:	6839      	ldr	r1, [r7, #0]
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 f88a 	bl	800cc06 <USBD_CtlError>
      break;
 800caf2:	bf00      	nop
  }
}
 800caf4:	bf00      	nop
 800caf6:	3708      	adds	r7, #8
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b082      	sub	sp, #8
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	885b      	ldrh	r3, [r3, #2]
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d107      	bne.n	800cb1e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2201      	movs	r2, #1
 800cb12:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f000 f940 	bl	800cd9c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cb1c:	e013      	b.n	800cb46 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	885b      	ldrh	r3, [r3, #2]
 800cb22:	2b02      	cmp	r3, #2
 800cb24:	d10b      	bne.n	800cb3e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	889b      	ldrh	r3, [r3, #4]
 800cb2a:	0a1b      	lsrs	r3, r3, #8
 800cb2c:	b29b      	uxth	r3, r3
 800cb2e:	b2da      	uxtb	r2, r3
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f000 f930 	bl	800cd9c <USBD_CtlSendStatus>
}
 800cb3c:	e003      	b.n	800cb46 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cb3e:	6839      	ldr	r1, [r7, #0]
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f000 f860 	bl	800cc06 <USBD_CtlError>
}
 800cb46:	bf00      	nop
 800cb48:	3708      	adds	r7, #8
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}

0800cb4e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb4e:	b580      	push	{r7, lr}
 800cb50:	b082      	sub	sp, #8
 800cb52:	af00      	add	r7, sp, #0
 800cb54:	6078      	str	r0, [r7, #4]
 800cb56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	3b01      	subs	r3, #1
 800cb62:	2b02      	cmp	r3, #2
 800cb64:	d80b      	bhi.n	800cb7e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	885b      	ldrh	r3, [r3, #2]
 800cb6a:	2b01      	cmp	r3, #1
 800cb6c:	d10c      	bne.n	800cb88 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2200      	movs	r2, #0
 800cb72:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f910 	bl	800cd9c <USBD_CtlSendStatus>
      }
      break;
 800cb7c:	e004      	b.n	800cb88 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cb7e:	6839      	ldr	r1, [r7, #0]
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 f840 	bl	800cc06 <USBD_CtlError>
      break;
 800cb86:	e000      	b.n	800cb8a <USBD_ClrFeature+0x3c>
      break;
 800cb88:	bf00      	nop
  }
}
 800cb8a:	bf00      	nop
 800cb8c:	3708      	adds	r7, #8
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b084      	sub	sp, #16
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	6078      	str	r0, [r7, #4]
 800cb9a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	781a      	ldrb	r2, [r3, #0]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	3301      	adds	r3, #1
 800cbac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	781a      	ldrb	r2, [r3, #0]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	3301      	adds	r3, #1
 800cbba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cbbc:	68f8      	ldr	r0, [r7, #12]
 800cbbe:	f7ff fa16 	bl	800bfee <SWAPBYTE>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	3301      	adds	r3, #1
 800cbce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cbd6:	68f8      	ldr	r0, [r7, #12]
 800cbd8:	f7ff fa09 	bl	800bfee <SWAPBYTE>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	461a      	mov	r2, r3
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	3301      	adds	r3, #1
 800cbe8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	3301      	adds	r3, #1
 800cbee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cbf0:	68f8      	ldr	r0, [r7, #12]
 800cbf2:	f7ff f9fc 	bl	800bfee <SWAPBYTE>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	80da      	strh	r2, [r3, #6]
}
 800cbfe:	bf00      	nop
 800cc00:	3710      	adds	r7, #16
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bd80      	pop	{r7, pc}

0800cc06 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc06:	b580      	push	{r7, lr}
 800cc08:	b082      	sub	sp, #8
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	6078      	str	r0, [r7, #4]
 800cc0e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc10:	2180      	movs	r1, #128	@ 0x80
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f000 fd8e 	bl	800d734 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc18:	2100      	movs	r1, #0
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 fd8a 	bl	800d734 <USBD_LL_StallEP>
}
 800cc20:	bf00      	nop
 800cc22:	3708      	adds	r7, #8
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b086      	sub	sp, #24
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	60f8      	str	r0, [r7, #12]
 800cc30:	60b9      	str	r1, [r7, #8]
 800cc32:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cc34:	2300      	movs	r3, #0
 800cc36:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d036      	beq.n	800ccac <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cc42:	6938      	ldr	r0, [r7, #16]
 800cc44:	f000 f836 	bl	800ccb4 <USBD_GetLen>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	005b      	lsls	r3, r3, #1
 800cc50:	b29a      	uxth	r2, r3
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cc56:	7dfb      	ldrb	r3, [r7, #23]
 800cc58:	68ba      	ldr	r2, [r7, #8]
 800cc5a:	4413      	add	r3, r2
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	7812      	ldrb	r2, [r2, #0]
 800cc60:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc62:	7dfb      	ldrb	r3, [r7, #23]
 800cc64:	3301      	adds	r3, #1
 800cc66:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc68:	7dfb      	ldrb	r3, [r7, #23]
 800cc6a:	68ba      	ldr	r2, [r7, #8]
 800cc6c:	4413      	add	r3, r2
 800cc6e:	2203      	movs	r2, #3
 800cc70:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc72:	7dfb      	ldrb	r3, [r7, #23]
 800cc74:	3301      	adds	r3, #1
 800cc76:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cc78:	e013      	b.n	800cca2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cc7a:	7dfb      	ldrb	r3, [r7, #23]
 800cc7c:	68ba      	ldr	r2, [r7, #8]
 800cc7e:	4413      	add	r3, r2
 800cc80:	693a      	ldr	r2, [r7, #16]
 800cc82:	7812      	ldrb	r2, [r2, #0]
 800cc84:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	3301      	adds	r3, #1
 800cc8a:	613b      	str	r3, [r7, #16]
    idx++;
 800cc8c:	7dfb      	ldrb	r3, [r7, #23]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cc92:	7dfb      	ldrb	r3, [r7, #23]
 800cc94:	68ba      	ldr	r2, [r7, #8]
 800cc96:	4413      	add	r3, r2
 800cc98:	2200      	movs	r2, #0
 800cc9a:	701a      	strb	r2, [r3, #0]
    idx++;
 800cc9c:	7dfb      	ldrb	r3, [r7, #23]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	781b      	ldrb	r3, [r3, #0]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d1e7      	bne.n	800cc7a <USBD_GetString+0x52>
 800ccaa:	e000      	b.n	800ccae <USBD_GetString+0x86>
    return;
 800ccac:	bf00      	nop
  }
}
 800ccae:	3718      	adds	r7, #24
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}

0800ccb4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b085      	sub	sp, #20
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ccc4:	e005      	b.n	800ccd2 <USBD_GetLen+0x1e>
  {
    len++;
 800ccc6:	7bfb      	ldrb	r3, [r7, #15]
 800ccc8:	3301      	adds	r3, #1
 800ccca:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d1f5      	bne.n	800ccc6 <USBD_GetLen+0x12>
  }

  return len;
 800ccda:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccdc:	4618      	mov	r0, r3
 800ccde:	3714      	adds	r7, #20
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b084      	sub	sp, #16
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	60f8      	str	r0, [r7, #12]
 800ccf0:	60b9      	str	r1, [r7, #8]
 800ccf2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	2202      	movs	r2, #2
 800ccf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	687a      	ldr	r2, [r7, #4]
 800cd06:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	68ba      	ldr	r2, [r7, #8]
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	68f8      	ldr	r0, [r7, #12]
 800cd10:	f000 fdde 	bl	800d8d0 <USBD_LL_Transmit>

  return USBD_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b084      	sub	sp, #16
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	60f8      	str	r0, [r7, #12]
 800cd26:	60b9      	str	r1, [r7, #8]
 800cd28:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	68ba      	ldr	r2, [r7, #8]
 800cd2e:	2100      	movs	r1, #0
 800cd30:	68f8      	ldr	r0, [r7, #12]
 800cd32:	f000 fdcd 	bl	800d8d0 <USBD_LL_Transmit>

  return USBD_OK;
 800cd36:	2300      	movs	r3, #0
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3710      	adds	r7, #16
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	60f8      	str	r0, [r7, #12]
 800cd48:	60b9      	str	r1, [r7, #8]
 800cd4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2203      	movs	r2, #3
 800cd50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	687a      	ldr	r2, [r7, #4]
 800cd58:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	687a      	ldr	r2, [r7, #4]
 800cd60:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	68ba      	ldr	r2, [r7, #8]
 800cd68:	2100      	movs	r1, #0
 800cd6a:	68f8      	ldr	r0, [r7, #12]
 800cd6c:	f000 fde8 	bl	800d940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3710      	adds	r7, #16
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}

0800cd7a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cd7a:	b580      	push	{r7, lr}
 800cd7c:	b084      	sub	sp, #16
 800cd7e:	af00      	add	r7, sp, #0
 800cd80:	60f8      	str	r0, [r7, #12]
 800cd82:	60b9      	str	r1, [r7, #8]
 800cd84:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	68ba      	ldr	r2, [r7, #8]
 800cd8a:	2100      	movs	r1, #0
 800cd8c:	68f8      	ldr	r0, [r7, #12]
 800cd8e:	f000 fdd7 	bl	800d940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd92:	2300      	movs	r3, #0
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	3710      	adds	r7, #16
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}

0800cd9c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b082      	sub	sp, #8
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2204      	movs	r2, #4
 800cda8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cdac:	2300      	movs	r3, #0
 800cdae:	2200      	movs	r2, #0
 800cdb0:	2100      	movs	r1, #0
 800cdb2:	6878      	ldr	r0, [r7, #4]
 800cdb4:	f000 fd8c 	bl	800d8d0 <USBD_LL_Transmit>

  return USBD_OK;
 800cdb8:	2300      	movs	r3, #0
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}

0800cdc2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cdc2:	b580      	push	{r7, lr}
 800cdc4:	b082      	sub	sp, #8
 800cdc6:	af00      	add	r7, sp, #0
 800cdc8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2205      	movs	r2, #5
 800cdce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f000 fdb1 	bl	800d940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cdde:	2300      	movs	r3, #0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3708      	adds	r7, #8
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cdec:	2200      	movs	r2, #0
 800cdee:	4912      	ldr	r1, [pc, #72]	@ (800ce38 <MX_USB_DEVICE_Init+0x50>)
 800cdf0:	4812      	ldr	r0, [pc, #72]	@ (800ce3c <MX_USB_DEVICE_Init+0x54>)
 800cdf2:	f7fe fcd9 	bl	800b7a8 <USBD_Init>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d001      	beq.n	800ce00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cdfc:	f7f4 facf 	bl	800139e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ce00:	490f      	ldr	r1, [pc, #60]	@ (800ce40 <MX_USB_DEVICE_Init+0x58>)
 800ce02:	480e      	ldr	r0, [pc, #56]	@ (800ce3c <MX_USB_DEVICE_Init+0x54>)
 800ce04:	f7fe fd00 	bl	800b808 <USBD_RegisterClass>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d001      	beq.n	800ce12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ce0e:	f7f4 fac6 	bl	800139e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ce12:	490c      	ldr	r1, [pc, #48]	@ (800ce44 <MX_USB_DEVICE_Init+0x5c>)
 800ce14:	4809      	ldr	r0, [pc, #36]	@ (800ce3c <MX_USB_DEVICE_Init+0x54>)
 800ce16:	f7fe fbf7 	bl	800b608 <USBD_CDC_RegisterInterface>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d001      	beq.n	800ce24 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ce20:	f7f4 fabd 	bl	800139e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ce24:	4805      	ldr	r0, [pc, #20]	@ (800ce3c <MX_USB_DEVICE_Init+0x54>)
 800ce26:	f7fe fd25 	bl	800b874 <USBD_Start>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d001      	beq.n	800ce34 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ce30:	f7f4 fab5 	bl	800139e <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ce34:	bf00      	nop
 800ce36:	bd80      	pop	{r7, pc}
 800ce38:	200000b0 	.word	0x200000b0
 800ce3c:	20003998 	.word	0x20003998
 800ce40:	2000001c 	.word	0x2000001c
 800ce44:	2000009c 	.word	0x2000009c

0800ce48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	4905      	ldr	r1, [pc, #20]	@ (800ce64 <CDC_Init_FS+0x1c>)
 800ce50:	4805      	ldr	r0, [pc, #20]	@ (800ce68 <CDC_Init_FS+0x20>)
 800ce52:	f7fe fbf3 	bl	800b63c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ce56:	4905      	ldr	r1, [pc, #20]	@ (800ce6c <CDC_Init_FS+0x24>)
 800ce58:	4803      	ldr	r0, [pc, #12]	@ (800ce68 <CDC_Init_FS+0x20>)
 800ce5a:	f7fe fc11 	bl	800b680 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ce5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	bd80      	pop	{r7, pc}
 800ce64:	20004474 	.word	0x20004474
 800ce68:	20003998 	.word	0x20003998
 800ce6c:	20003c74 	.word	0x20003c74

0800ce70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ce70:	b480      	push	{r7}
 800ce72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ce74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7e:	4770      	bx	lr

0800ce80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b083      	sub	sp, #12
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	4603      	mov	r3, r0
 800ce88:	6039      	str	r1, [r7, #0]
 800ce8a:	71fb      	strb	r3, [r7, #7]
 800ce8c:	4613      	mov	r3, r2
 800ce8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ce90:	79fb      	ldrb	r3, [r7, #7]
 800ce92:	2b23      	cmp	r3, #35	@ 0x23
 800ce94:	d84a      	bhi.n	800cf2c <CDC_Control_FS+0xac>
 800ce96:	a201      	add	r2, pc, #4	@ (adr r2, 800ce9c <CDC_Control_FS+0x1c>)
 800ce98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9c:	0800cf2d 	.word	0x0800cf2d
 800cea0:	0800cf2d 	.word	0x0800cf2d
 800cea4:	0800cf2d 	.word	0x0800cf2d
 800cea8:	0800cf2d 	.word	0x0800cf2d
 800ceac:	0800cf2d 	.word	0x0800cf2d
 800ceb0:	0800cf2d 	.word	0x0800cf2d
 800ceb4:	0800cf2d 	.word	0x0800cf2d
 800ceb8:	0800cf2d 	.word	0x0800cf2d
 800cebc:	0800cf2d 	.word	0x0800cf2d
 800cec0:	0800cf2d 	.word	0x0800cf2d
 800cec4:	0800cf2d 	.word	0x0800cf2d
 800cec8:	0800cf2d 	.word	0x0800cf2d
 800cecc:	0800cf2d 	.word	0x0800cf2d
 800ced0:	0800cf2d 	.word	0x0800cf2d
 800ced4:	0800cf2d 	.word	0x0800cf2d
 800ced8:	0800cf2d 	.word	0x0800cf2d
 800cedc:	0800cf2d 	.word	0x0800cf2d
 800cee0:	0800cf2d 	.word	0x0800cf2d
 800cee4:	0800cf2d 	.word	0x0800cf2d
 800cee8:	0800cf2d 	.word	0x0800cf2d
 800ceec:	0800cf2d 	.word	0x0800cf2d
 800cef0:	0800cf2d 	.word	0x0800cf2d
 800cef4:	0800cf2d 	.word	0x0800cf2d
 800cef8:	0800cf2d 	.word	0x0800cf2d
 800cefc:	0800cf2d 	.word	0x0800cf2d
 800cf00:	0800cf2d 	.word	0x0800cf2d
 800cf04:	0800cf2d 	.word	0x0800cf2d
 800cf08:	0800cf2d 	.word	0x0800cf2d
 800cf0c:	0800cf2d 	.word	0x0800cf2d
 800cf10:	0800cf2d 	.word	0x0800cf2d
 800cf14:	0800cf2d 	.word	0x0800cf2d
 800cf18:	0800cf2d 	.word	0x0800cf2d
 800cf1c:	0800cf2d 	.word	0x0800cf2d
 800cf20:	0800cf2d 	.word	0x0800cf2d
 800cf24:	0800cf2d 	.word	0x0800cf2d
 800cf28:	0800cf2d 	.word	0x0800cf2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cf2c:	bf00      	nop
  }

  return (USBD_OK);
 800cf2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	370c      	adds	r7, #12
 800cf34:	46bd      	mov	sp, r7
 800cf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3a:	4770      	bx	lr

0800cf3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b082      	sub	sp, #8
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf46:	6879      	ldr	r1, [r7, #4]
 800cf48:	4808      	ldr	r0, [pc, #32]	@ (800cf6c <CDC_Receive_FS+0x30>)
 800cf4a:	f7fe fb99 	bl	800b680 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cf4e:	4807      	ldr	r0, [pc, #28]	@ (800cf6c <CDC_Receive_FS+0x30>)
 800cf50:	f7fe fbf4 	bl	800b73c <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); // byvala funkce v main.c
  //USB_My_Receive(Buf, *Len);
  comms_cdc_rx_callback(Buf, *Len);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4619      	mov	r1, r3
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f7f3 ff0a 	bl	8000d74 <comms_cdc_rx_callback>

  return (USBD_OK);
 800cf60:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	3708      	adds	r7, #8
 800cf66:	46bd      	mov	sp, r7
 800cf68:	bd80      	pop	{r7, pc}
 800cf6a:	bf00      	nop
 800cf6c:	20003998 	.word	0x20003998

0800cf70 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cf80:	4b0d      	ldr	r3, [pc, #52]	@ (800cfb8 <CDC_Transmit_FS+0x48>)
 800cf82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf86:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d001      	beq.n	800cf96 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cf92:	2301      	movs	r3, #1
 800cf94:	e00b      	b.n	800cfae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cf96:	887b      	ldrh	r3, [r7, #2]
 800cf98:	461a      	mov	r2, r3
 800cf9a:	6879      	ldr	r1, [r7, #4]
 800cf9c:	4806      	ldr	r0, [pc, #24]	@ (800cfb8 <CDC_Transmit_FS+0x48>)
 800cf9e:	f7fe fb4d 	bl	800b63c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cfa2:	4805      	ldr	r0, [pc, #20]	@ (800cfb8 <CDC_Transmit_FS+0x48>)
 800cfa4:	f7fe fb8a 	bl	800b6bc <USBD_CDC_TransmitPacket>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cfac:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfae:	4618      	mov	r0, r3
 800cfb0:	3710      	adds	r7, #16
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	20003998 	.word	0x20003998

0800cfbc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b087      	sub	sp, #28
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	60f8      	str	r0, [r7, #12]
 800cfc4:	60b9      	str	r1, [r7, #8]
 800cfc6:	4613      	mov	r3, r2
 800cfc8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cfce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	371c      	adds	r7, #28
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
	...

0800cfe0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	6039      	str	r1, [r7, #0]
 800cfea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	2212      	movs	r2, #18
 800cff0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cff2:	4b03      	ldr	r3, [pc, #12]	@ (800d000 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	370c      	adds	r7, #12
 800cff8:	46bd      	mov	sp, r7
 800cffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffe:	4770      	bx	lr
 800d000:	200000d0 	.word	0x200000d0

0800d004 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d004:	b480      	push	{r7}
 800d006:	b083      	sub	sp, #12
 800d008:	af00      	add	r7, sp, #0
 800d00a:	4603      	mov	r3, r0
 800d00c:	6039      	str	r1, [r7, #0]
 800d00e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	2204      	movs	r2, #4
 800d014:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d016:	4b03      	ldr	r3, [pc, #12]	@ (800d024 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d018:	4618      	mov	r0, r3
 800d01a:	370c      	adds	r7, #12
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr
 800d024:	200000f0 	.word	0x200000f0

0800d028 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b082      	sub	sp, #8
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	4603      	mov	r3, r0
 800d030:	6039      	str	r1, [r7, #0]
 800d032:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d034:	79fb      	ldrb	r3, [r7, #7]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d105      	bne.n	800d046 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d03a:	683a      	ldr	r2, [r7, #0]
 800d03c:	4907      	ldr	r1, [pc, #28]	@ (800d05c <USBD_FS_ProductStrDescriptor+0x34>)
 800d03e:	4808      	ldr	r0, [pc, #32]	@ (800d060 <USBD_FS_ProductStrDescriptor+0x38>)
 800d040:	f7ff fdf2 	bl	800cc28 <USBD_GetString>
 800d044:	e004      	b.n	800d050 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d046:	683a      	ldr	r2, [r7, #0]
 800d048:	4904      	ldr	r1, [pc, #16]	@ (800d05c <USBD_FS_ProductStrDescriptor+0x34>)
 800d04a:	4805      	ldr	r0, [pc, #20]	@ (800d060 <USBD_FS_ProductStrDescriptor+0x38>)
 800d04c:	f7ff fdec 	bl	800cc28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d050:	4b02      	ldr	r3, [pc, #8]	@ (800d05c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d052:	4618      	mov	r0, r3
 800d054:	3708      	adds	r7, #8
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
 800d05a:	bf00      	nop
 800d05c:	20004c74 	.word	0x20004c74
 800d060:	0800db3c 	.word	0x0800db3c

0800d064 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	af00      	add	r7, sp, #0
 800d06a:	4603      	mov	r3, r0
 800d06c:	6039      	str	r1, [r7, #0]
 800d06e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d070:	683a      	ldr	r2, [r7, #0]
 800d072:	4904      	ldr	r1, [pc, #16]	@ (800d084 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d074:	4804      	ldr	r0, [pc, #16]	@ (800d088 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d076:	f7ff fdd7 	bl	800cc28 <USBD_GetString>
  return USBD_StrDesc;
 800d07a:	4b02      	ldr	r3, [pc, #8]	@ (800d084 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3708      	adds	r7, #8
 800d080:	46bd      	mov	sp, r7
 800d082:	bd80      	pop	{r7, pc}
 800d084:	20004c74 	.word	0x20004c74
 800d088:	0800db54 	.word	0x0800db54

0800d08c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	4603      	mov	r3, r0
 800d094:	6039      	str	r1, [r7, #0]
 800d096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	221a      	movs	r2, #26
 800d09c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d09e:	f000 f855 	bl	800d14c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d0a2:	4b02      	ldr	r3, [pc, #8]	@ (800d0ac <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3708      	adds	r7, #8
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	200000f4 	.word	0x200000f4

0800d0b0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	6039      	str	r1, [r7, #0]
 800d0ba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d0bc:	79fb      	ldrb	r3, [r7, #7]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d105      	bne.n	800d0ce <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d0c2:	683a      	ldr	r2, [r7, #0]
 800d0c4:	4907      	ldr	r1, [pc, #28]	@ (800d0e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d0c6:	4808      	ldr	r0, [pc, #32]	@ (800d0e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d0c8:	f7ff fdae 	bl	800cc28 <USBD_GetString>
 800d0cc:	e004      	b.n	800d0d8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d0ce:	683a      	ldr	r2, [r7, #0]
 800d0d0:	4904      	ldr	r1, [pc, #16]	@ (800d0e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d0d2:	4805      	ldr	r0, [pc, #20]	@ (800d0e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d0d4:	f7ff fda8 	bl	800cc28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0d8:	4b02      	ldr	r3, [pc, #8]	@ (800d0e4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3708      	adds	r7, #8
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	20004c74 	.word	0x20004c74
 800d0e8:	0800db68 	.word	0x0800db68

0800d0ec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b082      	sub	sp, #8
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	6039      	str	r1, [r7, #0]
 800d0f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d0f8:	79fb      	ldrb	r3, [r7, #7]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d105      	bne.n	800d10a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d0fe:	683a      	ldr	r2, [r7, #0]
 800d100:	4907      	ldr	r1, [pc, #28]	@ (800d120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d102:	4808      	ldr	r0, [pc, #32]	@ (800d124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d104:	f7ff fd90 	bl	800cc28 <USBD_GetString>
 800d108:	e004      	b.n	800d114 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d10a:	683a      	ldr	r2, [r7, #0]
 800d10c:	4904      	ldr	r1, [pc, #16]	@ (800d120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d10e:	4805      	ldr	r0, [pc, #20]	@ (800d124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d110:	f7ff fd8a 	bl	800cc28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d114:	4b02      	ldr	r3, [pc, #8]	@ (800d120 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d116:	4618      	mov	r0, r3
 800d118:	3708      	adds	r7, #8
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	20004c74 	.word	0x20004c74
 800d124:	0800db74 	.word	0x0800db74

0800d128 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	4603      	mov	r3, r0
 800d130:	6039      	str	r1, [r7, #0]
 800d132:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	220c      	movs	r2, #12
 800d138:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d13a:	4b03      	ldr	r3, [pc, #12]	@ (800d148 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	370c      	adds	r7, #12
 800d140:	46bd      	mov	sp, r7
 800d142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d146:	4770      	bx	lr
 800d148:	200000e4 	.word	0x200000e4

0800d14c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b084      	sub	sp, #16
 800d150:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d152:	4b0f      	ldr	r3, [pc, #60]	@ (800d190 <Get_SerialNum+0x44>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d158:	4b0e      	ldr	r3, [pc, #56]	@ (800d194 <Get_SerialNum+0x48>)
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d15e:	4b0e      	ldr	r3, [pc, #56]	@ (800d198 <Get_SerialNum+0x4c>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d164:	68fa      	ldr	r2, [r7, #12]
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4413      	add	r3, r2
 800d16a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d009      	beq.n	800d186 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d172:	2208      	movs	r2, #8
 800d174:	4909      	ldr	r1, [pc, #36]	@ (800d19c <Get_SerialNum+0x50>)
 800d176:	68f8      	ldr	r0, [r7, #12]
 800d178:	f000 f814 	bl	800d1a4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d17c:	2204      	movs	r2, #4
 800d17e:	4908      	ldr	r1, [pc, #32]	@ (800d1a0 <Get_SerialNum+0x54>)
 800d180:	68b8      	ldr	r0, [r7, #8]
 800d182:	f000 f80f 	bl	800d1a4 <IntToUnicode>
  }
}
 800d186:	bf00      	nop
 800d188:	3710      	adds	r7, #16
 800d18a:	46bd      	mov	sp, r7
 800d18c:	bd80      	pop	{r7, pc}
 800d18e:	bf00      	nop
 800d190:	1fff7590 	.word	0x1fff7590
 800d194:	1fff7594 	.word	0x1fff7594
 800d198:	1fff7598 	.word	0x1fff7598
 800d19c:	200000f6 	.word	0x200000f6
 800d1a0:	20000106 	.word	0x20000106

0800d1a4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b087      	sub	sp, #28
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	60f8      	str	r0, [r7, #12]
 800d1ac:	60b9      	str	r1, [r7, #8]
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	75fb      	strb	r3, [r7, #23]
 800d1ba:	e027      	b.n	800d20c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	0f1b      	lsrs	r3, r3, #28
 800d1c0:	2b09      	cmp	r3, #9
 800d1c2:	d80b      	bhi.n	800d1dc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	0f1b      	lsrs	r3, r3, #28
 800d1c8:	b2da      	uxtb	r2, r3
 800d1ca:	7dfb      	ldrb	r3, [r7, #23]
 800d1cc:	005b      	lsls	r3, r3, #1
 800d1ce:	4619      	mov	r1, r3
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	440b      	add	r3, r1
 800d1d4:	3230      	adds	r2, #48	@ 0x30
 800d1d6:	b2d2      	uxtb	r2, r2
 800d1d8:	701a      	strb	r2, [r3, #0]
 800d1da:	e00a      	b.n	800d1f2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	0f1b      	lsrs	r3, r3, #28
 800d1e0:	b2da      	uxtb	r2, r3
 800d1e2:	7dfb      	ldrb	r3, [r7, #23]
 800d1e4:	005b      	lsls	r3, r3, #1
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	440b      	add	r3, r1
 800d1ec:	3237      	adds	r2, #55	@ 0x37
 800d1ee:	b2d2      	uxtb	r2, r2
 800d1f0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	011b      	lsls	r3, r3, #4
 800d1f6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d1f8:	7dfb      	ldrb	r3, [r7, #23]
 800d1fa:	005b      	lsls	r3, r3, #1
 800d1fc:	3301      	adds	r3, #1
 800d1fe:	68ba      	ldr	r2, [r7, #8]
 800d200:	4413      	add	r3, r2
 800d202:	2200      	movs	r2, #0
 800d204:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d206:	7dfb      	ldrb	r3, [r7, #23]
 800d208:	3301      	adds	r3, #1
 800d20a:	75fb      	strb	r3, [r7, #23]
 800d20c:	7dfa      	ldrb	r2, [r7, #23]
 800d20e:	79fb      	ldrb	r3, [r7, #7]
 800d210:	429a      	cmp	r2, r3
 800d212:	d3d3      	bcc.n	800d1bc <IntToUnicode+0x18>
  }
}
 800d214:	bf00      	nop
 800d216:	bf00      	nop
 800d218:	371c      	adds	r7, #28
 800d21a:	46bd      	mov	sp, r7
 800d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d220:	4770      	bx	lr
	...

0800d224 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b0b0      	sub	sp, #192	@ 0xc0
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d22c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d230:	2200      	movs	r2, #0
 800d232:	601a      	str	r2, [r3, #0]
 800d234:	605a      	str	r2, [r3, #4]
 800d236:	609a      	str	r2, [r3, #8]
 800d238:	60da      	str	r2, [r3, #12]
 800d23a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d23c:	f107 0318 	add.w	r3, r7, #24
 800d240:	2294      	movs	r2, #148	@ 0x94
 800d242:	2100      	movs	r1, #0
 800d244:	4618      	mov	r0, r3
 800d246:	f000 fc33 	bl	800dab0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d252:	d174      	bne.n	800d33e <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d254:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d258:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d25a:	2300      	movs	r3, #0
 800d25c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d260:	f107 0318 	add.w	r3, r7, #24
 800d264:	4618      	mov	r0, r3
 800d266:	f7f9 f829 	bl	80062bc <HAL_RCCEx_PeriphCLKConfig>
 800d26a:	4603      	mov	r3, r0
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d001      	beq.n	800d274 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d270:	f7f4 f895 	bl	800139e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d274:	4b34      	ldr	r3, [pc, #208]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d278:	4a33      	ldr	r2, [pc, #204]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d27a:	f043 0301 	orr.w	r3, r3, #1
 800d27e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d280:	4b31      	ldr	r3, [pc, #196]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d284:	f003 0301 	and.w	r3, r3, #1
 800d288:	617b      	str	r3, [r7, #20]
 800d28a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800d28c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800d290:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d294:	2302      	movs	r3, #2
 800d296:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d29a:	2300      	movs	r3, #0
 800d29c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d2a0:	2303      	movs	r3, #3
 800d2a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d2a6:	230a      	movs	r3, #10
 800d2a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d2ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d2b6:	f7f6 fcc1 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800d2ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d2be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800d2ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d2d2:	4619      	mov	r1, r3
 800d2d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d2d8:	f7f6 fcb0 	bl	8003c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d2dc:	4b1a      	ldr	r3, [pc, #104]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d2de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2e0:	4a19      	ldr	r2, [pc, #100]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d2e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d2e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d2e8:	4b17      	ldr	r3, [pc, #92]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d2ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d2f0:	613b      	str	r3, [r7, #16]
 800d2f2:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d2f4:	4b14      	ldr	r3, [pc, #80]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d2f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d114      	bne.n	800d32a <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d300:	4b11      	ldr	r3, [pc, #68]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d304:	4a10      	ldr	r2, [pc, #64]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d30a:	6593      	str	r3, [r2, #88]	@ 0x58
 800d30c:	4b0e      	ldr	r3, [pc, #56]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d30e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d310:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d314:	60fb      	str	r3, [r7, #12]
 800d316:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800d318:	f7f8 f8d8 	bl	80054cc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d31c:	4b0a      	ldr	r3, [pc, #40]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d31e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d320:	4a09      	ldr	r2, [pc, #36]	@ (800d348 <HAL_PCD_MspInit+0x124>)
 800d322:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d326:	6593      	str	r3, [r2, #88]	@ 0x58
 800d328:	e001      	b.n	800d32e <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800d32a:	f7f8 f8cf 	bl	80054cc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d32e:	2200      	movs	r2, #0
 800d330:	2100      	movs	r1, #0
 800d332:	2043      	movs	r0, #67	@ 0x43
 800d334:	f7f6 f8d5 	bl	80034e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d338:	2043      	movs	r0, #67	@ 0x43
 800d33a:	f7f6 f8ee 	bl	800351a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d33e:	bf00      	nop
 800d340:	37c0      	adds	r7, #192	@ 0xc0
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
 800d346:	bf00      	nop
 800d348:	40021000 	.word	0x40021000

0800d34c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b082      	sub	sp, #8
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800d360:	4619      	mov	r1, r3
 800d362:	4610      	mov	r0, r2
 800d364:	f7fe fad3 	bl	800b90e <USBD_LL_SetupStage>
}
 800d368:	bf00      	nop
 800d36a:	3708      	adds	r7, #8
 800d36c:	46bd      	mov	sp, r7
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
 800d378:	460b      	mov	r3, r1
 800d37a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d382:	78fa      	ldrb	r2, [r7, #3]
 800d384:	6879      	ldr	r1, [r7, #4]
 800d386:	4613      	mov	r3, r2
 800d388:	00db      	lsls	r3, r3, #3
 800d38a:	4413      	add	r3, r2
 800d38c:	009b      	lsls	r3, r3, #2
 800d38e:	440b      	add	r3, r1
 800d390:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800d394:	681a      	ldr	r2, [r3, #0]
 800d396:	78fb      	ldrb	r3, [r7, #3]
 800d398:	4619      	mov	r1, r3
 800d39a:	f7fe fb0d 	bl	800b9b8 <USBD_LL_DataOutStage>
}
 800d39e:	bf00      	nop
 800d3a0:	3708      	adds	r7, #8
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b082      	sub	sp, #8
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d3b8:	78fa      	ldrb	r2, [r7, #3]
 800d3ba:	6879      	ldr	r1, [r7, #4]
 800d3bc:	4613      	mov	r3, r2
 800d3be:	00db      	lsls	r3, r3, #3
 800d3c0:	4413      	add	r3, r2
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	440b      	add	r3, r1
 800d3c6:	3348      	adds	r3, #72	@ 0x48
 800d3c8:	681a      	ldr	r2, [r3, #0]
 800d3ca:	78fb      	ldrb	r3, [r7, #3]
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	f7fe fba6 	bl	800bb1e <USBD_LL_DataInStage>
}
 800d3d2:	bf00      	nop
 800d3d4:	3708      	adds	r7, #8
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}

0800d3da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3da:	b580      	push	{r7, lr}
 800d3dc:	b082      	sub	sp, #8
 800d3de:	af00      	add	r7, sp, #0
 800d3e0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7fe fce0 	bl	800bdae <USBD_LL_SOF>
}
 800d3ee:	bf00      	nop
 800d3f0:	3708      	adds	r7, #8
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}

0800d3f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3f6:	b580      	push	{r7, lr}
 800d3f8:	b084      	sub	sp, #16
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d3fe:	2301      	movs	r3, #1
 800d400:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	2b02      	cmp	r3, #2
 800d408:	d001      	beq.n	800d40e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d40a:	f7f3 ffc8 	bl	800139e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d414:	7bfa      	ldrb	r2, [r7, #15]
 800d416:	4611      	mov	r1, r2
 800d418:	4618      	mov	r0, r3
 800d41a:	f7fe fc84 	bl	800bd26 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d424:	4618      	mov	r0, r3
 800d426:	f7fe fc2c 	bl	800bc82 <USBD_LL_Reset>
}
 800d42a:	bf00      	nop
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
	...

0800d434 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b082      	sub	sp, #8
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	6812      	ldr	r2, [r2, #0]
 800d44a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d44e:	f043 0301 	orr.w	r3, r3, #1
 800d452:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d45a:	4618      	mov	r0, r3
 800d45c:	f7fe fc73 	bl	800bd46 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6a1b      	ldr	r3, [r3, #32]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d005      	beq.n	800d474 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d468:	4b04      	ldr	r3, [pc, #16]	@ (800d47c <HAL_PCD_SuspendCallback+0x48>)
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	4a03      	ldr	r2, [pc, #12]	@ (800d47c <HAL_PCD_SuspendCallback+0x48>)
 800d46e:	f043 0306 	orr.w	r3, r3, #6
 800d472:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d474:	bf00      	nop
 800d476:	3708      	adds	r7, #8
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}
 800d47c:	e000ed00 	.word	0xe000ed00

0800d480 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b082      	sub	sp, #8
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	687a      	ldr	r2, [r7, #4]
 800d494:	6812      	ldr	r2, [r2, #0]
 800d496:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d49a:	f023 0301 	bic.w	r3, r3, #1
 800d49e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6a1b      	ldr	r3, [r3, #32]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d007      	beq.n	800d4b8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d4a8:	4b08      	ldr	r3, [pc, #32]	@ (800d4cc <HAL_PCD_ResumeCallback+0x4c>)
 800d4aa:	691b      	ldr	r3, [r3, #16]
 800d4ac:	4a07      	ldr	r2, [pc, #28]	@ (800d4cc <HAL_PCD_ResumeCallback+0x4c>)
 800d4ae:	f023 0306 	bic.w	r3, r3, #6
 800d4b2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d4b4:	f000 faf6 	bl	800daa4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7fe fc5d 	bl	800bd7e <USBD_LL_Resume>
}
 800d4c4:	bf00      	nop
 800d4c6:	3708      	adds	r7, #8
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}
 800d4cc:	e000ed00 	.word	0xe000ed00

0800d4d0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	460b      	mov	r3, r1
 800d4da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d4e2:	78fa      	ldrb	r2, [r7, #3]
 800d4e4:	4611      	mov	r1, r2
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7fe fcb3 	bl	800be52 <USBD_LL_IsoOUTIncomplete>
}
 800d4ec:	bf00      	nop
 800d4ee:	3708      	adds	r7, #8
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}

0800d4f4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b082      	sub	sp, #8
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d506:	78fa      	ldrb	r2, [r7, #3]
 800d508:	4611      	mov	r1, r2
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7fe fc6f 	bl	800bdee <USBD_LL_IsoINIncomplete>
}
 800d510:	bf00      	nop
 800d512:	3708      	adds	r7, #8
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}

0800d518 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b082      	sub	sp, #8
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d526:	4618      	mov	r0, r3
 800d528:	f7fe fcc5 	bl	800beb6 <USBD_LL_DevConnected>
}
 800d52c:	bf00      	nop
 800d52e:	3708      	adds	r7, #8
 800d530:	46bd      	mov	sp, r7
 800d532:	bd80      	pop	{r7, pc}

0800d534 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b082      	sub	sp, #8
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d542:	4618      	mov	r0, r3
 800d544:	f7fe fcc2 	bl	800becc <USBD_LL_DevDisconnected>
}
 800d548:	bf00      	nop
 800d54a:	3708      	adds	r7, #8
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}

0800d550 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b082      	sub	sp, #8
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d13c      	bne.n	800d5da <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d560:	4a20      	ldr	r2, [pc, #128]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	4a1e      	ldr	r2, [pc, #120]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d56c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d570:	4b1c      	ldr	r3, [pc, #112]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d572:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d576:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d578:	4b1a      	ldr	r3, [pc, #104]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d57a:	2206      	movs	r2, #6
 800d57c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d57e:	4b19      	ldr	r3, [pc, #100]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d580:	2202      	movs	r2, #2
 800d582:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d584:	4b17      	ldr	r3, [pc, #92]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d586:	2202      	movs	r2, #2
 800d588:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d58a:	4b16      	ldr	r3, [pc, #88]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d58c:	2200      	movs	r2, #0
 800d58e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d590:	4b14      	ldr	r3, [pc, #80]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d592:	2200      	movs	r2, #0
 800d594:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d596:	4b13      	ldr	r3, [pc, #76]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d598:	2200      	movs	r2, #0
 800d59a:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800d59c:	4b11      	ldr	r3, [pc, #68]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d59e:	2200      	movs	r2, #0
 800d5a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d5a2:	4b10      	ldr	r3, [pc, #64]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d5a8:	4b0e      	ldr	r3, [pc, #56]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d5ae:	480d      	ldr	r0, [pc, #52]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5b0:	f7f6 fd20 	bl	8003ff4 <HAL_PCD_Init>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d001      	beq.n	800d5be <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d5ba:	f7f3 fef0 	bl	800139e <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d5be:	2180      	movs	r1, #128	@ 0x80
 800d5c0:	4808      	ldr	r0, [pc, #32]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5c2:	f7f7 fe8a 	bl	80052da <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d5c6:	2240      	movs	r2, #64	@ 0x40
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	4806      	ldr	r0, [pc, #24]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5cc:	f7f7 fe3e 	bl	800524c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d5d0:	2280      	movs	r2, #128	@ 0x80
 800d5d2:	2101      	movs	r1, #1
 800d5d4:	4803      	ldr	r0, [pc, #12]	@ (800d5e4 <USBD_LL_Init+0x94>)
 800d5d6:	f7f7 fe39 	bl	800524c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d5da:	2300      	movs	r3, #0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3708      	adds	r7, #8
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}
 800d5e4:	20004e74 	.word	0x20004e74

0800d5e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d5fe:	4618      	mov	r0, r3
 800d600:	f7f6 fe1c 	bl	800423c <HAL_PCD_Start>
 800d604:	4603      	mov	r3, r0
 800d606:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d608:	7bbb      	ldrb	r3, [r7, #14]
 800d60a:	2b03      	cmp	r3, #3
 800d60c:	d816      	bhi.n	800d63c <USBD_LL_Start+0x54>
 800d60e:	a201      	add	r2, pc, #4	@ (adr r2, 800d614 <USBD_LL_Start+0x2c>)
 800d610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d614:	0800d625 	.word	0x0800d625
 800d618:	0800d62b 	.word	0x0800d62b
 800d61c:	0800d631 	.word	0x0800d631
 800d620:	0800d637 	.word	0x0800d637
    case HAL_OK :
      usb_status = USBD_OK;
 800d624:	2300      	movs	r3, #0
 800d626:	73fb      	strb	r3, [r7, #15]
    break;
 800d628:	e00b      	b.n	800d642 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d62a:	2303      	movs	r3, #3
 800d62c:	73fb      	strb	r3, [r7, #15]
    break;
 800d62e:	e008      	b.n	800d642 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d630:	2301      	movs	r3, #1
 800d632:	73fb      	strb	r3, [r7, #15]
    break;
 800d634:	e005      	b.n	800d642 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d636:	2303      	movs	r3, #3
 800d638:	73fb      	strb	r3, [r7, #15]
    break;
 800d63a:	e002      	b.n	800d642 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d63c:	2303      	movs	r3, #3
 800d63e:	73fb      	strb	r3, [r7, #15]
    break;
 800d640:	bf00      	nop
  }
  return usb_status;
 800d642:	7bfb      	ldrb	r3, [r7, #15]
}
 800d644:	4618      	mov	r0, r3
 800d646:	3710      	adds	r7, #16
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b084      	sub	sp, #16
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	4608      	mov	r0, r1
 800d656:	4611      	mov	r1, r2
 800d658:	461a      	mov	r2, r3
 800d65a:	4603      	mov	r3, r0
 800d65c:	70fb      	strb	r3, [r7, #3]
 800d65e:	460b      	mov	r3, r1
 800d660:	70bb      	strb	r3, [r7, #2]
 800d662:	4613      	mov	r3, r2
 800d664:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d666:	2300      	movs	r3, #0
 800d668:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d66a:	2300      	movs	r3, #0
 800d66c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d674:	78bb      	ldrb	r3, [r7, #2]
 800d676:	883a      	ldrh	r2, [r7, #0]
 800d678:	78f9      	ldrb	r1, [r7, #3]
 800d67a:	f7f7 fac6 	bl	8004c0a <HAL_PCD_EP_Open>
 800d67e:	4603      	mov	r3, r0
 800d680:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d682:	7bbb      	ldrb	r3, [r7, #14]
 800d684:	2b03      	cmp	r3, #3
 800d686:	d817      	bhi.n	800d6b8 <USBD_LL_OpenEP+0x6c>
 800d688:	a201      	add	r2, pc, #4	@ (adr r2, 800d690 <USBD_LL_OpenEP+0x44>)
 800d68a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d68e:	bf00      	nop
 800d690:	0800d6a1 	.word	0x0800d6a1
 800d694:	0800d6a7 	.word	0x0800d6a7
 800d698:	0800d6ad 	.word	0x0800d6ad
 800d69c:	0800d6b3 	.word	0x0800d6b3
    case HAL_OK :
      usb_status = USBD_OK;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d6a4:	e00b      	b.n	800d6be <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d6a6:	2303      	movs	r3, #3
 800d6a8:	73fb      	strb	r3, [r7, #15]
    break;
 800d6aa:	e008      	b.n	800d6be <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d6b0:	e005      	b.n	800d6be <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d6b2:	2303      	movs	r3, #3
 800d6b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d6b6:	e002      	b.n	800d6be <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d6b8:	2303      	movs	r3, #3
 800d6ba:	73fb      	strb	r3, [r7, #15]
    break;
 800d6bc:	bf00      	nop
  }
  return usb_status;
 800d6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3710      	adds	r7, #16
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b084      	sub	sp, #16
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6d8:	2300      	movs	r3, #0
 800d6da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d6e2:	78fa      	ldrb	r2, [r7, #3]
 800d6e4:	4611      	mov	r1, r2
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7f7 faf7 	bl	8004cda <HAL_PCD_EP_Close>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d6f0:	7bbb      	ldrb	r3, [r7, #14]
 800d6f2:	2b03      	cmp	r3, #3
 800d6f4:	d816      	bhi.n	800d724 <USBD_LL_CloseEP+0x5c>
 800d6f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d6fc <USBD_LL_CloseEP+0x34>)
 800d6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6fc:	0800d70d 	.word	0x0800d70d
 800d700:	0800d713 	.word	0x0800d713
 800d704:	0800d719 	.word	0x0800d719
 800d708:	0800d71f 	.word	0x0800d71f
    case HAL_OK :
      usb_status = USBD_OK;
 800d70c:	2300      	movs	r3, #0
 800d70e:	73fb      	strb	r3, [r7, #15]
    break;
 800d710:	e00b      	b.n	800d72a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d712:	2303      	movs	r3, #3
 800d714:	73fb      	strb	r3, [r7, #15]
    break;
 800d716:	e008      	b.n	800d72a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d718:	2301      	movs	r3, #1
 800d71a:	73fb      	strb	r3, [r7, #15]
    break;
 800d71c:	e005      	b.n	800d72a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d71e:	2303      	movs	r3, #3
 800d720:	73fb      	strb	r3, [r7, #15]
    break;
 800d722:	e002      	b.n	800d72a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d724:	2303      	movs	r3, #3
 800d726:	73fb      	strb	r3, [r7, #15]
    break;
 800d728:	bf00      	nop
  }
  return usb_status;
 800d72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b084      	sub	sp, #16
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	460b      	mov	r3, r1
 800d73e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d740:	2300      	movs	r3, #0
 800d742:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d744:	2300      	movs	r3, #0
 800d746:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d74e:	78fa      	ldrb	r2, [r7, #3]
 800d750:	4611      	mov	r1, r2
 800d752:	4618      	mov	r0, r3
 800d754:	f7f7 fb86 	bl	8004e64 <HAL_PCD_EP_SetStall>
 800d758:	4603      	mov	r3, r0
 800d75a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d75c:	7bbb      	ldrb	r3, [r7, #14]
 800d75e:	2b03      	cmp	r3, #3
 800d760:	d816      	bhi.n	800d790 <USBD_LL_StallEP+0x5c>
 800d762:	a201      	add	r2, pc, #4	@ (adr r2, 800d768 <USBD_LL_StallEP+0x34>)
 800d764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d768:	0800d779 	.word	0x0800d779
 800d76c:	0800d77f 	.word	0x0800d77f
 800d770:	0800d785 	.word	0x0800d785
 800d774:	0800d78b 	.word	0x0800d78b
    case HAL_OK :
      usb_status = USBD_OK;
 800d778:	2300      	movs	r3, #0
 800d77a:	73fb      	strb	r3, [r7, #15]
    break;
 800d77c:	e00b      	b.n	800d796 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d77e:	2303      	movs	r3, #3
 800d780:	73fb      	strb	r3, [r7, #15]
    break;
 800d782:	e008      	b.n	800d796 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d784:	2301      	movs	r3, #1
 800d786:	73fb      	strb	r3, [r7, #15]
    break;
 800d788:	e005      	b.n	800d796 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d78a:	2303      	movs	r3, #3
 800d78c:	73fb      	strb	r3, [r7, #15]
    break;
 800d78e:	e002      	b.n	800d796 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d790:	2303      	movs	r3, #3
 800d792:	73fb      	strb	r3, [r7, #15]
    break;
 800d794:	bf00      	nop
  }
  return usb_status;
 800d796:	7bfb      	ldrb	r3, [r7, #15]
}
 800d798:	4618      	mov	r0, r3
 800d79a:	3710      	adds	r7, #16
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}

0800d7a0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
 800d7a8:	460b      	mov	r3, r1
 800d7aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7ba:	78fa      	ldrb	r2, [r7, #3]
 800d7bc:	4611      	mov	r1, r2
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7f7 fbb2 	bl	8004f28 <HAL_PCD_EP_ClrStall>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d7c8:	7bbb      	ldrb	r3, [r7, #14]
 800d7ca:	2b03      	cmp	r3, #3
 800d7cc:	d816      	bhi.n	800d7fc <USBD_LL_ClearStallEP+0x5c>
 800d7ce:	a201      	add	r2, pc, #4	@ (adr r2, 800d7d4 <USBD_LL_ClearStallEP+0x34>)
 800d7d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7d4:	0800d7e5 	.word	0x0800d7e5
 800d7d8:	0800d7eb 	.word	0x0800d7eb
 800d7dc:	0800d7f1 	.word	0x0800d7f1
 800d7e0:	0800d7f7 	.word	0x0800d7f7
    case HAL_OK :
      usb_status = USBD_OK;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7e8:	e00b      	b.n	800d802 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7ea:	2303      	movs	r3, #3
 800d7ec:	73fb      	strb	r3, [r7, #15]
    break;
 800d7ee:	e008      	b.n	800d802 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7f4:	e005      	b.n	800d802 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7f6:	2303      	movs	r3, #3
 800d7f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d7fa:	e002      	b.n	800d802 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d7fc:	2303      	movs	r3, #3
 800d7fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d800:	bf00      	nop
  }
  return usb_status;
 800d802:	7bfb      	ldrb	r3, [r7, #15]
}
 800d804:	4618      	mov	r0, r3
 800d806:	3710      	adds	r7, #16
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}

0800d80c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b085      	sub	sp, #20
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	460b      	mov	r3, r1
 800d816:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d81e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d820:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d824:	2b00      	cmp	r3, #0
 800d826:	da0b      	bge.n	800d840 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d828:	78fb      	ldrb	r3, [r7, #3]
 800d82a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d82e:	68f9      	ldr	r1, [r7, #12]
 800d830:	4613      	mov	r3, r2
 800d832:	00db      	lsls	r3, r3, #3
 800d834:	4413      	add	r3, r2
 800d836:	009b      	lsls	r3, r3, #2
 800d838:	440b      	add	r3, r1
 800d83a:	333e      	adds	r3, #62	@ 0x3e
 800d83c:	781b      	ldrb	r3, [r3, #0]
 800d83e:	e00b      	b.n	800d858 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d840:	78fb      	ldrb	r3, [r7, #3]
 800d842:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d846:	68f9      	ldr	r1, [r7, #12]
 800d848:	4613      	mov	r3, r2
 800d84a:	00db      	lsls	r3, r3, #3
 800d84c:	4413      	add	r3, r2
 800d84e:	009b      	lsls	r3, r3, #2
 800d850:	440b      	add	r3, r1
 800d852:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800d856:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr

0800d864 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b084      	sub	sp, #16
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
 800d86c:	460b      	mov	r3, r1
 800d86e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d870:	2300      	movs	r3, #0
 800d872:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d874:	2300      	movs	r3, #0
 800d876:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d87e:	78fa      	ldrb	r2, [r7, #3]
 800d880:	4611      	mov	r1, r2
 800d882:	4618      	mov	r0, r3
 800d884:	f7f7 f99c 	bl	8004bc0 <HAL_PCD_SetAddress>
 800d888:	4603      	mov	r3, r0
 800d88a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d88c:	7bbb      	ldrb	r3, [r7, #14]
 800d88e:	2b03      	cmp	r3, #3
 800d890:	d816      	bhi.n	800d8c0 <USBD_LL_SetUSBAddress+0x5c>
 800d892:	a201      	add	r2, pc, #4	@ (adr r2, 800d898 <USBD_LL_SetUSBAddress+0x34>)
 800d894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d898:	0800d8a9 	.word	0x0800d8a9
 800d89c:	0800d8af 	.word	0x0800d8af
 800d8a0:	0800d8b5 	.word	0x0800d8b5
 800d8a4:	0800d8bb 	.word	0x0800d8bb
    case HAL_OK :
      usb_status = USBD_OK;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d8ac:	e00b      	b.n	800d8c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d8ae:	2303      	movs	r3, #3
 800d8b0:	73fb      	strb	r3, [r7, #15]
    break;
 800d8b2:	e008      	b.n	800d8c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	73fb      	strb	r3, [r7, #15]
    break;
 800d8b8:	e005      	b.n	800d8c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	73fb      	strb	r3, [r7, #15]
    break;
 800d8be:	e002      	b.n	800d8c6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d8c0:	2303      	movs	r3, #3
 800d8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800d8c4:	bf00      	nop
  }
  return usb_status;
 800d8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	607a      	str	r2, [r7, #4]
 800d8da:	603b      	str	r3, [r7, #0]
 800d8dc:	460b      	mov	r3, r1
 800d8de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d8ee:	7af9      	ldrb	r1, [r7, #11]
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	687a      	ldr	r2, [r7, #4]
 800d8f4:	f7f7 fa85 	bl	8004e02 <HAL_PCD_EP_Transmit>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800d8fc:	7dbb      	ldrb	r3, [r7, #22]
 800d8fe:	2b03      	cmp	r3, #3
 800d900:	d816      	bhi.n	800d930 <USBD_LL_Transmit+0x60>
 800d902:	a201      	add	r2, pc, #4	@ (adr r2, 800d908 <USBD_LL_Transmit+0x38>)
 800d904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d908:	0800d919 	.word	0x0800d919
 800d90c:	0800d91f 	.word	0x0800d91f
 800d910:	0800d925 	.word	0x0800d925
 800d914:	0800d92b 	.word	0x0800d92b
    case HAL_OK :
      usb_status = USBD_OK;
 800d918:	2300      	movs	r3, #0
 800d91a:	75fb      	strb	r3, [r7, #23]
    break;
 800d91c:	e00b      	b.n	800d936 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d91e:	2303      	movs	r3, #3
 800d920:	75fb      	strb	r3, [r7, #23]
    break;
 800d922:	e008      	b.n	800d936 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d924:	2301      	movs	r3, #1
 800d926:	75fb      	strb	r3, [r7, #23]
    break;
 800d928:	e005      	b.n	800d936 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d92a:	2303      	movs	r3, #3
 800d92c:	75fb      	strb	r3, [r7, #23]
    break;
 800d92e:	e002      	b.n	800d936 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800d930:	2303      	movs	r3, #3
 800d932:	75fb      	strb	r3, [r7, #23]
    break;
 800d934:	bf00      	nop
  }
  return usb_status;
 800d936:	7dfb      	ldrb	r3, [r7, #23]
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3718      	adds	r7, #24
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}

0800d940 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b086      	sub	sp, #24
 800d944:	af00      	add	r7, sp, #0
 800d946:	60f8      	str	r0, [r7, #12]
 800d948:	607a      	str	r2, [r7, #4]
 800d94a:	603b      	str	r3, [r7, #0]
 800d94c:	460b      	mov	r3, r1
 800d94e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d950:	2300      	movs	r3, #0
 800d952:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d954:	2300      	movs	r3, #0
 800d956:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d95e:	7af9      	ldrb	r1, [r7, #11]
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	f7f7 fa03 	bl	8004d6e <HAL_PCD_EP_Receive>
 800d968:	4603      	mov	r3, r0
 800d96a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800d96c:	7dbb      	ldrb	r3, [r7, #22]
 800d96e:	2b03      	cmp	r3, #3
 800d970:	d816      	bhi.n	800d9a0 <USBD_LL_PrepareReceive+0x60>
 800d972:	a201      	add	r2, pc, #4	@ (adr r2, 800d978 <USBD_LL_PrepareReceive+0x38>)
 800d974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d978:	0800d989 	.word	0x0800d989
 800d97c:	0800d98f 	.word	0x0800d98f
 800d980:	0800d995 	.word	0x0800d995
 800d984:	0800d99b 	.word	0x0800d99b
    case HAL_OK :
      usb_status = USBD_OK;
 800d988:	2300      	movs	r3, #0
 800d98a:	75fb      	strb	r3, [r7, #23]
    break;
 800d98c:	e00b      	b.n	800d9a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d98e:	2303      	movs	r3, #3
 800d990:	75fb      	strb	r3, [r7, #23]
    break;
 800d992:	e008      	b.n	800d9a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d994:	2301      	movs	r3, #1
 800d996:	75fb      	strb	r3, [r7, #23]
    break;
 800d998:	e005      	b.n	800d9a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d99a:	2303      	movs	r3, #3
 800d99c:	75fb      	strb	r3, [r7, #23]
    break;
 800d99e:	e002      	b.n	800d9a6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800d9a0:	2303      	movs	r3, #3
 800d9a2:	75fb      	strb	r3, [r7, #23]
    break;
 800d9a4:	bf00      	nop
  }
  return usb_status;
 800d9a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	3718      	adds	r7, #24
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}

0800d9b0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d9c2:	78fa      	ldrb	r2, [r7, #3]
 800d9c4:	4611      	mov	r1, r2
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7f7 fa03 	bl	8004dd2 <HAL_PCD_EP_GetRxCount>
 800d9cc:	4603      	mov	r3, r0
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3708      	adds	r7, #8
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
	...

0800d9d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b082      	sub	sp, #8
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
 800d9e0:	460b      	mov	r3, r1
 800d9e2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d9e4:	78fb      	ldrb	r3, [r7, #3]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d002      	beq.n	800d9f0 <HAL_PCDEx_LPM_Callback+0x18>
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	d01f      	beq.n	800da2e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800d9ee:	e03b      	b.n	800da68 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	6a1b      	ldr	r3, [r3, #32]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d007      	beq.n	800da08 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d9f8:	f000 f854 	bl	800daa4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9fc:	4b1c      	ldr	r3, [pc, #112]	@ (800da70 <HAL_PCDEx_LPM_Callback+0x98>)
 800d9fe:	691b      	ldr	r3, [r3, #16]
 800da00:	4a1b      	ldr	r2, [pc, #108]	@ (800da70 <HAL_PCDEx_LPM_Callback+0x98>)
 800da02:	f023 0306 	bic.w	r3, r3, #6
 800da06:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	6812      	ldr	r2, [r2, #0]
 800da16:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800da1a:	f023 0301 	bic.w	r3, r3, #1
 800da1e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800da26:	4618      	mov	r0, r3
 800da28:	f7fe f9a9 	bl	800bd7e <USBD_LL_Resume>
    break;
 800da2c:	e01c      	b.n	800da68 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	687a      	ldr	r2, [r7, #4]
 800da3a:	6812      	ldr	r2, [r2, #0]
 800da3c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800da40:	f043 0301 	orr.w	r3, r3, #1
 800da44:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800da4c:	4618      	mov	r0, r3
 800da4e:	f7fe f97a 	bl	800bd46 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6a1b      	ldr	r3, [r3, #32]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d005      	beq.n	800da66 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da5a:	4b05      	ldr	r3, [pc, #20]	@ (800da70 <HAL_PCDEx_LPM_Callback+0x98>)
 800da5c:	691b      	ldr	r3, [r3, #16]
 800da5e:	4a04      	ldr	r2, [pc, #16]	@ (800da70 <HAL_PCDEx_LPM_Callback+0x98>)
 800da60:	f043 0306 	orr.w	r3, r3, #6
 800da64:	6113      	str	r3, [r2, #16]
    break;
 800da66:	bf00      	nop
}
 800da68:	bf00      	nop
 800da6a:	3708      	adds	r7, #8
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}
 800da70:	e000ed00 	.word	0xe000ed00

0800da74 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800da74:	b480      	push	{r7}
 800da76:	b083      	sub	sp, #12
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800da7c:	4b03      	ldr	r3, [pc, #12]	@ (800da8c <USBD_static_malloc+0x18>)
}
 800da7e:	4618      	mov	r0, r3
 800da80:	370c      	adds	r7, #12
 800da82:	46bd      	mov	sp, r7
 800da84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da88:	4770      	bx	lr
 800da8a:	bf00      	nop
 800da8c:	20005380 	.word	0x20005380

0800da90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800da90:	b480      	push	{r7}
 800da92:	b083      	sub	sp, #12
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]

}
 800da98:	bf00      	nop
 800da9a:	370c      	adds	r7, #12
 800da9c:	46bd      	mov	sp, r7
 800da9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa2:	4770      	bx	lr

0800daa4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800daa8:	f7f3 fc26 	bl	80012f8 <SystemClock_Config>
}
 800daac:	bf00      	nop
 800daae:	bd80      	pop	{r7, pc}

0800dab0 <memset>:
 800dab0:	4402      	add	r2, r0
 800dab2:	4603      	mov	r3, r0
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d100      	bne.n	800daba <memset+0xa>
 800dab8:	4770      	bx	lr
 800daba:	f803 1b01 	strb.w	r1, [r3], #1
 800dabe:	e7f9      	b.n	800dab4 <memset+0x4>

0800dac0 <__libc_init_array>:
 800dac0:	b570      	push	{r4, r5, r6, lr}
 800dac2:	4d0d      	ldr	r5, [pc, #52]	@ (800daf8 <__libc_init_array+0x38>)
 800dac4:	4c0d      	ldr	r4, [pc, #52]	@ (800dafc <__libc_init_array+0x3c>)
 800dac6:	1b64      	subs	r4, r4, r5
 800dac8:	10a4      	asrs	r4, r4, #2
 800daca:	2600      	movs	r6, #0
 800dacc:	42a6      	cmp	r6, r4
 800dace:	d109      	bne.n	800dae4 <__libc_init_array+0x24>
 800dad0:	4d0b      	ldr	r5, [pc, #44]	@ (800db00 <__libc_init_array+0x40>)
 800dad2:	4c0c      	ldr	r4, [pc, #48]	@ (800db04 <__libc_init_array+0x44>)
 800dad4:	f000 f826 	bl	800db24 <_init>
 800dad8:	1b64      	subs	r4, r4, r5
 800dada:	10a4      	asrs	r4, r4, #2
 800dadc:	2600      	movs	r6, #0
 800dade:	42a6      	cmp	r6, r4
 800dae0:	d105      	bne.n	800daee <__libc_init_array+0x2e>
 800dae2:	bd70      	pop	{r4, r5, r6, pc}
 800dae4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dae8:	4798      	blx	r3
 800daea:	3601      	adds	r6, #1
 800daec:	e7ee      	b.n	800dacc <__libc_init_array+0xc>
 800daee:	f855 3b04 	ldr.w	r3, [r5], #4
 800daf2:	4798      	blx	r3
 800daf4:	3601      	adds	r6, #1
 800daf6:	e7f2      	b.n	800dade <__libc_init_array+0x1e>
 800daf8:	0800dbfc 	.word	0x0800dbfc
 800dafc:	0800dbfc 	.word	0x0800dbfc
 800db00:	0800dbfc 	.word	0x0800dbfc
 800db04:	0800dc00 	.word	0x0800dc00

0800db08 <memcpy>:
 800db08:	440a      	add	r2, r1
 800db0a:	4291      	cmp	r1, r2
 800db0c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800db10:	d100      	bne.n	800db14 <memcpy+0xc>
 800db12:	4770      	bx	lr
 800db14:	b510      	push	{r4, lr}
 800db16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db1e:	4291      	cmp	r1, r2
 800db20:	d1f9      	bne.n	800db16 <memcpy+0xe>
 800db22:	bd10      	pop	{r4, pc}

0800db24 <_init>:
 800db24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db26:	bf00      	nop
 800db28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db2a:	bc08      	pop	{r3}
 800db2c:	469e      	mov	lr, r3
 800db2e:	4770      	bx	lr

0800db30 <_fini>:
 800db30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db32:	bf00      	nop
 800db34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db36:	bc08      	pop	{r3}
 800db38:	469e      	mov	lr, r3
 800db3a:	4770      	bx	lr
