{
  "module_name": "rk3128-cru.h",
  "hash_id": "ce75d1222b57102cc6ec48a8797cbaf33bfbf1420929b9b83ffb6ea6bba687f8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3128-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3128_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3128_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_GPLL\t\t4\n#define ARMCLK\t\t\t5\n#define PLL_GPLL_DIV2\t\t6\n#define PLL_GPLL_DIV3\t\t7\n\n \n#define SCLK_SPI0\t\t65\n#define SCLK_NANDC\t\t67\n#define SCLK_SDMMC\t\t68\n#define SCLK_SDIO\t\t69\n#define SCLK_EMMC\t\t71\n#define SCLK_UART0\t\t77\n#define SCLK_UART1\t\t78\n#define SCLK_UART2\t\t79\n#define SCLK_I2S0\t\t80\n#define SCLK_I2S1\t\t81\n#define SCLK_SPDIF\t\t83\n#define SCLK_TIMER0\t\t85\n#define SCLK_TIMER1\t\t86\n#define SCLK_TIMER2\t\t87\n#define SCLK_TIMER3\t\t88\n#define SCLK_TIMER4\t\t89\n#define SCLK_TIMER5\t\t90\n#define SCLK_SARADC\t\t91\n#define SCLK_I2S_OUT\t\t113\n#define SCLK_SDMMC_DRV\t\t114\n#define SCLK_SDIO_DRV\t\t115\n#define SCLK_EMMC_DRV\t\t117\n#define SCLK_SDMMC_SAMPLE\t118\n#define SCLK_SDIO_SAMPLE\t119\n#define SCLK_EMMC_SAMPLE\t121\n#define SCLK_VOP\t\t122\n#define SCLK_MAC_SRC\t\t124\n#define SCLK_MAC\t\t126\n#define SCLK_MAC_REFOUT\t\t127\n#define SCLK_MAC_REF\t\t128\n#define SCLK_MAC_RX\t\t129\n#define SCLK_MAC_TX\t\t130\n#define SCLK_HEVC_CORE\t\t134\n#define SCLK_RGA\t\t135\n#define SCLK_CRYPTO\t\t138\n#define SCLK_TSP\t\t139\n#define SCLK_OTGPHY0\t\t142\n#define SCLK_OTGPHY1\t\t143\n#define SCLK_DDRC\t\t144\n#define SCLK_PVTM_FUNC\t\t145\n#define SCLK_PVTM_CORE\t\t146\n#define SCLK_PVTM_GPU\t\t147\n#define SCLK_MIPI_24M\t\t148\n#define SCLK_PVTM\t\t149\n#define SCLK_CIF_SRC\t\t150\n#define SCLK_CIF_OUT_SRC\t151\n#define SCLK_CIF_OUT\t\t152\n#define SCLK_SFC\t\t153\n#define SCLK_USB480M\t\t154\n\n \n#define DCLK_VOP\t\t190\n#define DCLK_EBC\t\t191\n\n \n#define ACLK_VIO0\t\t192\n#define ACLK_VIO1\t\t193\n#define ACLK_DMAC\t\t194\n#define ACLK_CPU\t\t195\n#define ACLK_VEPU\t\t196\n#define ACLK_VDPU\t\t197\n#define ACLK_CIF\t\t198\n#define ACLK_IEP\t\t199\n#define ACLK_LCDC0\t\t204\n#define ACLK_RGA\t\t205\n#define ACLK_PERI\t\t210\n#define ACLK_VOP\t\t211\n#define ACLK_GMAC\t\t212\n#define ACLK_GPU\t\t213\n\n \n#define PCLK_SARADC\t\t318\n#define PCLK_WDT\t\t319\n#define PCLK_GPIO0\t\t320\n#define PCLK_GPIO1\t\t321\n#define PCLK_GPIO2\t\t322\n#define PCLK_GPIO3\t\t323\n#define PCLK_VIO_H2P\t\t324\n#define PCLK_MIPI\t\t325\n#define PCLK_EFUSE\t\t326\n#define PCLK_HDMI\t\t327\n#define PCLK_ACODEC\t\t328\n#define PCLK_GRF\t\t329\n#define PCLK_I2C0\t\t332\n#define PCLK_I2C1\t\t333\n#define PCLK_I2C2\t\t334\n#define PCLK_I2C3\t\t335\n#define PCLK_SPI0\t\t338\n#define PCLK_UART0\t\t341\n#define PCLK_UART1\t\t342\n#define PCLK_UART2\t\t343\n#define PCLK_TSADC\t\t344\n#define PCLK_PWM\t\t350\n#define PCLK_TIMER\t\t353\n#define PCLK_CPU\t\t354\n#define PCLK_PERI\t\t363\n#define PCLK_GMAC\t\t367\n#define PCLK_PMU_PRE\t\t368\n#define PCLK_SIM_CARD\t\t369\n\n \n#define HCLK_SPDIF\t\t440\n#define HCLK_GPS\t\t441\n#define HCLK_USBHOST\t\t442\n#define HCLK_I2S_8CH\t\t443\n#define HCLK_I2S_2CH\t\t444\n#define HCLK_VOP\t\t452\n#define HCLK_NANDC\t\t453\n#define HCLK_SDMMC\t\t456\n#define HCLK_SDIO\t\t457\n#define HCLK_EMMC\t\t459\n#define HCLK_CPU\t\t460\n#define HCLK_VEPU\t\t461\n#define HCLK_VDPU\t\t462\n#define HCLK_LCDC0\t\t463\n#define HCLK_EBC\t\t465\n#define HCLK_VIO\t\t466\n#define HCLK_RGA\t\t467\n#define HCLK_IEP\t\t468\n#define HCLK_VIO_H2P\t\t469\n#define HCLK_CIF\t\t470\n#define HCLK_HOST2\t\t473\n#define HCLK_OTG\t\t474\n#define HCLK_TSP\t\t475\n#define HCLK_CRYPTO\t\t476\n#define HCLK_PERI\t\t478\n\n#define CLK_NR_CLKS\t\t(HCLK_PERI + 1)\n\n \n#define SRST_CORE0_PO\t\t0\n#define SRST_CORE1_PO\t\t1\n#define SRST_CORE2_PO\t\t2\n#define SRST_CORE3_PO\t\t3\n#define SRST_CORE0\t\t4\n#define SRST_CORE1\t\t5\n#define SRST_CORE2\t\t6\n#define SRST_CORE3\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE2_DBG\t\t10\n#define SRST_CORE3_DBG\t\t11\n#define SRST_TOPDBG\t\t12\n#define SRST_ACLK_CORE\t\t13\n#define SRST_STRC_SYS_A\t\t14\n#define SRST_L2C\t\t15\n\n#define SRST_CPUSYS_H\t\t18\n#define SRST_AHB2APBSYS_H\t19\n#define SRST_SPDIF\t\t20\n#define SRST_INTMEM\t\t21\n#define SRST_ROM\t\t22\n#define SRST_PERI_NIU\t\t23\n#define SRST_I2S_2CH\t\t24\n#define SRST_I2S_8CH\t\t25\n#define SRST_GPU_PVTM\t\t26\n#define SRST_FUNC_PVTM\t\t27\n#define SRST_CORE_PVTM\t\t29\n#define SRST_EFUSE_P\t\t30\n#define SRST_ACODEC_P\t\t31\n\n#define SRST_GPIO0\t\t32\n#define SRST_GPIO1\t\t33\n#define SRST_GPIO2\t\t34\n#define SRST_GPIO3\t\t35\n#define SRST_MIPIPHY_P\t\t36\n#define SRST_UART0\t\t39\n#define SRST_UART1\t\t40\n#define SRST_UART2\t\t41\n#define SRST_I2C0\t\t43\n#define SRST_I2C1\t\t44\n#define SRST_I2C2\t\t45\n#define SRST_I2C3\t\t46\n#define SRST_SFC\t\t47\n\n#define SRST_PWM\t\t48\n#define SRST_DAP_PO\t\t50\n#define SRST_DAP\t\t51\n#define SRST_DAP_SYS\t\t52\n#define SRST_CRYPTO\t\t53\n#define SRST_GRF\t\t55\n#define SRST_GMAC\t\t56\n#define SRST_PERIPH_SYS_A\t57\n#define SRST_PERIPH_SYS_H\t58\n#define SRST_PERIPH_SYS_P       59\n#define SRST_SMART_CARD\t\t60\n#define SRST_CPU_PERI\t\t61\n#define SRST_EMEM_PERI\t\t62\n#define SRST_USB_PERI\t\t63\n\n#define SRST_DMA\t\t64\n#define SRST_GPS\t\t67\n#define SRST_NANDC\t\t68\n#define SRST_USBOTG0\t\t69\n#define SRST_OTGC0\t\t71\n#define SRST_USBOTG1\t\t72\n#define SRST_OTGC1\t\t74\n#define SRST_DDRMSCH\t\t79\n\n#define SRST_SDMMC\t\t81\n#define SRST_SDIO\t\t82\n#define SRST_EMMC\t\t83\n#define SRST_SPI\t\t84\n#define SRST_WDT\t\t86\n#define SRST_SARADC\t\t87\n#define SRST_DDRPHY\t\t88\n#define SRST_DDRPHY_P\t\t89\n#define SRST_DDRCTRL\t\t90\n#define SRST_DDRCTRL_P\t\t91\n#define SRST_TSP\t\t92\n#define SRST_TSP_CLKIN\t\t93\n#define SRST_HOST0_ECHI\t\t94\n\n#define SRST_HDMI_P\t\t96\n#define SRST_VIO_ARBI_H\t\t97\n#define SRST_VIO0_A\t\t98\n#define SRST_VIO_BUS_H\t\t99\n#define SRST_VOP_A\t\t100\n#define SRST_VOP_H\t\t101\n#define SRST_VOP_D\t\t102\n#define SRST_UTMI0\t\t103\n#define SRST_UTMI1\t\t104\n#define SRST_USBPOR\t\t105\n#define SRST_IEP_A\t\t106\n#define SRST_IEP_H\t\t107\n#define SRST_RGA_A\t\t108\n#define SRST_RGA_H\t\t109\n#define SRST_CIF0\t\t110\n#define SRST_PMU\t\t111\n\n#define SRST_VCODEC_A\t\t112\n#define SRST_VCODEC_H\t\t113\n#define SRST_VIO1_A\t\t114\n#define SRST_HEVC_CORE\t\t115\n#define SRST_VCODEC_NIU_A\t116\n#define SRST_PMU_NIU_P\t\t117\n#define SRST_LCDC0_S\t\t119\n#define SRST_GPU\t\t120\n#define SRST_GPU_NIU_A\t\t122\n#define SRST_EBC_A\t\t123\n#define SRST_EBC_H\t\t124\n\n#define SRST_CORE_DBG\t\t128\n#define SRST_DBG_P\t\t129\n#define SRST_TIMER0\t\t130\n#define SRST_TIMER1\t\t131\n#define SRST_TIMER2\t\t132\n#define SRST_TIMER3\t\t133\n#define SRST_TIMER4\t\t134\n#define SRST_TIMER5\t\t135\n#define SRST_VIO_H2P\t\t136\n#define SRST_VIO_MIPI_DSI\t137\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}