Time resolution is 1 ps
                   0a = 0, b = 0, c = 0
                  15a = 1, b = 0, c = 0
                  30a = 0, b = 1, c = 0
                  45a = 1, b = 1, c = 1
$finish called at time : 60 ns : File "D:/Verilog Projects/project_1/project_1.srcs/sim_1/new/AND_gate_test.v" Line 19
