
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d548  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  0800d604  0800d604  0000e604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8a4  0800d8a4  0000f160  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8a4  0800d8a4  0000e8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8ac  0800d8ac  0000f160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8ac  0800d8ac  0000e8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8b0  0800d8b0  0000e8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800d8b4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e9c  20000160  0800da14  0000f160  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  20001ffc  0800da14  0000fffc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022e8b  00000000  00000000  0000f188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c18  00000000  00000000  00032013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e28  00000000  00000000  00036c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001777  00000000  00000000  00038a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020ff3  00000000  00000000  0003a1cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000273ab  00000000  00000000  0005b1c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cddf0  00000000  00000000  0008256d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015035d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075e8  00000000  00000000  001503a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00157988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000160 	.word	0x20000160
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d5ec 	.word	0x0800d5ec

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000164 	.word	0x20000164
 8000100:	0800d5ec 	.word	0x0800d5ec

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000634:	f000 ff94 	bl	8001560 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000638:	f000 f82e 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 fb14 	bl	8000c68 <MX_GPIO_Init>
  MX_DMA_Init();
 8000640:	f000 faf4 	bl	8000c2c <MX_DMA_Init>
  MX_FDCAN1_Init();
 8000644:	f000 f878 	bl	8000738 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000648:	f000 f8be 	bl	80007c8 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 800064c:	f000 fa6c 	bl	8000b28 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000650:	f000 f958 	bl	8000904 <MX_TIM2_Init>
  MX_SPI2_Init();
 8000654:	f000 f918 	bl	8000888 <MX_SPI2_Init>
  MX_TIM4_Init();
 8000658:	f000 f9d2 	bl	8000a00 <MX_TIM4_Init>
  MX_USART4_UART_Init();
 800065c:	f000 fab2 	bl	8000bc4 <MX_USART4_UART_Init>
  MX_IWDG_Init();
 8000660:	f000 f8f2 	bl	8000848 <MX_IWDG_Init>
  MX_USB_Device_Init();
 8000664:	f00b fa56 	bl	800bb14 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */


	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000668:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <main+0x60>)
 800066a:	2104      	movs	r1, #4
 800066c:	0018      	movs	r0, r3
 800066e:	f004 ff0f 	bl	8005490 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000672:	4b07      	ldr	r3, [pc, #28]	@ (8000690 <main+0x60>)
 8000674:	2108      	movs	r1, #8
 8000676:	0018      	movs	r0, r3
 8000678:	f004 ff0a 	bl	8005490 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800067c:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <main+0x60>)
 800067e:	210c      	movs	r1, #12
 8000680:	0018      	movs	r0, r3
 8000682:	f004 ff05 	bl	8005490 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_IWDG_Refresh(&hiwdg);
 8000686:	4b03      	ldr	r3, [pc, #12]	@ (8000694 <main+0x64>)
 8000688:	0018      	movs	r0, r3
 800068a:	f002 f875 	bl	8002778 <HAL_IWDG_Refresh>
 800068e:	e7fa      	b.n	8000686 <main+0x56>
 8000690:	200002f4 	.word	0x200002f4
 8000694:	20000234 	.word	0x20000234

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b590      	push	{r4, r7, lr}
 800069a:	b095      	sub	sp, #84	@ 0x54
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	2414      	movs	r4, #20
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	0018      	movs	r0, r3
 80006a4:	233c      	movs	r3, #60	@ 0x3c
 80006a6:	001a      	movs	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	f00c f927 	bl	800c8fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	0018      	movs	r0, r3
 80006b2:	2310      	movs	r3, #16
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f00c f920 	bl	800c8fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006bc:	2380      	movs	r3, #128	@ 0x80
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f003 fde3 	bl	800428c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	222a      	movs	r2, #42	@ 0x2a
 80006ca:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	0052      	lsls	r2, r2, #1
 80006d2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2280      	movs	r2, #128	@ 0x80
 80006d8:	03d2      	lsls	r2, r2, #15
 80006da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006dc:	0021      	movs	r1, r4
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	2240      	movs	r2, #64	@ 0x40
 80006e8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	2201      	movs	r2, #1
 80006ee:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2200      	movs	r2, #0
 80006f4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	0018      	movs	r0, r3
 80006fa:	f003 fe13 	bl	8004324 <HAL_RCC_OscConfig>
 80006fe:	1e03      	subs	r3, r0, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000702:	f000 fb51 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2207      	movs	r2, #7
 800070a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2200      	movs	r2, #0
 8000710:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2100      	movs	r1, #0
 8000722:	0018      	movs	r0, r3
 8000724:	f004 f95e 	bl	80049e4 <HAL_RCC_ClockConfig>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800072c:	f000 fb3c 	bl	8000da8 <Error_Handler>
  }
}
 8000730:	46c0      	nop			@ (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	b015      	add	sp, #84	@ 0x54
 8000736:	bd90      	pop	{r4, r7, pc}

08000738 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800073c:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800073e:	4a21      	ldr	r2, [pc, #132]	@ (80007c4 <MX_FDCAN1_Init+0x8c>)
 8000740:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000742:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000744:	2200      	movs	r2, #0
 8000746:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000748:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800074e:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000750:	2200      	movs	r2, #0
 8000752:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000754:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000756:	2200      	movs	r2, #0
 8000758:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800075a:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800075c:	2200      	movs	r2, #0
 800075e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000760:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000762:	2200      	movs	r2, #0
 8000764:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000766:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000768:	2210      	movs	r2, #16
 800076a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800076e:	2201      	movs	r2, #1
 8000770:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000772:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000774:	2202      	movs	r2, #2
 8000776:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800077a:	2202      	movs	r2, #2
 800077c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000780:	2201      	movs	r2, #1
 8000782:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000784:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000786:	2201      	movs	r2, #1
 8000788:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800078a:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800078c:	2201      	movs	r2, #1
 800078e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000790:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000792:	2201      	movs	r2, #1
 8000794:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000796:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 8000798:	2200      	movs	r2, #0
 800079a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 800079e:	2200      	movs	r2, #0
 80007a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <MX_FDCAN1_Init+0x88>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f001 faf8 	bl	8001da0 <HAL_FDCAN_Init>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d001      	beq.n	80007b8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80007b4:	f000 faf8 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007b8:	46c0      	nop			@ (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	2000017c 	.word	0x2000017c
 80007c4:	40006400 	.word	0x40006400

080007c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007cc:	4b1b      	ldr	r3, [pc, #108]	@ (800083c <MX_I2C2_Init+0x74>)
 80007ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000840 <MX_I2C2_Init+0x78>)
 80007d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_I2C2_Init+0x74>)
 80007d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000844 <MX_I2C2_Init+0x7c>)
 80007d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007d8:	4b18      	ldr	r3, [pc, #96]	@ (800083c <MX_I2C2_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007de:	4b17      	ldr	r3, [pc, #92]	@ (800083c <MX_I2C2_Init+0x74>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e4:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_I2C2_Init+0x74>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007ea:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_I2C2_Init+0x74>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_I2C2_Init+0x74>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_I2C2_Init+0x74>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007fc:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_I2C2_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_I2C2_Init+0x74>)
 8000804:	0018      	movs	r0, r3
 8000806:	f001 fe27 	bl	8002458 <HAL_I2C_Init>
 800080a:	1e03      	subs	r3, r0, #0
 800080c:	d001      	beq.n	8000812 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800080e:	f000 facb 	bl	8000da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000812:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <MX_I2C2_Init+0x74>)
 8000814:	2100      	movs	r1, #0
 8000816:	0018      	movs	r0, r3
 8000818:	f001 fec4 	bl	80025a4 <HAL_I2CEx_ConfigAnalogFilter>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000820:	f000 fac2 	bl	8000da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000824:	4b05      	ldr	r3, [pc, #20]	@ (800083c <MX_I2C2_Init+0x74>)
 8000826:	2100      	movs	r1, #0
 8000828:	0018      	movs	r0, r3
 800082a:	f001 ff07 	bl	800263c <HAL_I2CEx_ConfigDigitalFilter>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000832:	f000 fab9 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200001e0 	.word	0x200001e0
 8000840:	40005800 	.word	0x40005800
 8000844:	00303d5b 	.word	0x00303d5b

08000848 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800084c:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <MX_IWDG_Init+0x34>)
 800084e:	4a0c      	ldr	r2, [pc, #48]	@ (8000880 <MX_IWDG_Init+0x38>)
 8000850:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000852:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <MX_IWDG_Init+0x34>)
 8000854:	2206      	movs	r2, #6
 8000856:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000858:	4b08      	ldr	r3, [pc, #32]	@ (800087c <MX_IWDG_Init+0x34>)
 800085a:	4a0a      	ldr	r2, [pc, #40]	@ (8000884 <MX_IWDG_Init+0x3c>)
 800085c:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 125;
 800085e:	4b07      	ldr	r3, [pc, #28]	@ (800087c <MX_IWDG_Init+0x34>)
 8000860:	227d      	movs	r2, #125	@ 0x7d
 8000862:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <MX_IWDG_Init+0x34>)
 8000866:	0018      	movs	r0, r3
 8000868:	f001 ff34 	bl	80026d4 <HAL_IWDG_Init>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d001      	beq.n	8000874 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8000870:	f000 fa9a 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000874:	46c0      	nop			@ (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	20000234 	.word	0x20000234
 8000880:	40003000 	.word	0x40003000
 8000884:	00000fff 	.word	0x00000fff

08000888 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800088c:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <MX_SPI2_Init+0x74>)
 800088e:	4a1c      	ldr	r2, [pc, #112]	@ (8000900 <MX_SPI2_Init+0x78>)
 8000890:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000892:	4b1a      	ldr	r3, [pc, #104]	@ (80008fc <MX_SPI2_Init+0x74>)
 8000894:	2282      	movs	r2, #130	@ 0x82
 8000896:	0052      	lsls	r2, r2, #1
 8000898:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800089a:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <MX_SPI2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008a0:	4b16      	ldr	r3, [pc, #88]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008a2:	22e0      	movs	r2, #224	@ 0xe0
 80008a4:	00d2      	lsls	r2, r2, #3
 80008a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a8:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008b6:	2280      	movs	r2, #128	@ 0x80
 80008b8:	02d2      	lsls	r2, r2, #11
 80008ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008d6:	2207      	movs	r2, #7
 80008d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008e2:	2208      	movs	r2, #8
 80008e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008e6:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <MX_SPI2_Init+0x74>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f004 fc61 	bl	80051b0 <HAL_SPI_Init>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d001      	beq.n	80008f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80008f2:	f000 fa59 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000244 	.word	0x20000244
 8000900:	40003800 	.word	0x40003800

08000904 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08e      	sub	sp, #56	@ 0x38
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090a:	2328      	movs	r3, #40	@ 0x28
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	0018      	movs	r0, r3
 8000910:	2310      	movs	r3, #16
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f00b fff1 	bl	800c8fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091a:	231c      	movs	r3, #28
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	0018      	movs	r0, r3
 8000920:	230c      	movs	r3, #12
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f00b ffe9 	bl	800c8fc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092a:	003b      	movs	r3, r7
 800092c:	0018      	movs	r0, r3
 800092e:	231c      	movs	r3, #28
 8000930:	001a      	movs	r2, r3
 8000932:	2100      	movs	r1, #0
 8000934:	f00b ffe2 	bl	800c8fc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000938:	4b30      	ldr	r3, [pc, #192]	@ (80009fc <MX_TIM2_Init+0xf8>)
 800093a:	2280      	movs	r2, #128	@ 0x80
 800093c:	05d2      	lsls	r2, r2, #23
 800093e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8000940:	4b2e      	ldr	r3, [pc, #184]	@ (80009fc <MX_TIM2_Init+0xf8>)
 8000942:	2203      	movs	r2, #3
 8000944:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000946:	4b2d      	ldr	r3, [pc, #180]	@ (80009fc <MX_TIM2_Init+0xf8>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800094c:	4b2b      	ldr	r3, [pc, #172]	@ (80009fc <MX_TIM2_Init+0xf8>)
 800094e:	2209      	movs	r2, #9
 8000950:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000952:	4b2a      	ldr	r3, [pc, #168]	@ (80009fc <MX_TIM2_Init+0xf8>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000958:	4b28      	ldr	r3, [pc, #160]	@ (80009fc <MX_TIM2_Init+0xf8>)
 800095a:	2200      	movs	r2, #0
 800095c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800095e:	4b27      	ldr	r3, [pc, #156]	@ (80009fc <MX_TIM2_Init+0xf8>)
 8000960:	0018      	movs	r0, r3
 8000962:	f004 fcdd 	bl	8005320 <HAL_TIM_Base_Init>
 8000966:	1e03      	subs	r3, r0, #0
 8000968:	d001      	beq.n	800096e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800096a:	f000 fa1d 	bl	8000da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800096e:	2128      	movs	r1, #40	@ 0x28
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2280      	movs	r2, #128	@ 0x80
 8000974:	0152      	lsls	r2, r2, #5
 8000976:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000978:	187a      	adds	r2, r7, r1
 800097a:	4b20      	ldr	r3, [pc, #128]	@ (80009fc <MX_TIM2_Init+0xf8>)
 800097c:	0011      	movs	r1, r2
 800097e:	0018      	movs	r0, r3
 8000980:	f004 ff76 	bl	8005870 <HAL_TIM_ConfigClockSource>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d001      	beq.n	800098c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000988:	f000 fa0e 	bl	8000da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800098c:	4b1b      	ldr	r3, [pc, #108]	@ (80009fc <MX_TIM2_Init+0xf8>)
 800098e:	0018      	movs	r0, r3
 8000990:	f004 fd1e 	bl	80053d0 <HAL_TIM_PWM_Init>
 8000994:	1e03      	subs	r3, r0, #0
 8000996:	d001      	beq.n	800099c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000998:	f000 fa06 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800099c:	211c      	movs	r1, #28
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009aa:	187a      	adds	r2, r7, r1
 80009ac:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <MX_TIM2_Init+0xf8>)
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f005 fc4f 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80009ba:	f000 f9f5 	bl	8000da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009be:	003b      	movs	r3, r7
 80009c0:	2260      	movs	r2, #96	@ 0x60
 80009c2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5;
 80009c4:	003b      	movs	r3, r7
 80009c6:	2205      	movs	r2, #5
 80009c8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ca:	003b      	movs	r3, r7
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009d0:	003b      	movs	r3, r7
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009d6:	0039      	movs	r1, r7
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <MX_TIM2_Init+0xf8>)
 80009da:	2204      	movs	r2, #4
 80009dc:	0018      	movs	r0, r3
 80009de:	f004 fe47 	bl	8005670 <HAL_TIM_PWM_ConfigChannel>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80009e6:	f000 f9df 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009ea:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <MX_TIM2_Init+0xf8>)
 80009ec:	0018      	movs	r0, r3
 80009ee:	f000 fb75 	bl	80010dc <HAL_TIM_MspPostInit>

}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b00e      	add	sp, #56	@ 0x38
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	200002a8 	.word	0x200002a8

08000a00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	@ 0x38
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	2328      	movs	r3, #40	@ 0x28
 8000a08:	18fb      	adds	r3, r7, r3
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	2310      	movs	r3, #16
 8000a0e:	001a      	movs	r2, r3
 8000a10:	2100      	movs	r1, #0
 8000a12:	f00b ff73 	bl	800c8fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a16:	231c      	movs	r3, #28
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	001a      	movs	r2, r3
 8000a20:	2100      	movs	r1, #0
 8000a22:	f00b ff6b 	bl	800c8fc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a26:	003b      	movs	r3, r7
 8000a28:	0018      	movs	r0, r3
 8000a2a:	231c      	movs	r3, #28
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f00b ff64 	bl	800c8fc <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a34:	4b39      	ldr	r3, [pc, #228]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a36:	4a3a      	ldr	r2, [pc, #232]	@ (8000b20 <MX_TIM4_Init+0x120>)
 8000a38:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8000a3a:	4b38      	ldr	r3, [pc, #224]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a3c:	2203      	movs	r2, #3
 8000a3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a40:	4b36      	ldr	r3, [pc, #216]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7999;
 8000a46:	4b35      	ldr	r3, [pc, #212]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a48:	4a36      	ldr	r2, [pc, #216]	@ (8000b24 <MX_TIM4_Init+0x124>)
 8000a4a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4c:	4b33      	ldr	r3, [pc, #204]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a52:	4b32      	ldr	r3, [pc, #200]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a58:	4b30      	ldr	r3, [pc, #192]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f004 fc60 	bl	8005320 <HAL_TIM_Base_Init>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000a64:	f000 f9a0 	bl	8000da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a68:	2128      	movs	r1, #40	@ 0x28
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2280      	movs	r2, #128	@ 0x80
 8000a6e:	0152      	lsls	r2, r2, #5
 8000a70:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a72:	187a      	adds	r2, r7, r1
 8000a74:	4b29      	ldr	r3, [pc, #164]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f004 fef9 	bl	8005870 <HAL_TIM_ConfigClockSource>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d001      	beq.n	8000a86 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8000a82:	f000 f991 	bl	8000da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000a86:	4b25      	ldr	r3, [pc, #148]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f004 fca1 	bl	80053d0 <HAL_TIM_PWM_Init>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8000a92:	f000 f989 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a96:	211c      	movs	r1, #28
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000aa4:	187a      	adds	r2, r7, r1
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000aa8:	0011      	movs	r1, r2
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f005 fbd2 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab0:	1e03      	subs	r3, r0, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8000ab4:	f000 f978 	bl	8000da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ab8:	003b      	movs	r3, r7
 8000aba:	2260      	movs	r2, #96	@ 0x60
 8000abc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1;
 8000abe:	003b      	movs	r3, r7
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ac4:	003b      	movs	r3, r7
 8000ac6:	2202      	movs	r2, #2
 8000ac8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aca:	003b      	movs	r3, r7
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ad0:	0039      	movs	r1, r7
 8000ad2:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f004 fdca 	bl	8005670 <HAL_TIM_PWM_ConfigChannel>
 8000adc:	1e03      	subs	r3, r0, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_TIM4_Init+0xe4>
  {
    Error_Handler();
 8000ae0:	f000 f962 	bl	8000da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ae4:	0039      	movs	r1, r7
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000ae8:	2208      	movs	r2, #8
 8000aea:	0018      	movs	r0, r3
 8000aec:	f004 fdc0 	bl	8005670 <HAL_TIM_PWM_ConfigChannel>
 8000af0:	1e03      	subs	r3, r0, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 8000af4:	f000 f958 	bl	8000da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000af8:	0039      	movs	r1, r7
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000afc:	220c      	movs	r2, #12
 8000afe:	0018      	movs	r0, r3
 8000b00:	f004 fdb6 	bl	8005670 <HAL_TIM_PWM_ConfigChannel>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM4_Init+0x10c>
  {
    Error_Handler();
 8000b08:	f000 f94e 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <MX_TIM4_Init+0x11c>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 fae4 	bl	80010dc <HAL_TIM_MspPostInit>

}
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b00e      	add	sp, #56	@ 0x38
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200002f4 	.word	0x200002f4
 8000b20:	40000800 	.word	0x40000800
 8000b24:	00001f3f 	.word	0x00001f3f

08000b28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b2c:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b2e:	4a24      	ldr	r2, [pc, #144]	@ (8000bc0 <MX_USART2_UART_Init+0x98>)
 8000b30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b32:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b34:	22e1      	movs	r2, #225	@ 0xe1
 8000b36:	0252      	lsls	r2, r2, #9
 8000b38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b3a:	4b20      	ldr	r3, [pc, #128]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b40:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b46:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b4e:	220c      	movs	r2, #12
 8000b50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b72:	0018      	movs	r0, r3
 8000b74:	f005 fbe4 	bl	8006340 <HAL_UART_Init>
 8000b78:	1e03      	subs	r3, r0, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b7c:	f000 f914 	bl	8000da8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b80:	4b0e      	ldr	r3, [pc, #56]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b82:	2100      	movs	r1, #0
 8000b84:	0018      	movs	r0, r3
 8000b86:	f006 fd93 	bl	80076b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b8e:	f000 f90b 	bl	8000da8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b92:	4b0a      	ldr	r3, [pc, #40]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000b94:	2100      	movs	r1, #0
 8000b96:	0018      	movs	r0, r3
 8000b98:	f006 fdca 	bl	8007730 <HAL_UARTEx_SetRxFifoThreshold>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ba0:	f000 f902 	bl	8000da8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ba4:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <MX_USART2_UART_Init+0x94>)
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f006 fd48 	bl	800763c <HAL_UARTEx_DisableFifoMode>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000bb0:	f000 f8fa 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bb4:	46c0      	nop			@ (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	20000340 	.word	0x20000340
 8000bc0:	40004400 	.word	0x40004400

08000bc4 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000bc8:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bca:	4a17      	ldr	r2, [pc, #92]	@ (8000c28 <MX_USART4_UART_Init+0x64>)
 8000bcc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000bce:	4b15      	ldr	r3, [pc, #84]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bd0:	22e1      	movs	r2, #225	@ 0xe1
 8000bd2:	0252      	lsls	r2, r2, #9
 8000bd4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000be2:	4b10      	ldr	r3, [pc, #64]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000be8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bea:	220c      	movs	r2, #12
 8000bec:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bee:	4b0d      	ldr	r3, [pc, #52]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c00:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c06:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c0c:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <MX_USART4_UART_Init+0x60>)
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f005 fb96 	bl	8006340 <HAL_UART_Init>
 8000c14:	1e03      	subs	r3, r0, #0
 8000c16:	d001      	beq.n	8000c1c <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8000c18:	f000 f8c6 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	200003d4 	.word	0x200003d4
 8000c28:	40004c00 	.word	0x40004c00

08000c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c32:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <MX_DMA_Init+0x38>)
 8000c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c36:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <MX_DMA_Init+0x38>)
 8000c38:	2101      	movs	r1, #1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <MX_DMA_Init+0x38>)
 8000c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c42:	2201      	movs	r2, #1
 8000c44:	4013      	ands	r3, r2
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	200a      	movs	r0, #10
 8000c50:	f000 fdce 	bl	80017f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c54:	200a      	movs	r0, #10
 8000c56:	f000 fde0 	bl	800181a <HAL_NVIC_EnableIRQ>

}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	b002      	add	sp, #8
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	46c0      	nop			@ (mov r8, r8)
 8000c64:	40021000 	.word	0x40021000

08000c68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b089      	sub	sp, #36	@ 0x24
 8000c6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6e:	240c      	movs	r4, #12
 8000c70:	193b      	adds	r3, r7, r4
 8000c72:	0018      	movs	r0, r3
 8000c74:	2314      	movs	r3, #20
 8000c76:	001a      	movs	r2, r3
 8000c78:	2100      	movs	r1, #0
 8000c7a:	f00b fe3f 	bl	800c8fc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	4b28      	ldr	r3, [pc, #160]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000c80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c82:	4b27      	ldr	r3, [pc, #156]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000c84:	2101      	movs	r1, #1
 8000c86:	430a      	orrs	r2, r1
 8000c88:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c8a:	4b25      	ldr	r3, [pc, #148]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c8e:	2201      	movs	r2, #1
 8000c90:	4013      	ands	r3, r2
 8000c92:	60bb      	str	r3, [r7, #8]
 8000c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c96:	4b22      	ldr	r3, [pc, #136]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000c98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c9a:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000c9c:	2102      	movs	r1, #2
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	4013      	ands	r3, r2
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000cb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000cb4:	2108      	movs	r1, #8
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cba:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <MX_GPIO_Init+0xb8>)
 8000cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cbe:	2208      	movs	r2, #8
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin|CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 8000cc6:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <MX_GPIO_Init+0xbc>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2112      	movs	r1, #18
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f001 fba5 	bl	800241c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
  GPIO_InitStruct.Pin = BLE_RESET_Pin|CAN_PWR_EN_Pin;
 8000cd2:	193b      	adds	r3, r7, r4
 8000cd4:	2212      	movs	r2, #18
 8000cd6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	193b      	adds	r3, r7, r4
 8000cda:	2201      	movs	r2, #1
 8000cdc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	193b      	adds	r3, r7, r4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cea:	193b      	adds	r3, r7, r4
 8000cec:	4a0d      	ldr	r2, [pc, #52]	@ (8000d24 <MX_GPIO_Init+0xbc>)
 8000cee:	0019      	movs	r1, r3
 8000cf0:	0010      	movs	r0, r2
 8000cf2:	f001 fa27 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_SPI_IRQ_Pin USR_BTN_Pin */
  GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin|USR_BTN_Pin;
 8000cf6:	0021      	movs	r1, r4
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	22c0      	movs	r2, #192	@ 0xc0
 8000cfc:	01d2      	lsls	r2, r2, #7
 8000cfe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	2200      	movs	r2, #0
 8000d04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <MX_GPIO_Init+0xbc>)
 8000d10:	0019      	movs	r1, r3
 8000d12:	0010      	movs	r0, r2
 8000d14:	f001 fa16 	bl	8002144 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d18:	46c0      	nop			@ (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b009      	add	sp, #36	@ 0x24
 8000d1e:	bd90      	pop	{r4, r7, pc}
 8000d20:	40021000 	.word	0x40021000
 8000d24:	50000400 	.word	0x50000400

08000d28 <breathe_LED>:

/* USER CODE BEGIN 4 */
void breathe_LED(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	if(LED_direction == 1) //counting up
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <breathe_LED+0x74>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d106      	bne.n	8000d42 <breathe_LED+0x1a>
	{
		LED_duty++;
 8000d34:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <breathe_LED+0x78>)
 8000d36:	881b      	ldrh	r3, [r3, #0]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <breathe_LED+0x78>)
 8000d3e:	801a      	strh	r2, [r3, #0]
 8000d40:	e009      	b.n	8000d56 <breathe_LED+0x2e>
	}
	else if (LED_direction == 0)//counting down
 8000d42:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <breathe_LED+0x74>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d105      	bne.n	8000d56 <breathe_LED+0x2e>
	{
		LED_duty--;
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <breathe_LED+0x78>)
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <breathe_LED+0x78>)
 8000d54:	801a      	strh	r2, [r3, #0]
	}

	if(LED_duty == 800)
 8000d56:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <breathe_LED+0x78>)
 8000d58:	881a      	ldrh	r2, [r3, #0]
 8000d5a:	23c8      	movs	r3, #200	@ 0xc8
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d103      	bne.n	8000d6a <breathe_LED+0x42>
	{
		LED_direction = 0;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <breathe_LED+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	e006      	b.n	8000d78 <breathe_LED+0x50>
	}
	else if (LED_duty == 1)
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <breathe_LED+0x78>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d102      	bne.n	8000d78 <breathe_LED+0x50>
	{
		LED_direction = 1;
 8000d72:	4b0a      	ldr	r3, [pc, #40]	@ (8000d9c <breathe_LED+0x74>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,LED_duty);
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <breathe_LED+0x78>)
 8000d7a:	881a      	ldrh	r2, [r3, #0]
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <breathe_LED+0x7c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,LED_duty);
 8000d82:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <breathe_LED+0x78>)
 8000d84:	881a      	ldrh	r2, [r3, #0]
 8000d86:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <breathe_LED+0x7c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_4,LED_duty);
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <breathe_LED+0x78>)
 8000d8e:	881a      	ldrh	r2, [r3, #0]
 8000d90:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <breathe_LED+0x7c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000002 	.word	0x20000002
 8000da0:	20000000 	.word	0x20000000
 8000da4:	200002f4 	.word	0x200002f4

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	e7fd      	b.n	8000db0 <Error_Handler+0x8>

08000db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4013      	ands	r3, r2
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dd8:	2180      	movs	r1, #128	@ 0x80
 8000dda:	0549      	lsls	r1, r1, #21
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000de2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000de4:	2380      	movs	r3, #128	@ 0x80
 8000de6:	055b      	lsls	r3, r3, #21
 8000de8:	4013      	ands	r3, r2
 8000dea:	603b      	str	r3, [r7, #0]
 8000dec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000dee:	23c0      	movs	r3, #192	@ 0xc0
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	0018      	movs	r0, r3
 8000df4:	f000 fc3a 	bl	800166c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b002      	add	sp, #8
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40021000 	.word	0x40021000

08000e04 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000e04:	b590      	push	{r4, r7, lr}
 8000e06:	b09d      	sub	sp, #116	@ 0x74
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	235c      	movs	r3, #92	@ 0x5c
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	0018      	movs	r0, r3
 8000e12:	2314      	movs	r3, #20
 8000e14:	001a      	movs	r2, r3
 8000e16:	2100      	movs	r1, #0
 8000e18:	f00b fd70 	bl	800c8fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e1c:	2410      	movs	r4, #16
 8000e1e:	193b      	adds	r3, r7, r4
 8000e20:	0018      	movs	r0, r3
 8000e22:	234c      	movs	r3, #76	@ 0x4c
 8000e24:	001a      	movs	r2, r3
 8000e26:	2100      	movs	r1, #0
 8000e28:	f00b fd68 	bl	800c8fc <memset>
  if(hfdcan->Instance==FDCAN1)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a22      	ldr	r2, [pc, #136]	@ (8000ebc <HAL_FDCAN_MspInit+0xb8>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d13e      	bne.n	8000eb4 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e36:	193b      	adds	r3, r7, r4
 8000e38:	2280      	movs	r2, #128	@ 0x80
 8000e3a:	0492      	lsls	r2, r2, #18
 8000e3c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000e3e:	193b      	adds	r3, r7, r4
 8000e40:	2200      	movs	r2, #0
 8000e42:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e44:	193b      	adds	r3, r7, r4
 8000e46:	0018      	movs	r0, r3
 8000e48:	f003 ff76 	bl	8004d38 <HAL_RCCEx_PeriphCLKConfig>
 8000e4c:	1e03      	subs	r3, r0, #0
 8000e4e:	d001      	beq.n	8000e54 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000e50:	f7ff ffaa 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e58:	4b19      	ldr	r3, [pc, #100]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e5a:	2180      	movs	r1, #128	@ 0x80
 8000e5c:	0149      	lsls	r1, r1, #5
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e62:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e66:	2380      	movs	r3, #128	@ 0x80
 8000e68:	015b      	lsls	r3, r3, #5
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e70:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e76:	2108      	movs	r1, #8
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <HAL_FDCAN_MspInit+0xbc>)
 8000e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e80:	2208      	movs	r2, #8
 8000e82:	4013      	ands	r3, r2
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e88:	215c      	movs	r1, #92	@ 0x5c
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	2202      	movs	r2, #2
 8000e94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	4a06      	ldr	r2, [pc, #24]	@ (8000ec4 <HAL_FDCAN_MspInit+0xc0>)
 8000eac:	0019      	movs	r1, r3
 8000eae:	0010      	movs	r0, r2
 8000eb0:	f001 f948 	bl	8002144 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000eb4:	46c0      	nop			@ (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b01d      	add	sp, #116	@ 0x74
 8000eba:	bd90      	pop	{r4, r7, pc}
 8000ebc:	40006400 	.word	0x40006400
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	50000c00 	.word	0x50000c00

08000ec8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec8:	b590      	push	{r4, r7, lr}
 8000eca:	b09d      	sub	sp, #116	@ 0x74
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	235c      	movs	r3, #92	@ 0x5c
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	2314      	movs	r3, #20
 8000ed8:	001a      	movs	r2, r3
 8000eda:	2100      	movs	r1, #0
 8000edc:	f00b fd0e 	bl	800c8fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee0:	2410      	movs	r4, #16
 8000ee2:	193b      	adds	r3, r7, r4
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	234c      	movs	r3, #76	@ 0x4c
 8000ee8:	001a      	movs	r2, r3
 8000eea:	2100      	movs	r1, #0
 8000eec:	f00b fd06 	bl	800c8fc <memset>
  if(hi2c->Instance==I2C2)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <HAL_I2C_MspInit+0xb8>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d13e      	bne.n	8000f78 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000efa:	193b      	adds	r3, r7, r4
 8000efc:	2240      	movs	r2, #64	@ 0x40
 8000efe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f00:	193b      	adds	r3, r7, r4
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f06:	193b      	adds	r3, r7, r4
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f003 ff15 	bl	8004d38 <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	1e03      	subs	r3, r0, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000f12:	f7ff ff49 	bl	8000da8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	430a      	orrs	r2, r1
 8000f20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f22:	4b18      	ldr	r3, [pc, #96]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f26:	2201      	movs	r2, #1
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f2e:	215c      	movs	r1, #92	@ 0x5c
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	22c0      	movs	r2, #192	@ 0xc0
 8000f34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2212      	movs	r2, #18
 8000f3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2200      	movs	r2, #0
 8000f46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	2208      	movs	r2, #8
 8000f4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	187a      	adds	r2, r7, r1
 8000f50:	23a0      	movs	r3, #160	@ 0xa0
 8000f52:	05db      	lsls	r3, r3, #23
 8000f54:	0011      	movs	r1, r2
 8000f56:	0018      	movs	r0, r3
 8000f58:	f001 f8f4 	bl	8002144 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f5c:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f62:	2180      	movs	r1, #128	@ 0x80
 8000f64:	03c9      	lsls	r1, r1, #15
 8000f66:	430a      	orrs	r2, r1
 8000f68:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <HAL_I2C_MspInit+0xbc>)
 8000f6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f6e:	2380      	movs	r3, #128	@ 0x80
 8000f70:	03db      	lsls	r3, r3, #15
 8000f72:	4013      	ands	r3, r2
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b01d      	add	sp, #116	@ 0x74
 8000f7e:	bd90      	pop	{r4, r7, pc}
 8000f80:	40005800 	.word	0x40005800
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b08b      	sub	sp, #44	@ 0x2c
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	2414      	movs	r4, #20
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	0018      	movs	r0, r3
 8000f96:	2314      	movs	r3, #20
 8000f98:	001a      	movs	r2, r3
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f00b fcae 	bl	800c8fc <memset>
  if(hspi->Instance==SPI2)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a32      	ldr	r2, [pc, #200]	@ (8001070 <HAL_SPI_MspInit+0xe8>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d15d      	bne.n	8001066 <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000faa:	4b32      	ldr	r3, [pc, #200]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fae:	4b31      	ldr	r3, [pc, #196]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fb0:	2180      	movs	r1, #128	@ 0x80
 8000fb2:	01c9      	lsls	r1, r1, #7
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	01db      	lsls	r3, r3, #7
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	4b2b      	ldr	r3, [pc, #172]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fca:	4b2a      	ldr	r3, [pc, #168]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fcc:	2102      	movs	r1, #2
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fd2:	4b28      	ldr	r3, [pc, #160]	@ (8001074 <HAL_SPI_MspInit+0xec>)
 8000fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	2204      	movs	r2, #4
 8000fe2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe4:	193b      	adds	r3, r7, r4
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	193b      	adds	r3, r7, r4
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	193b      	adds	r3, r7, r4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8001078 <HAL_SPI_MspInit+0xf0>)
 8001000:	0019      	movs	r1, r3
 8001002:	0010      	movs	r0, r2
 8001004:	f001 f89e 	bl	8002144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001008:	0021      	movs	r1, r4
 800100a:	187b      	adds	r3, r7, r1
 800100c:	2280      	movs	r2, #128	@ 0x80
 800100e:	00d2      	lsls	r2, r2, #3
 8001010:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	000c      	movs	r4, r1
 8001014:	193b      	adds	r3, r7, r4
 8001016:	2202      	movs	r2, #2
 8001018:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	193b      	adds	r3, r7, r4
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	193b      	adds	r3, r7, r4
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001026:	193b      	adds	r3, r7, r4
 8001028:	2205      	movs	r2, #5
 800102a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102c:	193b      	adds	r3, r7, r4
 800102e:	4a12      	ldr	r2, [pc, #72]	@ (8001078 <HAL_SPI_MspInit+0xf0>)
 8001030:	0019      	movs	r1, r3
 8001032:	0010      	movs	r0, r2
 8001034:	f001 f886 	bl	8002144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001038:	0021      	movs	r1, r4
 800103a:	187b      	adds	r3, r7, r1
 800103c:	22c0      	movs	r2, #192	@ 0xc0
 800103e:	0152      	lsls	r2, r2, #5
 8001040:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001042:	187b      	adds	r3, r7, r1
 8001044:	2202      	movs	r2, #2
 8001046:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	187b      	adds	r3, r7, r1
 800105c:	4a06      	ldr	r2, [pc, #24]	@ (8001078 <HAL_SPI_MspInit+0xf0>)
 800105e:	0019      	movs	r1, r3
 8001060:	0010      	movs	r0, r2
 8001062:	f001 f86f 	bl	8002144 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	46bd      	mov	sp, r7
 800106a:	b00b      	add	sp, #44	@ 0x2c
 800106c:	bd90      	pop	{r4, r7, pc}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	40003800 	.word	0x40003800
 8001074:	40021000 	.word	0x40021000
 8001078:	50000400 	.word	0x50000400

0800107c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	@ 0x80
 800108a:	05db      	lsls	r3, r3, #23
 800108c:	429a      	cmp	r2, r3
 800108e:	d10c      	bne.n	80010aa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001090:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 8001092:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 8001096:	2101      	movs	r1, #1
 8001098:	430a      	orrs	r2, r1
 800109a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800109c:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 800109e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010a0:	2201      	movs	r2, #1
 80010a2:	4013      	ands	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80010a8:	e010      	b.n	80010cc <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <HAL_TIM_Base_MspInit+0x5c>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d10b      	bne.n	80010cc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010b4:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 80010b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 80010ba:	2104      	movs	r1, #4
 80010bc:	430a      	orrs	r2, r1
 80010be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c0:	4b04      	ldr	r3, [pc, #16]	@ (80010d4 <HAL_TIM_Base_MspInit+0x58>)
 80010c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010c4:	2204      	movs	r2, #4
 80010c6:	4013      	ands	r3, r2
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	68bb      	ldr	r3, [r7, #8]
}
 80010cc:	46c0      	nop			@ (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b004      	add	sp, #16
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40000800 	.word	0x40000800

080010dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b08b      	sub	sp, #44	@ 0x2c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	2414      	movs	r4, #20
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	0018      	movs	r0, r3
 80010ea:	2314      	movs	r3, #20
 80010ec:	001a      	movs	r2, r3
 80010ee:	2100      	movs	r1, #0
 80010f0:	f00b fc04 	bl	800c8fc <memset>
  if(htim->Instance==TIM2)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2380      	movs	r3, #128	@ 0x80
 80010fa:	05db      	lsls	r3, r3, #23
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d122      	bne.n	8001146 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 8001102:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001104:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 8001106:	2102      	movs	r1, #2
 8001108:	430a      	orrs	r2, r1
 800110a:	635a      	str	r2, [r3, #52]	@ 0x34
 800110c:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 800110e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001110:	2202      	movs	r2, #2
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 8001118:	0021      	movs	r1, r4
 800111a:	187b      	adds	r3, r7, r1
 800111c:	2208      	movs	r2, #8
 800111e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	187b      	adds	r3, r7, r1
 8001122:	2202      	movs	r2, #2
 8001124:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	187b      	adds	r3, r7, r1
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112c:	187b      	adds	r3, r7, r1
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001132:	187b      	adds	r3, r7, r1
 8001134:	2202      	movs	r2, #2
 8001136:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001138:	187b      	adds	r3, r7, r1
 800113a:	4a1a      	ldr	r2, [pc, #104]	@ (80011a4 <HAL_TIM_MspPostInit+0xc8>)
 800113c:	0019      	movs	r1, r3
 800113e:	0010      	movs	r0, r2
 8001140:	f001 f800 	bl	8002144 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001144:	e027      	b.n	8001196 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a17      	ldr	r2, [pc, #92]	@ (80011a8 <HAL_TIM_MspPostInit+0xcc>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d122      	bne.n	8001196 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001150:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 8001152:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001154:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 8001156:	2102      	movs	r1, #2
 8001158:	430a      	orrs	r2, r1
 800115a:	635a      	str	r2, [r3, #52]	@ 0x34
 800115c:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <HAL_TIM_MspPostInit+0xc4>)
 800115e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001160:	2202      	movs	r2, #2
 8001162:	4013      	ands	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 8001168:	2114      	movs	r1, #20
 800116a:	187b      	adds	r3, r7, r1
 800116c:	22e0      	movs	r2, #224	@ 0xe0
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	187b      	adds	r3, r7, r1
 8001174:	2202      	movs	r2, #2
 8001176:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	187b      	adds	r3, r7, r1
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	187b      	adds	r3, r7, r1
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8001184:	187b      	adds	r3, r7, r1
 8001186:	2209      	movs	r2, #9
 8001188:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118a:	187b      	adds	r3, r7, r1
 800118c:	4a05      	ldr	r2, [pc, #20]	@ (80011a4 <HAL_TIM_MspPostInit+0xc8>)
 800118e:	0019      	movs	r1, r3
 8001190:	0010      	movs	r0, r2
 8001192:	f000 ffd7 	bl	8002144 <HAL_GPIO_Init>
}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b00b      	add	sp, #44	@ 0x2c
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	46c0      	nop			@ (mov r8, r8)
 80011a0:	40021000 	.word	0x40021000
 80011a4:	50000400 	.word	0x50000400
 80011a8:	40000800 	.word	0x40000800

080011ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b09f      	sub	sp, #124	@ 0x7c
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	2364      	movs	r3, #100	@ 0x64
 80011b6:	18fb      	adds	r3, r7, r3
 80011b8:	0018      	movs	r0, r3
 80011ba:	2314      	movs	r3, #20
 80011bc:	001a      	movs	r2, r3
 80011be:	2100      	movs	r1, #0
 80011c0:	f00b fb9c 	bl	800c8fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011c4:	2418      	movs	r4, #24
 80011c6:	193b      	adds	r3, r7, r4
 80011c8:	0018      	movs	r0, r3
 80011ca:	234c      	movs	r3, #76	@ 0x4c
 80011cc:	001a      	movs	r2, r3
 80011ce:	2100      	movs	r1, #0
 80011d0:	f00b fb94 	bl	800c8fc <memset>
  if(huart->Instance==USART2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a56      	ldr	r2, [pc, #344]	@ (8001334 <HAL_UART_MspInit+0x188>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d170      	bne.n	80012c0 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011de:	193b      	adds	r3, r7, r4
 80011e0:	2202      	movs	r2, #2
 80011e2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011e4:	193b      	adds	r3, r7, r4
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ea:	193b      	adds	r3, r7, r4
 80011ec:	0018      	movs	r0, r3
 80011ee:	f003 fda3 	bl	8004d38 <HAL_RCCEx_PeriphCLKConfig>
 80011f2:	1e03      	subs	r3, r0, #0
 80011f4:	d001      	beq.n	80011fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80011f6:	f7ff fdd7 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80011fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011fe:	4b4e      	ldr	r3, [pc, #312]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 8001200:	2180      	movs	r1, #128	@ 0x80
 8001202:	0289      	lsls	r1, r1, #10
 8001204:	430a      	orrs	r2, r1
 8001206:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001208:	4b4b      	ldr	r3, [pc, #300]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 800120a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	029b      	lsls	r3, r3, #10
 8001210:	4013      	ands	r3, r2
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	4b48      	ldr	r3, [pc, #288]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 8001218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800121a:	4b47      	ldr	r3, [pc, #284]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 800121c:	2101      	movs	r1, #1
 800121e:	430a      	orrs	r2, r1
 8001220:	635a      	str	r2, [r3, #52]	@ 0x34
 8001222:	4b45      	ldr	r3, [pc, #276]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 8001224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001226:	2201      	movs	r2, #1
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
 800122c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800122e:	2164      	movs	r1, #100	@ 0x64
 8001230:	187b      	adds	r3, r7, r1
 8001232:	220c      	movs	r2, #12
 8001234:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	2202      	movs	r2, #2
 800123a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	187b      	adds	r3, r7, r1
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2201      	movs	r2, #1
 800124c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	187a      	adds	r2, r7, r1
 8001250:	23a0      	movs	r3, #160	@ 0xa0
 8001252:	05db      	lsls	r3, r3, #23
 8001254:	0011      	movs	r1, r2
 8001256:	0018      	movs	r0, r3
 8001258:	f000 ff74 	bl	8002144 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 800125c:	4b37      	ldr	r3, [pc, #220]	@ (800133c <HAL_UART_MspInit+0x190>)
 800125e:	4a38      	ldr	r2, [pc, #224]	@ (8001340 <HAL_UART_MspInit+0x194>)
 8001260:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001262:	4b36      	ldr	r3, [pc, #216]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001264:	2235      	movs	r2, #53	@ 0x35
 8001266:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001268:	4b34      	ldr	r3, [pc, #208]	@ (800133c <HAL_UART_MspInit+0x190>)
 800126a:	2210      	movs	r2, #16
 800126c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126e:	4b33      	ldr	r3, [pc, #204]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001274:	4b31      	ldr	r3, [pc, #196]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001276:	2280      	movs	r2, #128	@ 0x80
 8001278:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800127a:	4b30      	ldr	r3, [pc, #192]	@ (800133c <HAL_UART_MspInit+0x190>)
 800127c:	2200      	movs	r2, #0
 800127e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001280:	4b2e      	ldr	r3, [pc, #184]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001282:	2200      	movs	r2, #0
 8001284:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001286:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001288:	2200      	movs	r2, #0
 800128a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800128c:	4b2b      	ldr	r3, [pc, #172]	@ (800133c <HAL_UART_MspInit+0x190>)
 800128e:	2200      	movs	r2, #0
 8001290:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001292:	4b2a      	ldr	r3, [pc, #168]	@ (800133c <HAL_UART_MspInit+0x190>)
 8001294:	0018      	movs	r0, r3
 8001296:	f000 fadd 	bl	8001854 <HAL_DMA_Init>
 800129a:	1e03      	subs	r3, r0, #0
 800129c:	d001      	beq.n	80012a2 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800129e:	f7ff fd83 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a25      	ldr	r2, [pc, #148]	@ (800133c <HAL_UART_MspInit+0x190>)
 80012a6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80012a8:	4b24      	ldr	r3, [pc, #144]	@ (800133c <HAL_UART_MspInit+0x190>)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	201c      	movs	r0, #28
 80012b4:	f000 fa9c 	bl	80017f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80012b8:	201c      	movs	r0, #28
 80012ba:	f000 faae 	bl	800181a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80012be:	e035      	b.n	800132c <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_UART_MspInit+0x198>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d130      	bne.n	800132c <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012d0:	2180      	movs	r1, #128	@ 0x80
 80012d2:	0309      	lsls	r1, r1, #12
 80012d4:	430a      	orrs	r2, r1
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012d8:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	031b      	lsls	r3, r3, #12
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ea:	4b13      	ldr	r3, [pc, #76]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012ec:	2101      	movs	r1, #1
 80012ee:	430a      	orrs	r2, r1
 80012f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 80012f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f6:	2201      	movs	r2, #1
 80012f8:	4013      	ands	r3, r2
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012fe:	2164      	movs	r1, #100	@ 0x64
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2203      	movs	r2, #3
 8001304:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	187b      	adds	r3, r7, r1
 8001308:	2202      	movs	r2, #2
 800130a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	187b      	adds	r3, r7, r1
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	187b      	adds	r3, r7, r1
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8001318:	187b      	adds	r3, r7, r1
 800131a:	2204      	movs	r2, #4
 800131c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131e:	187a      	adds	r2, r7, r1
 8001320:	23a0      	movs	r3, #160	@ 0xa0
 8001322:	05db      	lsls	r3, r3, #23
 8001324:	0011      	movs	r1, r2
 8001326:	0018      	movs	r0, r3
 8001328:	f000 ff0c 	bl	8002144 <HAL_GPIO_Init>
}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	b01f      	add	sp, #124	@ 0x7c
 8001332:	bd90      	pop	{r4, r7, pc}
 8001334:	40004400 	.word	0x40004400
 8001338:	40021000 	.word	0x40021000
 800133c:	20000468 	.word	0x20000468
 8001340:	40020030 	.word	0x40020030
 8001344:	40004c00 	.word	0x40004c00

08001348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	e7fd      	b.n	800134c <NMI_Handler+0x4>

08001350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001354:	46c0      	nop			@ (mov r8, r8)
 8001356:	e7fd      	b.n	8001354 <HardFault_Handler+0x4>

08001358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	breathe_LED();
 8001370:	f7ff fcda 	bl	8000d28 <breathe_LED>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001374:	f000 f95e 	bl	8001634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001378:	46c0      	nop			@ (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8001384:	4b03      	ldr	r3, [pc, #12]	@ (8001394 <USB_UCPD1_2_IRQHandler+0x14>)
 8001386:	0018      	movs	r0, r3
 8001388:	f001 fb8c 	bl	8002aa4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 800138c:	46c0      	nop			@ (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			@ (mov r8, r8)
 8001394:	200019b0 	.word	0x200019b0

08001398 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800139c:	4b03      	ldr	r3, [pc, #12]	@ (80013ac <DMA1_Channel2_3_IRQHandler+0x14>)
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 fbcc 	bl	8001b3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80013a4:	46c0      	nop			@ (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			@ (mov r8, r8)
 80013ac:	20000468 	.word	0x20000468

080013b0 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013b4:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <USART2_LPUART2_IRQHandler+0x14>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f005 f818 	bl	80063ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80013bc:	46c0      	nop			@ (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			@ (mov r8, r8)
 80013c4:	20000340 	.word	0x20000340

080013c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	e00a      	b.n	80013f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013da:	e000      	b.n	80013de <_read+0x16>
 80013dc:	bf00      	nop
 80013de:	0001      	movs	r1, r0
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	60ba      	str	r2, [r7, #8]
 80013e6:	b2ca      	uxtb	r2, r1
 80013e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	3301      	adds	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	697a      	ldr	r2, [r7, #20]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	dbf0      	blt.n	80013da <_read+0x12>
  }

  return len;
 80013f8:	687b      	ldr	r3, [r7, #4]
}
 80013fa:	0018      	movs	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b006      	add	sp, #24
 8001400:	bd80      	pop	{r7, pc}

08001402 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e009      	b.n	8001428 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	60ba      	str	r2, [r7, #8]
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	0018      	movs	r0, r3
 800141e:	e000      	b.n	8001422 <_write+0x20>
 8001420:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3301      	adds	r3, #1
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697a      	ldr	r2, [r7, #20]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	429a      	cmp	r2, r3
 800142e:	dbf1      	blt.n	8001414 <_write+0x12>
  }
  return len;
 8001430:	687b      	ldr	r3, [r7, #4]
}
 8001432:	0018      	movs	r0, r3
 8001434:	46bd      	mov	sp, r7
 8001436:	b006      	add	sp, #24
 8001438:	bd80      	pop	{r7, pc}

0800143a <_close>:

int _close(int file)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001442:	2301      	movs	r3, #1
 8001444:	425b      	negs	r3, r3
}
 8001446:	0018      	movs	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	b002      	add	sp, #8
 800144c:	bd80      	pop	{r7, pc}

0800144e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	2280      	movs	r2, #128	@ 0x80
 800145c:	0192      	lsls	r2, r2, #6
 800145e:	605a      	str	r2, [r3, #4]
  return 0;
 8001460:	2300      	movs	r3, #0
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}

0800146a <_isatty>:

int _isatty(int file)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001472:	2301      	movs	r3, #1
}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b002      	add	sp, #8
 800147a:	bd80      	pop	{r7, pc}

0800147c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001488:	2300      	movs	r3, #0
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b004      	add	sp, #16
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800149c:	4a14      	ldr	r2, [pc, #80]	@ (80014f0 <_sbrk+0x5c>)
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <_sbrk+0x60>)
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a8:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d102      	bne.n	80014b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b0:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <_sbrk+0x64>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	@ (80014fc <_sbrk+0x68>)
 80014b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	18d3      	adds	r3, r2, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d207      	bcs.n	80014d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c4:	f00b fa70 	bl	800c9a8 <__errno>
 80014c8:	0003      	movs	r3, r0
 80014ca:	220c      	movs	r2, #12
 80014cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ce:	2301      	movs	r3, #1
 80014d0:	425b      	negs	r3, r3
 80014d2:	e009      	b.n	80014e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014da:	4b07      	ldr	r3, [pc, #28]	@ (80014f8 <_sbrk+0x64>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	18d2      	adds	r2, r2, r3
 80014e2:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <_sbrk+0x64>)
 80014e4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b006      	add	sp, #24
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20024000 	.word	0x20024000
 80014f4:	00000400 	.word	0x00000400
 80014f8:	200004c8 	.word	0x200004c8
 80014fc:	20002000 	.word	0x20002000

08001500 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001504:	46c0      	nop			@ (mov r8, r8)
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800150c:	480d      	ldr	r0, [pc, #52]	@ (8001544 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800150e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001510:	f7ff fff6 	bl	8001500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001514:	480c      	ldr	r0, [pc, #48]	@ (8001548 <LoopForever+0x6>)
  ldr r1, =_edata
 8001516:	490d      	ldr	r1, [pc, #52]	@ (800154c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001518:	4a0d      	ldr	r2, [pc, #52]	@ (8001550 <LoopForever+0xe>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800151c:	e002      	b.n	8001524 <LoopCopyDataInit>

0800151e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001522:	3304      	adds	r3, #4

08001524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001528:	d3f9      	bcc.n	800151e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152a:	4a0a      	ldr	r2, [pc, #40]	@ (8001554 <LoopForever+0x12>)
  ldr r4, =_ebss
 800152c:	4c0a      	ldr	r4, [pc, #40]	@ (8001558 <LoopForever+0x16>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001530:	e001      	b.n	8001536 <LoopFillZerobss>

08001532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001534:	3204      	adds	r2, #4

08001536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001538:	d3fb      	bcc.n	8001532 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800153a:	f00b fa3b 	bl	800c9b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800153e:	f7ff f877 	bl	8000630 <main>

08001542 <LoopForever>:

LoopForever:
  b LoopForever
 8001542:	e7fe      	b.n	8001542 <LoopForever>
  ldr   r0, =_estack
 8001544:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800154c:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8001550:	0800d8b4 	.word	0x0800d8b4
  ldr r2, =_sbss
 8001554:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001558:	20001ffc 	.word	0x20001ffc

0800155c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800155c:	e7fe      	b.n	800155c <ADC1_COMP_IRQHandler>
	...

08001560 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <HAL_Init+0x3c>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <HAL_Init+0x3c>)
 8001572:	2180      	movs	r1, #128	@ 0x80
 8001574:	0049      	lsls	r1, r1, #1
 8001576:	430a      	orrs	r2, r1
 8001578:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800157a:	2003      	movs	r0, #3
 800157c:	f000 f810 	bl	80015a0 <HAL_InitTick>
 8001580:	1e03      	subs	r3, r0, #0
 8001582:	d003      	beq.n	800158c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001584:	1dfb      	adds	r3, r7, #7
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	e001      	b.n	8001590 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800158c:	f7ff fc12 	bl	8000db4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001590:	1dfb      	adds	r3, r7, #7
 8001592:	781b      	ldrb	r3, [r3, #0]
}
 8001594:	0018      	movs	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	b002      	add	sp, #8
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40022000 	.word	0x40022000

080015a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015a8:	230f      	movs	r3, #15
 80015aa:	18fb      	adds	r3, r7, r3
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <HAL_InitTick+0x88>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d02b      	beq.n	8001610 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80015b8:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <HAL_InitTick+0x8c>)
 80015ba:	681c      	ldr	r4, [r3, #0]
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <HAL_InitTick+0x88>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	0019      	movs	r1, r3
 80015c2:	23fa      	movs	r3, #250	@ 0xfa
 80015c4:	0098      	lsls	r0, r3, #2
 80015c6:	f7fe fda7 	bl	8000118 <__udivsi3>
 80015ca:	0003      	movs	r3, r0
 80015cc:	0019      	movs	r1, r3
 80015ce:	0020      	movs	r0, r4
 80015d0:	f7fe fda2 	bl	8000118 <__udivsi3>
 80015d4:	0003      	movs	r3, r0
 80015d6:	0018      	movs	r0, r3
 80015d8:	f000 f92f 	bl	800183a <HAL_SYSTICK_Config>
 80015dc:	1e03      	subs	r3, r0, #0
 80015de:	d112      	bne.n	8001606 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d80a      	bhi.n	80015fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	2301      	movs	r3, #1
 80015ea:	425b      	negs	r3, r3
 80015ec:	2200      	movs	r2, #0
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f8fe 	bl	80017f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <HAL_InitTick+0x90>)
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	e00d      	b.n	8001618 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80015fc:	230f      	movs	r3, #15
 80015fe:	18fb      	adds	r3, r7, r3
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e008      	b.n	8001618 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001606:	230f      	movs	r3, #15
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	e003      	b.n	8001618 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001610:	230f      	movs	r3, #15
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001618:	230f      	movs	r3, #15
 800161a:	18fb      	adds	r3, r7, r3
 800161c:	781b      	ldrb	r3, [r3, #0]
}
 800161e:	0018      	movs	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	b005      	add	sp, #20
 8001624:	bd90      	pop	{r4, r7, pc}
 8001626:	46c0      	nop			@ (mov r8, r8)
 8001628:	2000000c 	.word	0x2000000c
 800162c:	20000004 	.word	0x20000004
 8001630:	20000008 	.word	0x20000008

08001634 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001638:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <HAL_IncTick+0x1c>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	001a      	movs	r2, r3
 800163e:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <HAL_IncTick+0x20>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	18d2      	adds	r2, r2, r3
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <HAL_IncTick+0x20>)
 8001646:	601a      	str	r2, [r3, #0]
}
 8001648:	46c0      	nop			@ (mov r8, r8)
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	46c0      	nop			@ (mov r8, r8)
 8001650:	2000000c 	.word	0x2000000c
 8001654:	200004cc 	.word	0x200004cc

08001658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  return uwTick;
 800165c:	4b02      	ldr	r3, [pc, #8]	@ (8001668 <HAL_GetTick+0x10>)
 800165e:	681b      	ldr	r3, [r3, #0]
}
 8001660:	0018      	movs	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	200004cc 	.word	0x200004cc

0800166c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a06      	ldr	r2, [pc, #24]	@ (8001694 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800167a:	4013      	ands	r3, r2
 800167c:	0019      	movs	r1, r3
 800167e:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	430a      	orrs	r2, r1
 8001684:	601a      	str	r2, [r3, #0]
}
 8001686:	46c0      	nop			@ (mov r8, r8)
 8001688:	46bd      	mov	sp, r7
 800168a:	b002      	add	sp, #8
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	40010000 	.word	0x40010000
 8001694:	fffff9ff 	.word	0xfffff9ff

08001698 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	0002      	movs	r2, r0
 80016a0:	1dfb      	adds	r3, r7, #7
 80016a2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016a4:	1dfb      	adds	r3, r7, #7
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80016aa:	d809      	bhi.n	80016c0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ac:	1dfb      	adds	r3, r7, #7
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	001a      	movs	r2, r3
 80016b2:	231f      	movs	r3, #31
 80016b4:	401a      	ands	r2, r3
 80016b6:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <__NVIC_EnableIRQ+0x30>)
 80016b8:	2101      	movs	r1, #1
 80016ba:	4091      	lsls	r1, r2
 80016bc:	000a      	movs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80016c0:	46c0      	nop			@ (mov r8, r8)
 80016c2:	46bd      	mov	sp, r7
 80016c4:	b002      	add	sp, #8
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	e000e100 	.word	0xe000e100

080016cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	0002      	movs	r2, r0
 80016d4:	6039      	str	r1, [r7, #0]
 80016d6:	1dfb      	adds	r3, r7, #7
 80016d8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016da:	1dfb      	adds	r3, r7, #7
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b7f      	cmp	r3, #127	@ 0x7f
 80016e0:	d828      	bhi.n	8001734 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016e2:	4a2f      	ldr	r2, [pc, #188]	@ (80017a0 <__NVIC_SetPriority+0xd4>)
 80016e4:	1dfb      	adds	r3, r7, #7
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	33c0      	adds	r3, #192	@ 0xc0
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	589b      	ldr	r3, [r3, r2]
 80016f2:	1dfa      	adds	r2, r7, #7
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	0011      	movs	r1, r2
 80016f8:	2203      	movs	r2, #3
 80016fa:	400a      	ands	r2, r1
 80016fc:	00d2      	lsls	r2, r2, #3
 80016fe:	21ff      	movs	r1, #255	@ 0xff
 8001700:	4091      	lsls	r1, r2
 8001702:	000a      	movs	r2, r1
 8001704:	43d2      	mvns	r2, r2
 8001706:	401a      	ands	r2, r3
 8001708:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	019b      	lsls	r3, r3, #6
 800170e:	22ff      	movs	r2, #255	@ 0xff
 8001710:	401a      	ands	r2, r3
 8001712:	1dfb      	adds	r3, r7, #7
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	0018      	movs	r0, r3
 8001718:	2303      	movs	r3, #3
 800171a:	4003      	ands	r3, r0
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001720:	481f      	ldr	r0, [pc, #124]	@ (80017a0 <__NVIC_SetPriority+0xd4>)
 8001722:	1dfb      	adds	r3, r7, #7
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	b25b      	sxtb	r3, r3
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	430a      	orrs	r2, r1
 800172c:	33c0      	adds	r3, #192	@ 0xc0
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001732:	e031      	b.n	8001798 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001734:	4a1b      	ldr	r2, [pc, #108]	@ (80017a4 <__NVIC_SetPriority+0xd8>)
 8001736:	1dfb      	adds	r3, r7, #7
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	0019      	movs	r1, r3
 800173c:	230f      	movs	r3, #15
 800173e:	400b      	ands	r3, r1
 8001740:	3b08      	subs	r3, #8
 8001742:	089b      	lsrs	r3, r3, #2
 8001744:	3306      	adds	r3, #6
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	18d3      	adds	r3, r2, r3
 800174a:	3304      	adds	r3, #4
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	1dfa      	adds	r2, r7, #7
 8001750:	7812      	ldrb	r2, [r2, #0]
 8001752:	0011      	movs	r1, r2
 8001754:	2203      	movs	r2, #3
 8001756:	400a      	ands	r2, r1
 8001758:	00d2      	lsls	r2, r2, #3
 800175a:	21ff      	movs	r1, #255	@ 0xff
 800175c:	4091      	lsls	r1, r2
 800175e:	000a      	movs	r2, r1
 8001760:	43d2      	mvns	r2, r2
 8001762:	401a      	ands	r2, r3
 8001764:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	019b      	lsls	r3, r3, #6
 800176a:	22ff      	movs	r2, #255	@ 0xff
 800176c:	401a      	ands	r2, r3
 800176e:	1dfb      	adds	r3, r7, #7
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	0018      	movs	r0, r3
 8001774:	2303      	movs	r3, #3
 8001776:	4003      	ands	r3, r0
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800177c:	4809      	ldr	r0, [pc, #36]	@ (80017a4 <__NVIC_SetPriority+0xd8>)
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	001c      	movs	r4, r3
 8001784:	230f      	movs	r3, #15
 8001786:	4023      	ands	r3, r4
 8001788:	3b08      	subs	r3, #8
 800178a:	089b      	lsrs	r3, r3, #2
 800178c:	430a      	orrs	r2, r1
 800178e:	3306      	adds	r3, #6
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	18c3      	adds	r3, r0, r3
 8001794:	3304      	adds	r3, #4
 8001796:	601a      	str	r2, [r3, #0]
}
 8001798:	46c0      	nop			@ (mov r8, r8)
 800179a:	46bd      	mov	sp, r7
 800179c:	b003      	add	sp, #12
 800179e:	bd90      	pop	{r4, r7, pc}
 80017a0:	e000e100 	.word	0xe000e100
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	1e5a      	subs	r2, r3, #1
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	045b      	lsls	r3, r3, #17
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d301      	bcc.n	80017c0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017bc:	2301      	movs	r3, #1
 80017be:	e010      	b.n	80017e2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c0:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <SysTick_Config+0x44>)
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	3a01      	subs	r2, #1
 80017c6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c8:	2301      	movs	r3, #1
 80017ca:	425b      	negs	r3, r3
 80017cc:	2103      	movs	r1, #3
 80017ce:	0018      	movs	r0, r3
 80017d0:	f7ff ff7c 	bl	80016cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <SysTick_Config+0x44>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017da:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <SysTick_Config+0x44>)
 80017dc:	2207      	movs	r2, #7
 80017de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	e000e010 	.word	0xe000e010

080017f0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
 80017fa:	210f      	movs	r1, #15
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	1c02      	adds	r2, r0, #0
 8001800:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	187b      	adds	r3, r7, r1
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	b25b      	sxtb	r3, r3
 800180a:	0011      	movs	r1, r2
 800180c:	0018      	movs	r0, r3
 800180e:	f7ff ff5d 	bl	80016cc <__NVIC_SetPriority>
}
 8001812:	46c0      	nop			@ (mov r8, r8)
 8001814:	46bd      	mov	sp, r7
 8001816:	b004      	add	sp, #16
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	0002      	movs	r2, r0
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	b25b      	sxtb	r3, r3
 800182c:	0018      	movs	r0, r3
 800182e:	f7ff ff33 	bl	8001698 <__NVIC_EnableIRQ>
}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	0018      	movs	r0, r3
 8001846:	f7ff ffaf 	bl	80017a8 <SysTick_Config>
 800184a:	0003      	movs	r3, r0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b002      	add	sp, #8
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e091      	b.n	800198a <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	001a      	movs	r2, r3
 800186c:	4b49      	ldr	r3, [pc, #292]	@ (8001994 <HAL_DMA_Init+0x140>)
 800186e:	429a      	cmp	r2, r3
 8001870:	d810      	bhi.n	8001894 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a48      	ldr	r2, [pc, #288]	@ (8001998 <HAL_DMA_Init+0x144>)
 8001878:	4694      	mov	ip, r2
 800187a:	4463      	add	r3, ip
 800187c:	2114      	movs	r1, #20
 800187e:	0018      	movs	r0, r3
 8001880:	f7fe fc4a 	bl	8000118 <__udivsi3>
 8001884:	0003      	movs	r3, r0
 8001886:	009a      	lsls	r2, r3, #2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a43      	ldr	r2, [pc, #268]	@ (800199c <HAL_DMA_Init+0x148>)
 8001890:	641a      	str	r2, [r3, #64]	@ 0x40
 8001892:	e00f      	b.n	80018b4 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a41      	ldr	r2, [pc, #260]	@ (80019a0 <HAL_DMA_Init+0x14c>)
 800189a:	4694      	mov	ip, r2
 800189c:	4463      	add	r3, ip
 800189e:	2114      	movs	r1, #20
 80018a0:	0018      	movs	r0, r3
 80018a2:	f7fe fc39 	bl	8000118 <__udivsi3>
 80018a6:	0003      	movs	r3, r0
 80018a8:	009a      	lsls	r2, r3, #2
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a3c      	ldr	r2, [pc, #240]	@ (80019a4 <HAL_DMA_Init+0x150>)
 80018b2:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2225      	movs	r2, #37	@ 0x25
 80018b8:	2102      	movs	r1, #2
 80018ba:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4938      	ldr	r1, [pc, #224]	@ (80019a8 <HAL_DMA_Init+0x154>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6819      	ldr	r1, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	431a      	orrs	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a1b      	ldr	r3, [r3, #32]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	0018      	movs	r0, r3
 8001906:	f000 f9dd 	bl	8001cc4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	2380      	movs	r3, #128	@ 0x80
 8001910:	01db      	lsls	r3, r3, #7
 8001912:	429a      	cmp	r2, r3
 8001914:	d102      	bne.n	800191c <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001924:	217f      	movs	r1, #127	@ 0x7f
 8001926:	400a      	ands	r2, r1
 8001928:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001932:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d011      	beq.n	8001960 <HAL_DMA_Init+0x10c>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b04      	cmp	r3, #4
 8001942:	d80d      	bhi.n	8001960 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	0018      	movs	r0, r3
 8001948:	f000 fa06 	bl	8001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	e008      	b.n	8001972 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2225      	movs	r2, #37	@ 0x25
 800197c:	2101      	movs	r1, #1
 800197e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2224      	movs	r2, #36	@ 0x24
 8001984:	2100      	movs	r1, #0
 8001986:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b002      	add	sp, #8
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	40020407 	.word	0x40020407
 8001998:	bffdfff8 	.word	0xbffdfff8
 800199c:	40020000 	.word	0x40020000
 80019a0:	bffdfbf8 	.word	0xbffdfbf8
 80019a4:	40020400 	.word	0x40020400
 80019a8:	ffff800f 	.word	0xffff800f

080019ac <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e04f      	b.n	8001a5e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2225      	movs	r2, #37	@ 0x25
 80019c2:	5c9b      	ldrb	r3, [r3, r2]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d008      	beq.n	80019dc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2204      	movs	r2, #4
 80019ce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2224      	movs	r2, #36	@ 0x24
 80019d4:	2100      	movs	r1, #0
 80019d6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e040      	b.n	8001a5e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	210e      	movs	r1, #14
 80019e8:	438a      	bics	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019f6:	491c      	ldr	r1, [pc, #112]	@ (8001a68 <HAL_DMA_Abort+0xbc>)
 80019f8:	400a      	ands	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2101      	movs	r1, #1
 8001a08:	438a      	bics	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a10:	221c      	movs	r2, #28
 8001a12:	401a      	ands	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4091      	lsls	r1, r2
 8001a1c:	000a      	movs	r2, r1
 8001a1e:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a28:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00c      	beq.n	8001a4c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a3c:	490a      	ldr	r1, [pc, #40]	@ (8001a68 <HAL_DMA_Abort+0xbc>)
 8001a3e:	400a      	ands	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a4a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2225      	movs	r2, #37	@ 0x25
 8001a50:	2101      	movs	r1, #1
 8001a52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2224      	movs	r2, #36	@ 0x24
 8001a58:	2100      	movs	r1, #0
 8001a5a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	0018      	movs	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b002      	add	sp, #8
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	fffffeff 	.word	0xfffffeff

08001a6c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a74:	210f      	movs	r1, #15
 8001a76:	187b      	adds	r3, r7, r1
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2225      	movs	r2, #37	@ 0x25
 8001a80:	5c9b      	ldrb	r3, [r3, r2]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d006      	beq.n	8001a96 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001a8e:	187b      	adds	r3, r7, r1
 8001a90:	2201      	movs	r2, #1
 8001a92:	701a      	strb	r2, [r3, #0]
 8001a94:	e048      	b.n	8001b28 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	210e      	movs	r1, #14
 8001aa2:	438a      	bics	r2, r1
 8001aa4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	438a      	bics	r2, r1
 8001ab4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac0:	491d      	ldr	r1, [pc, #116]	@ (8001b38 <HAL_DMA_Abort_IT+0xcc>)
 8001ac2:	400a      	ands	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aca:	221c      	movs	r2, #28
 8001acc:	401a      	ands	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	4091      	lsls	r1, r2
 8001ad6:	000a      	movs	r2, r1
 8001ad8:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ae2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d00c      	beq.n	8001b06 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af6:	4910      	ldr	r1, [pc, #64]	@ (8001b38 <HAL_DMA_Abort_IT+0xcc>)
 8001af8:	400a      	ands	r2, r1
 8001afa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b04:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2225      	movs	r2, #37	@ 0x25
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2224      	movs	r2, #36	@ 0x24
 8001b12:	2100      	movs	r1, #0
 8001b14:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d004      	beq.n	8001b28 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	0010      	movs	r0, r2
 8001b26:	4798      	blx	r3
    }
  }
  return status;
 8001b28:	230f      	movs	r3, #15
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	781b      	ldrb	r3, [r3, #0]
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b004      	add	sp, #16
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			@ (mov r8, r8)
 8001b38:	fffffeff 	.word	0xfffffeff

08001b3c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b58:	221c      	movs	r2, #28
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	0013      	movs	r3, r2
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	d026      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x7a>
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d022      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2220      	movs	r2, #32
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d107      	bne.n	8001b8c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2104      	movs	r1, #4
 8001b88:	438a      	bics	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b90:	221c      	movs	r2, #28
 8001b92:	401a      	ands	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b98:	2104      	movs	r1, #4
 8001b9a:	4091      	lsls	r1, r2
 8001b9c:	000a      	movs	r2, r1
 8001b9e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d100      	bne.n	8001baa <HAL_DMA_IRQHandler+0x6e>
 8001ba8:	e080      	b.n	8001cac <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	0010      	movs	r0, r2
 8001bb2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001bb4:	e07a      	b.n	8001cac <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bba:	221c      	movs	r2, #28
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	0013      	movs	r3, r2
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d03c      	beq.n	8001c44 <HAL_DMA_IRQHandler+0x108>
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2202      	movs	r2, #2
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d038      	beq.n	8001c44 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2220      	movs	r2, #32
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d10b      	bne.n	8001bf6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	210a      	movs	r1, #10
 8001bea:	438a      	bics	r2, r1
 8001bec:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2225      	movs	r2, #37	@ 0x25
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8001cb8 <HAL_DMA_IRQHandler+0x17c>)
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d909      	bls.n	8001c16 <HAL_DMA_IRQHandler+0xda>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	221c      	movs	r2, #28
 8001c08:	401a      	ands	r2, r3
 8001c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cbc <HAL_DMA_IRQHandler+0x180>)
 8001c0c:	2102      	movs	r1, #2
 8001c0e:	4091      	lsls	r1, r2
 8001c10:	000a      	movs	r2, r1
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	e008      	b.n	8001c28 <HAL_DMA_IRQHandler+0xec>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	221c      	movs	r2, #28
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <HAL_DMA_IRQHandler+0x184>)
 8001c20:	2102      	movs	r1, #2
 8001c22:	4091      	lsls	r1, r2
 8001c24:	000a      	movs	r2, r1
 8001c26:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2224      	movs	r2, #36	@ 0x24
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d039      	beq.n	8001cac <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	0010      	movs	r0, r2
 8001c40:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001c42:	e033      	b.n	8001cac <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c48:	221c      	movs	r2, #28
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	2208      	movs	r2, #8
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	0013      	movs	r3, r2
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4013      	ands	r3, r2
 8001c56:	d02a      	beq.n	8001cae <HAL_DMA_IRQHandler+0x172>
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	2208      	movs	r2, #8
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d026      	beq.n	8001cae <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	210e      	movs	r1, #14
 8001c6c:	438a      	bics	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c74:	221c      	movs	r2, #28
 8001c76:	401a      	ands	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	4091      	lsls	r1, r2
 8001c80:	000a      	movs	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2225      	movs	r2, #37	@ 0x25
 8001c8e:	2101      	movs	r1, #1
 8001c90:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2224      	movs	r2, #36	@ 0x24
 8001c96:	2100      	movs	r1, #0
 8001c98:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	0010      	movs	r0, r2
 8001caa:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001cac:	46c0      	nop			@ (mov r8, r8)
 8001cae:	46c0      	nop			@ (mov r8, r8)
}
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b004      	add	sp, #16
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	40020080 	.word	0x40020080
 8001cbc:	40020400 	.word	0x40020400
 8001cc0:	40020000 	.word	0x40020000

08001cc4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	001a      	movs	r2, r3
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d814      	bhi.n	8001d02 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8001d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8001ce2:	189a      	adds	r2, r3, r2
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	001a      	movs	r2, r3
 8001cee:	23ff      	movs	r3, #255	@ 0xff
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	3b08      	subs	r3, #8
 8001cf4:	2114      	movs	r1, #20
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f7fe fa0e 	bl	8000118 <__udivsi3>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	e014      	b.n	8001d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d06:	089b      	lsrs	r3, r3, #2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4a11      	ldr	r2, [pc, #68]	@ (8001d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8001d0c:	189a      	adds	r2, r3, r2
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	001a      	movs	r2, r3
 8001d18:	23ff      	movs	r3, #255	@ 0xff
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	3b08      	subs	r3, #8
 8001d1e:	2114      	movs	r1, #20
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7fe f9f9 	bl	8000118 <__udivsi3>
 8001d26:	0003      	movs	r3, r0
 8001d28:	3307      	adds	r3, #7
 8001d2a:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a09      	ldr	r2, [pc, #36]	@ (8001d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8001d30:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	221f      	movs	r2, #31
 8001d36:	4013      	ands	r3, r2
 8001d38:	2201      	movs	r2, #1
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d40:	46c0      	nop			@ (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b004      	add	sp, #16
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40020407 	.word	0x40020407
 8001d4c:	40020800 	.word	0x40020800
 8001d50:	4002081c 	.word	0x4002081c
 8001d54:	40020880 	.word	0x40020880

08001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	227f      	movs	r2, #127	@ 0x7f
 8001d66:	4013      	ands	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d6e:	4694      	mov	ip, r2
 8001d70:	4463      	add	r3, ip
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	001a      	movs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a07      	ldr	r2, [pc, #28]	@ (8001d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d7e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	2203      	movs	r2, #3
 8001d86:	4013      	ands	r3, r2
 8001d88:	2201      	movs	r2, #1
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001d90:	46c0      	nop			@ (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b004      	add	sp, #16
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	1000823f 	.word	0x1000823f
 8001d9c:	40020940 	.word	0x40020940

08001da0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e14e      	b.n	8002050 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	225c      	movs	r2, #92	@ 0x5c
 8001db6:	5c9b      	ldrb	r3, [r3, r2]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d107      	bne.n	8001dce <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	225d      	movs	r2, #93	@ 0x5d
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f7ff f81b 	bl	8000e04 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2110      	movs	r1, #16
 8001dda:	438a      	bics	r2, r1
 8001ddc:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dde:	f7ff fc3b 	bl	8001658 <HAL_GetTick>
 8001de2:	0003      	movs	r3, r0
 8001de4:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001de6:	e012      	b.n	8001e0e <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001de8:	f7ff fc36 	bl	8001658 <HAL_GetTick>
 8001dec:	0002      	movs	r2, r0
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b0a      	cmp	r3, #10
 8001df4:	d90b      	bls.n	8001e0e <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	225c      	movs	r2, #92	@ 0x5c
 8001e06:	2103      	movs	r1, #3
 8001e08:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e120      	b.n	8002050 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	2208      	movs	r2, #8
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d0e5      	beq.n	8001de8 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	699a      	ldr	r2, [r3, #24]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e2c:	f7ff fc14 	bl	8001658 <HAL_GetTick>
 8001e30:	0003      	movs	r3, r0
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e34:	e012      	b.n	8001e5c <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001e36:	f7ff fc0f 	bl	8001658 <HAL_GetTick>
 8001e3a:	0002      	movs	r2, r0
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b0a      	cmp	r3, #10
 8001e42:	d90b      	bls.n	8001e5c <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e48:	2201      	movs	r2, #1
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	225c      	movs	r2, #92	@ 0x5c
 8001e54:	2103      	movs	r1, #3
 8001e56:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0f9      	b.n	8002050 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	2201      	movs	r2, #1
 8001e64:	4013      	ands	r3, r2
 8001e66:	d0e6      	beq.n	8001e36 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	699a      	ldr	r2, [r3, #24]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2102      	movs	r1, #2
 8001e74:	430a      	orrs	r2, r1
 8001e76:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a76      	ldr	r2, [pc, #472]	@ (8002058 <HAL_FDCAN_Init+0x2b8>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d103      	bne.n	8001e8a <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001e82:	4a76      	ldr	r2, [pc, #472]	@ (800205c <HAL_FDCAN_Init+0x2bc>)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	7c1b      	ldrb	r3, [r3, #16]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d108      	bne.n	8001ea4 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	699a      	ldr	r2, [r3, #24]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2140      	movs	r1, #64	@ 0x40
 8001e9e:	438a      	bics	r2, r1
 8001ea0:	619a      	str	r2, [r3, #24]
 8001ea2:	e007      	b.n	8001eb4 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	699a      	ldr	r2, [r3, #24]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2140      	movs	r1, #64	@ 0x40
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	7c5b      	ldrb	r3, [r3, #17]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d109      	bne.n	8001ed0 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699a      	ldr	r2, [r3, #24]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2180      	movs	r1, #128	@ 0x80
 8001ec8:	01c9      	lsls	r1, r1, #7
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	619a      	str	r2, [r3, #24]
 8001ece:	e007      	b.n	8001ee0 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	699a      	ldr	r2, [r3, #24]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4961      	ldr	r1, [pc, #388]	@ (8002060 <HAL_FDCAN_Init+0x2c0>)
 8001edc:	400a      	ands	r2, r1
 8001ede:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7c9b      	ldrb	r3, [r3, #18]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d108      	bne.n	8001efa <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699a      	ldr	r2, [r3, #24]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	495c      	ldr	r1, [pc, #368]	@ (8002064 <HAL_FDCAN_Init+0x2c4>)
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	619a      	str	r2, [r3, #24]
 8001ef8:	e008      	b.n	8001f0c <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699a      	ldr	r2, [r3, #24]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2180      	movs	r1, #128	@ 0x80
 8001f06:	0149      	lsls	r1, r1, #5
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	4a55      	ldr	r2, [pc, #340]	@ (8002068 <HAL_FDCAN_Init+0x2c8>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	0019      	movs	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	699a      	ldr	r2, [r3, #24]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	21a4      	movs	r1, #164	@ 0xa4
 8001f30:	438a      	bics	r2, r1
 8001f32:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2110      	movs	r1, #16
 8001f40:	438a      	bics	r2, r1
 8001f42:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d108      	bne.n	8001f5e <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	699a      	ldr	r2, [r3, #24]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2104      	movs	r1, #4
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	619a      	str	r2, [r3, #24]
 8001f5c:	e02c      	b.n	8001fb8 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d028      	beq.n	8001fb8 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d01c      	beq.n	8001fa8 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699a      	ldr	r2, [r3, #24]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2180      	movs	r1, #128	@ 0x80
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2110      	movs	r1, #16
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d110      	bne.n	8001fb8 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	699a      	ldr	r2, [r3, #24]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2120      	movs	r1, #32
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	619a      	str	r2, [r3, #24]
 8001fa6:	e007      	b.n	8001fb8 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699a      	ldr	r2, [r3, #24]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2120      	movs	r1, #32
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fc8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fe0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fe2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	23c0      	movs	r3, #192	@ 0xc0
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d115      	bne.n	800201c <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ffe:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	3b01      	subs	r3, #1
 8002006:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002008:	431a      	orrs	r2, r3
 800200a:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002010:	3b01      	subs	r3, #1
 8002012:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002018:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800201a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	22c0      	movs	r2, #192	@ 0xc0
 8002022:	5899      	ldr	r1, [r3, r2]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	21c0      	movs	r1, #192	@ 0xc0
 8002030:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	0018      	movs	r0, r3
 8002036:	f000 f819 	bl	800206c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	225c      	movs	r2, #92	@ 0x5c
 800204a:	2101      	movs	r1, #1
 800204c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	0018      	movs	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	b004      	add	sp, #16
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40006400 	.word	0x40006400
 800205c:	40006500 	.word	0x40006500
 8002060:	ffffbfff 	.word	0xffffbfff
 8002064:	ffffefff 	.word	0xffffefff
 8002068:	fffffcff 	.word	0xfffffcff

0800206c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002074:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8002076:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2e      	ldr	r2, [pc, #184]	@ (8002138 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d105      	bne.n	800208e <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	22d4      	movs	r2, #212	@ 0xd4
 8002086:	0092      	lsls	r2, r2, #2
 8002088:	4694      	mov	ip, r2
 800208a:	4463      	add	r3, ip
 800208c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2280      	movs	r2, #128	@ 0x80
 800209a:	589b      	ldr	r3, [r3, r2]
 800209c:	4a27      	ldr	r2, [pc, #156]	@ (800213c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800209e:	4013      	ands	r3, r2
 80020a0:	0019      	movs	r1, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020a6:	041a      	lsls	r2, r3, #16
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	2180      	movs	r1, #128	@ 0x80
 80020b0:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	3370      	adds	r3, #112	@ 0x70
 80020b6:	001a      	movs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2280      	movs	r2, #128	@ 0x80
 80020c2:	589b      	ldr	r3, [r3, r2]
 80020c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002140 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	0019      	movs	r1, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ce:	061a      	lsls	r2, r3, #24
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	430a      	orrs	r2, r1
 80020d6:	2180      	movs	r1, #128	@ 0x80
 80020d8:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	33b0      	adds	r3, #176	@ 0xb0
 80020de:	001a      	movs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	3389      	adds	r3, #137	@ 0x89
 80020e8:	33ff      	adds	r3, #255	@ 0xff
 80020ea:	001a      	movs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2298      	movs	r2, #152	@ 0x98
 80020f4:	0092      	lsls	r2, r2, #2
 80020f6:	189a      	adds	r2, r3, r2
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	229e      	movs	r2, #158	@ 0x9e
 8002100:	0092      	lsls	r2, r2, #2
 8002102:	189a      	adds	r2, r3, r2
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	e005      	b.n	800211a <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	3304      	adds	r3, #4
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	22d4      	movs	r2, #212	@ 0xd4
 800211e:	0092      	lsls	r2, r2, #2
 8002120:	4694      	mov	ip, r2
 8002122:	4463      	add	r3, ip
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3f1      	bcc.n	800210e <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800212a:	46c0      	nop			@ (mov r8, r8)
 800212c:	46c0      	nop			@ (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b004      	add	sp, #16
 8002132:	bd80      	pop	{r7, pc}
 8002134:	4000b400 	.word	0x4000b400
 8002138:	40006800 	.word	0x40006800
 800213c:	ffe0ffff 	.word	0xffe0ffff
 8002140:	f0ffffff 	.word	0xf0ffffff

08002144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002152:	e14d      	b.n	80023f0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2101      	movs	r1, #1
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4091      	lsls	r1, r2
 800215e:	000a      	movs	r2, r1
 8002160:	4013      	ands	r3, r2
 8002162:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d100      	bne.n	800216c <HAL_GPIO_Init+0x28>
 800216a:	e13e      	b.n	80023ea <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2203      	movs	r2, #3
 8002172:	4013      	ands	r3, r2
 8002174:	2b01      	cmp	r3, #1
 8002176:	d005      	beq.n	8002184 <HAL_GPIO_Init+0x40>
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2203      	movs	r2, #3
 800217e:	4013      	ands	r3, r2
 8002180:	2b02      	cmp	r3, #2
 8002182:	d130      	bne.n	80021e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	2203      	movs	r2, #3
 8002190:	409a      	lsls	r2, r3
 8002192:	0013      	movs	r3, r2
 8002194:	43da      	mvns	r2, r3
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	409a      	lsls	r2, r3
 80021a6:	0013      	movs	r3, r2
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021ba:	2201      	movs	r2, #1
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	409a      	lsls	r2, r3
 80021c0:	0013      	movs	r3, r2
 80021c2:	43da      	mvns	r2, r3
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	2201      	movs	r2, #1
 80021d2:	401a      	ands	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
 80021d8:	0013      	movs	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2203      	movs	r2, #3
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d017      	beq.n	8002222 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	2203      	movs	r2, #3
 80021fe:	409a      	lsls	r2, r3
 8002200:	0013      	movs	r3, r2
 8002202:	43da      	mvns	r2, r3
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4013      	ands	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	409a      	lsls	r2, r3
 8002214:	0013      	movs	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	2203      	movs	r2, #3
 8002228:	4013      	ands	r3, r2
 800222a:	2b02      	cmp	r3, #2
 800222c:	d123      	bne.n	8002276 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	08da      	lsrs	r2, r3, #3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3208      	adds	r2, #8
 8002236:	0092      	lsls	r2, r2, #2
 8002238:	58d3      	ldr	r3, [r2, r3]
 800223a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	2207      	movs	r2, #7
 8002240:	4013      	ands	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	220f      	movs	r2, #15
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	43da      	mvns	r2, r3
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2107      	movs	r1, #7
 800225a:	400b      	ands	r3, r1
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	409a      	lsls	r2, r3
 8002260:	0013      	movs	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	08da      	lsrs	r2, r3, #3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3208      	adds	r2, #8
 8002270:	0092      	lsls	r2, r2, #2
 8002272:	6939      	ldr	r1, [r7, #16]
 8002274:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	2203      	movs	r2, #3
 8002282:	409a      	lsls	r2, r3
 8002284:	0013      	movs	r3, r2
 8002286:	43da      	mvns	r2, r3
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4013      	ands	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2203      	movs	r2, #3
 8002294:	401a      	ands	r2, r3
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	23c0      	movs	r3, #192	@ 0xc0
 80022b0:	029b      	lsls	r3, r3, #10
 80022b2:	4013      	ands	r3, r2
 80022b4:	d100      	bne.n	80022b8 <HAL_GPIO_Init+0x174>
 80022b6:	e098      	b.n	80023ea <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80022b8:	4a53      	ldr	r2, [pc, #332]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	3318      	adds	r3, #24
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	589b      	ldr	r3, [r3, r2]
 80022c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2203      	movs	r2, #3
 80022ca:	4013      	ands	r3, r2
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	220f      	movs	r2, #15
 80022d0:	409a      	lsls	r2, r3
 80022d2:	0013      	movs	r3, r2
 80022d4:	43da      	mvns	r2, r3
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	23a0      	movs	r3, #160	@ 0xa0
 80022e0:	05db      	lsls	r3, r3, #23
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d019      	beq.n	800231a <HAL_GPIO_Init+0x1d6>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a48      	ldr	r2, [pc, #288]	@ (800240c <HAL_GPIO_Init+0x2c8>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d013      	beq.n	8002316 <HAL_GPIO_Init+0x1d2>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a47      	ldr	r2, [pc, #284]	@ (8002410 <HAL_GPIO_Init+0x2cc>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d00d      	beq.n	8002312 <HAL_GPIO_Init+0x1ce>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a46      	ldr	r2, [pc, #280]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d007      	beq.n	800230e <HAL_GPIO_Init+0x1ca>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a45      	ldr	r2, [pc, #276]	@ (8002418 <HAL_GPIO_Init+0x2d4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d101      	bne.n	800230a <HAL_GPIO_Init+0x1c6>
 8002306:	2304      	movs	r3, #4
 8002308:	e008      	b.n	800231c <HAL_GPIO_Init+0x1d8>
 800230a:	2305      	movs	r3, #5
 800230c:	e006      	b.n	800231c <HAL_GPIO_Init+0x1d8>
 800230e:	2303      	movs	r3, #3
 8002310:	e004      	b.n	800231c <HAL_GPIO_Init+0x1d8>
 8002312:	2302      	movs	r3, #2
 8002314:	e002      	b.n	800231c <HAL_GPIO_Init+0x1d8>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_GPIO_Init+0x1d8>
 800231a:	2300      	movs	r3, #0
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	2103      	movs	r1, #3
 8002320:	400a      	ands	r2, r1
 8002322:	00d2      	lsls	r2, r2, #3
 8002324:	4093      	lsls	r3, r2
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800232c:	4936      	ldr	r1, [pc, #216]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	089b      	lsrs	r3, r3, #2
 8002332:	3318      	adds	r3, #24
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800233a:	4b33      	ldr	r3, [pc, #204]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	43da      	mvns	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	2380      	movs	r3, #128	@ 0x80
 8002350:	035b      	lsls	r3, r3, #13
 8002352:	4013      	ands	r3, r2
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800235e:	4b2a      	ldr	r3, [pc, #168]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002364:	4b28      	ldr	r3, [pc, #160]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	43da      	mvns	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	039b      	lsls	r3, r3, #14
 800237c:	4013      	ands	r3, r2
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002388:	4b1f      	ldr	r3, [pc, #124]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800238e:	4a1e      	ldr	r2, [pc, #120]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 8002390:	2384      	movs	r3, #132	@ 0x84
 8002392:	58d3      	ldr	r3, [r2, r3]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	43da      	mvns	r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	029b      	lsls	r3, r3, #10
 80023a8:	4013      	ands	r3, r2
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023b4:	4914      	ldr	r1, [pc, #80]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 80023b6:	2284      	movs	r2, #132	@ 0x84
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80023bc:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 80023be:	2380      	movs	r3, #128	@ 0x80
 80023c0:	58d3      	ldr	r3, [r2, r3]
 80023c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	43da      	mvns	r2, r3
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	2380      	movs	r3, #128	@ 0x80
 80023d4:	025b      	lsls	r3, r3, #9
 80023d6:	4013      	ands	r3, r2
 80023d8:	d003      	beq.n	80023e2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4313      	orrs	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023e2:	4909      	ldr	r1, [pc, #36]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 80023e4:	2280      	movs	r2, #128	@ 0x80
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	40da      	lsrs	r2, r3
 80023f8:	1e13      	subs	r3, r2, #0
 80023fa:	d000      	beq.n	80023fe <HAL_GPIO_Init+0x2ba>
 80023fc:	e6aa      	b.n	8002154 <HAL_GPIO_Init+0x10>
  }
}
 80023fe:	46c0      	nop			@ (mov r8, r8)
 8002400:	46c0      	nop			@ (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b006      	add	sp, #24
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40021800 	.word	0x40021800
 800240c:	50000400 	.word	0x50000400
 8002410:	50000800 	.word	0x50000800
 8002414:	50000c00 	.word	0x50000c00
 8002418:	50001000 	.word	0x50001000

0800241c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	0008      	movs	r0, r1
 8002426:	0011      	movs	r1, r2
 8002428:	1cbb      	adds	r3, r7, #2
 800242a:	1c02      	adds	r2, r0, #0
 800242c:	801a      	strh	r2, [r3, #0]
 800242e:	1c7b      	adds	r3, r7, #1
 8002430:	1c0a      	adds	r2, r1, #0
 8002432:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002434:	1c7b      	adds	r3, r7, #1
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d004      	beq.n	8002446 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800243c:	1cbb      	adds	r3, r7, #2
 800243e:	881a      	ldrh	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002444:	e003      	b.n	800244e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002446:	1cbb      	adds	r3, r7, #2
 8002448:	881a      	ldrh	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800244e:	46c0      	nop			@ (mov r8, r8)
 8002450:	46bd      	mov	sp, r7
 8002452:	b002      	add	sp, #8
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e08f      	b.n	800258a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2241      	movs	r2, #65	@ 0x41
 800246e:	5c9b      	ldrb	r3, [r3, r2]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d107      	bne.n	8002486 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2240      	movs	r2, #64	@ 0x40
 800247a:	2100      	movs	r1, #0
 800247c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	0018      	movs	r0, r3
 8002482:	f7fe fd21 	bl	8000ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2241      	movs	r2, #65	@ 0x41
 800248a:	2124      	movs	r1, #36	@ 0x24
 800248c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2101      	movs	r1, #1
 800249a:	438a      	bics	r2, r1
 800249c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	493b      	ldr	r1, [pc, #236]	@ (8002594 <HAL_I2C_Init+0x13c>)
 80024a8:	400a      	ands	r2, r1
 80024aa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4938      	ldr	r1, [pc, #224]	@ (8002598 <HAL_I2C_Init+0x140>)
 80024b8:	400a      	ands	r2, r1
 80024ba:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d108      	bne.n	80024d6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2180      	movs	r1, #128	@ 0x80
 80024ce:	0209      	lsls	r1, r1, #8
 80024d0:	430a      	orrs	r2, r1
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	e007      	b.n	80024e6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2184      	movs	r1, #132	@ 0x84
 80024e0:	0209      	lsls	r1, r1, #8
 80024e2:	430a      	orrs	r2, r1
 80024e4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d109      	bne.n	8002502 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2180      	movs	r1, #128	@ 0x80
 80024fa:	0109      	lsls	r1, r1, #4
 80024fc:	430a      	orrs	r2, r1
 80024fe:	605a      	str	r2, [r3, #4]
 8002500:	e007      	b.n	8002512 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4923      	ldr	r1, [pc, #140]	@ (800259c <HAL_I2C_Init+0x144>)
 800250e:	400a      	ands	r2, r1
 8002510:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4920      	ldr	r1, [pc, #128]	@ (80025a0 <HAL_I2C_Init+0x148>)
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	491a      	ldr	r1, [pc, #104]	@ (8002598 <HAL_I2C_Init+0x140>)
 800252e:	400a      	ands	r2, r1
 8002530:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691a      	ldr	r2, [r3, #16]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	431a      	orrs	r2, r3
 800253c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69d9      	ldr	r1, [r3, #28]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1a      	ldr	r2, [r3, #32]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2101      	movs	r1, #1
 8002568:	430a      	orrs	r2, r1
 800256a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2241      	movs	r2, #65	@ 0x41
 8002576:	2120      	movs	r1, #32
 8002578:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2242      	movs	r2, #66	@ 0x42
 8002584:	2100      	movs	r1, #0
 8002586:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	0018      	movs	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	b002      	add	sp, #8
 8002590:	bd80      	pop	{r7, pc}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	f0ffffff 	.word	0xf0ffffff
 8002598:	ffff7fff 	.word	0xffff7fff
 800259c:	fffff7ff 	.word	0xfffff7ff
 80025a0:	02008000 	.word	0x02008000

080025a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2241      	movs	r2, #65	@ 0x41
 80025b2:	5c9b      	ldrb	r3, [r3, r2]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b20      	cmp	r3, #32
 80025b8:	d138      	bne.n	800262c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2240      	movs	r2, #64	@ 0x40
 80025be:	5c9b      	ldrb	r3, [r3, r2]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e032      	b.n	800262e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2240      	movs	r2, #64	@ 0x40
 80025cc:	2101      	movs	r1, #1
 80025ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2241      	movs	r2, #65	@ 0x41
 80025d4:	2124      	movs	r1, #36	@ 0x24
 80025d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2101      	movs	r1, #1
 80025e4:	438a      	bics	r2, r1
 80025e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4911      	ldr	r1, [pc, #68]	@ (8002638 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80025f4:	400a      	ands	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2101      	movs	r1, #1
 8002614:	430a      	orrs	r2, r1
 8002616:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2241      	movs	r2, #65	@ 0x41
 800261c:	2120      	movs	r1, #32
 800261e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2240      	movs	r2, #64	@ 0x40
 8002624:	2100      	movs	r1, #0
 8002626:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	e000      	b.n	800262e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800262c:	2302      	movs	r3, #2
  }
}
 800262e:	0018      	movs	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	b002      	add	sp, #8
 8002634:	bd80      	pop	{r7, pc}
 8002636:	46c0      	nop			@ (mov r8, r8)
 8002638:	ffffefff 	.word	0xffffefff

0800263c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2241      	movs	r2, #65	@ 0x41
 800264a:	5c9b      	ldrb	r3, [r3, r2]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b20      	cmp	r3, #32
 8002650:	d139      	bne.n	80026c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2240      	movs	r2, #64	@ 0x40
 8002656:	5c9b      	ldrb	r3, [r3, r2]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800265c:	2302      	movs	r3, #2
 800265e:	e033      	b.n	80026c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2240      	movs	r2, #64	@ 0x40
 8002664:	2101      	movs	r1, #1
 8002666:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2241      	movs	r2, #65	@ 0x41
 800266c:	2124      	movs	r1, #36	@ 0x24
 800266e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2101      	movs	r1, #1
 800267c:	438a      	bics	r2, r1
 800267e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a11      	ldr	r2, [pc, #68]	@ (80026d0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800268c:	4013      	ands	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	4313      	orrs	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2101      	movs	r1, #1
 80026ae:	430a      	orrs	r2, r1
 80026b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2241      	movs	r2, #65	@ 0x41
 80026b6:	2120      	movs	r1, #32
 80026b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2240      	movs	r2, #64	@ 0x40
 80026be:	2100      	movs	r1, #0
 80026c0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
  }
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b004      	add	sp, #16
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	fffff0ff 	.word	0xfffff0ff

080026d4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e03d      	b.n	8002762 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a20      	ldr	r2, [pc, #128]	@ (800276c <HAL_IWDG_Init+0x98>)
 80026ec:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002770 <HAL_IWDG_Init+0x9c>)
 80026f4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6852      	ldr	r2, [r2, #4]
 80026fe:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6892      	ldr	r2, [r2, #8]
 8002708:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800270a:	f7fe ffa5 	bl	8001658 <HAL_GetTick>
 800270e:	0003      	movs	r3, r0
 8002710:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002712:	e00e      	b.n	8002732 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002714:	f7fe ffa0 	bl	8001658 <HAL_GetTick>
 8002718:	0002      	movs	r2, r0
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b31      	cmp	r3, #49	@ 0x31
 8002720:	d907      	bls.n	8002732 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2207      	movs	r2, #7
 800272a:	4013      	ands	r3, r2
 800272c:	d001      	beq.n	8002732 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e017      	b.n	8002762 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	2207      	movs	r2, #7
 800273a:	4013      	ands	r3, r2
 800273c:	d1ea      	bne.n	8002714 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d005      	beq.n	8002758 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	68d2      	ldr	r2, [r2, #12]
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	e003      	b.n	8002760 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a05      	ldr	r2, [pc, #20]	@ (8002774 <HAL_IWDG_Init+0xa0>)
 800275e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	0018      	movs	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	b004      	add	sp, #16
 8002768:	bd80      	pop	{r7, pc}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	0000cccc 	.word	0x0000cccc
 8002770:	00005555 	.word	0x00005555
 8002774:	0000aaaa 	.word	0x0000aaaa

08002778 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a03      	ldr	r2, [pc, #12]	@ (8002794 <HAL_IWDG_Refresh+0x1c>)
 8002786:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	0018      	movs	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	b002      	add	sp, #8
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	0000aaaa 	.word	0x0000aaaa

08002798 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	000a      	movs	r2, r1
 80027a2:	1cbb      	adds	r3, r7, #2
 80027a4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80027a6:	230a      	movs	r3, #10
 80027a8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80027aa:	e002      	b.n	80027b2 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1f9      	bne.n	80027ac <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 80027b8:	1cbb      	adds	r3, r7, #2
 80027ba:	881b      	ldrh	r3, [r3, #0]
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4a06      	ldr	r2, [pc, #24]	@ (80027d8 <PCD_GET_EP_RX_CNT+0x40>)
 80027c0:	4694      	mov	ip, r2
 80027c2:	4463      	add	r3, ip
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	0c1b      	lsrs	r3, r3, #16
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	059b      	lsls	r3, r3, #22
 80027cc:	0d9b      	lsrs	r3, r3, #22
 80027ce:	b29b      	uxth	r3, r3
}
 80027d0:	0018      	movs	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b004      	add	sp, #16
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40009800 	.word	0x40009800

080027dc <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	000a      	movs	r2, r1
 80027e6:	1cbb      	adds	r3, r7, #2
 80027e8:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80027ea:	230a      	movs	r3, #10
 80027ec:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80027ee:	e002      	b.n	80027f6 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f9      	bne.n	80027f0 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 80027fc:	1cbb      	adds	r3, r7, #2
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4a06      	ldr	r2, [pc, #24]	@ (800281c <PCD_GET_EP_DBUF0_CNT+0x40>)
 8002804:	4694      	mov	ip, r2
 8002806:	4463      	add	r3, ip
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	0c1b      	lsrs	r3, r3, #16
 800280c:	b29b      	uxth	r3, r3
 800280e:	059b      	lsls	r3, r3, #22
 8002810:	0d9b      	lsrs	r3, r3, #22
 8002812:	b29b      	uxth	r3, r3
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b004      	add	sp, #16
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40009800 	.word	0x40009800

08002820 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	000a      	movs	r2, r1
 800282a:	1cbb      	adds	r3, r7, #2
 800282c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800282e:	230a      	movs	r3, #10
 8002830:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002832:	e002      	b.n	800283a <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	3b01      	subs	r3, #1
 8002838:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f9      	bne.n	8002834 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8002840:	1cbb      	adds	r3, r7, #2
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	4a06      	ldr	r2, [pc, #24]	@ (8002860 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8002848:	4694      	mov	ip, r2
 800284a:	4463      	add	r3, ip
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	0c1b      	lsrs	r3, r3, #16
 8002850:	b29b      	uxth	r3, r3
 8002852:	059b      	lsls	r3, r3, #22
 8002854:	0d9b      	lsrs	r3, r3, #22
 8002856:	b29b      	uxth	r3, r3
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	b004      	add	sp, #16
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40009800 	.word	0x40009800

08002864 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b087      	sub	sp, #28
 8002868:	af02      	add	r7, sp, #8
 800286a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e0ea      	b.n	8002a4c <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a76      	ldr	r2, [pc, #472]	@ (8002a54 <HAL_PCD_Init+0x1f0>)
 800287a:	5c9b      	ldrb	r3, [r3, r2]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d108      	bne.n	8002894 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	23a5      	movs	r3, #165	@ 0xa5
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	2100      	movs	r1, #0
 800288a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	0018      	movs	r0, r3
 8002890:	f009 fb3c 	bl	800bf0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a6f      	ldr	r2, [pc, #444]	@ (8002a54 <HAL_PCD_Init+0x1f0>)
 8002898:	2103      	movs	r1, #3
 800289a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	0018      	movs	r0, r3
 80028a2:	f004 fff9 	bl	8007898 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028a6:	230f      	movs	r3, #15
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	2200      	movs	r2, #0
 80028ac:	701a      	strb	r2, [r3, #0]
 80028ae:	e049      	b.n	8002944 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80028b0:	200f      	movs	r0, #15
 80028b2:	183b      	adds	r3, r7, r0
 80028b4:	781a      	ldrb	r2, [r3, #0]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	0013      	movs	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	18cb      	adds	r3, r1, r3
 80028c2:	3315      	adds	r3, #21
 80028c4:	2201      	movs	r2, #1
 80028c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80028c8:	183b      	adds	r3, r7, r0
 80028ca:	781a      	ldrb	r2, [r3, #0]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	0013      	movs	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	189b      	adds	r3, r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	18cb      	adds	r3, r1, r3
 80028d8:	3314      	adds	r3, #20
 80028da:	183a      	adds	r2, r7, r0
 80028dc:	7812      	ldrb	r2, [r2, #0]
 80028de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028e0:	183b      	adds	r3, r7, r0
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	0013      	movs	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	189b      	adds	r3, r3, r2
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	18cb      	adds	r3, r1, r3
 80028f0:	3317      	adds	r3, #23
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028f6:	183b      	adds	r3, r7, r0
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	0013      	movs	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	189b      	adds	r3, r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	18cb      	adds	r3, r1, r3
 8002906:	3324      	adds	r3, #36	@ 0x24
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800290c:	183b      	adds	r3, r7, r0
 800290e:	781a      	ldrb	r2, [r3, #0]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	0013      	movs	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	189b      	adds	r3, r3, r2
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	18cb      	adds	r3, r1, r3
 800291c:	3328      	adds	r3, #40	@ 0x28
 800291e:	2200      	movs	r2, #0
 8002920:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002922:	183b      	adds	r3, r7, r0
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	0013      	movs	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	189b      	adds	r3, r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	18cb      	adds	r3, r1, r3
 8002934:	3304      	adds	r3, #4
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800293a:	183b      	adds	r3, r7, r0
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	183b      	adds	r3, r7, r0
 8002940:	3201      	adds	r2, #1
 8002942:	701a      	strb	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	791b      	ldrb	r3, [r3, #4]
 8002948:	210f      	movs	r1, #15
 800294a:	187a      	adds	r2, r7, r1
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d3ae      	bcc.n	80028b0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002952:	187b      	adds	r3, r7, r1
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
 8002958:	e056      	b.n	8002a08 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800295a:	240f      	movs	r4, #15
 800295c:	193b      	adds	r3, r7, r4
 800295e:	781a      	ldrb	r2, [r3, #0]
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	2356      	movs	r3, #86	@ 0x56
 8002964:	33ff      	adds	r3, #255	@ 0xff
 8002966:	0019      	movs	r1, r3
 8002968:	0013      	movs	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	189b      	adds	r3, r3, r2
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	18c3      	adds	r3, r0, r3
 8002972:	185b      	adds	r3, r3, r1
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002978:	193b      	adds	r3, r7, r4
 800297a:	781a      	ldrb	r2, [r3, #0]
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	23aa      	movs	r3, #170	@ 0xaa
 8002980:	0059      	lsls	r1, r3, #1
 8002982:	0013      	movs	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	189b      	adds	r3, r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	18c3      	adds	r3, r0, r3
 800298c:	185b      	adds	r3, r3, r1
 800298e:	193a      	adds	r2, r7, r4
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002994:	193b      	adds	r3, r7, r4
 8002996:	781a      	ldrb	r2, [r3, #0]
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	2358      	movs	r3, #88	@ 0x58
 800299c:	33ff      	adds	r3, #255	@ 0xff
 800299e:	0019      	movs	r1, r3
 80029a0:	0013      	movs	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	189b      	adds	r3, r3, r2
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	18c3      	adds	r3, r0, r3
 80029aa:	185b      	adds	r3, r3, r1
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029b0:	193b      	adds	r3, r7, r4
 80029b2:	781a      	ldrb	r2, [r3, #0]
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	23b2      	movs	r3, #178	@ 0xb2
 80029b8:	0059      	lsls	r1, r3, #1
 80029ba:	0013      	movs	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	18c3      	adds	r3, r0, r3
 80029c4:	185b      	adds	r3, r3, r1
 80029c6:	2200      	movs	r2, #0
 80029c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029ca:	193b      	adds	r3, r7, r4
 80029cc:	781a      	ldrb	r2, [r3, #0]
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	23b4      	movs	r3, #180	@ 0xb4
 80029d2:	0059      	lsls	r1, r3, #1
 80029d4:	0013      	movs	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	189b      	adds	r3, r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	18c3      	adds	r3, r0, r3
 80029de:	185b      	adds	r3, r3, r1
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80029e4:	193b      	adds	r3, r7, r4
 80029e6:	781a      	ldrb	r2, [r3, #0]
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	23b6      	movs	r3, #182	@ 0xb6
 80029ec:	0059      	lsls	r1, r3, #1
 80029ee:	0013      	movs	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	189b      	adds	r3, r3, r2
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	18c3      	adds	r3, r0, r3
 80029f8:	185b      	adds	r3, r3, r1
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029fe:	193b      	adds	r3, r7, r4
 8002a00:	781a      	ldrb	r2, [r3, #0]
 8002a02:	193b      	adds	r3, r7, r4
 8002a04:	3201      	adds	r2, #1
 8002a06:	701a      	strb	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	791b      	ldrb	r3, [r3, #4]
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	18ba      	adds	r2, r7, r2
 8002a10:	7812      	ldrb	r2, [r2, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d3a1      	bcc.n	800295a <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	466a      	mov	r2, sp
 8002a1e:	7c19      	ldrb	r1, [r3, #16]
 8002a20:	7011      	strb	r1, [r2, #0]
 8002a22:	6859      	ldr	r1, [r3, #4]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f004 ff6f 	bl	800790a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a07      	ldr	r2, [pc, #28]	@ (8002a54 <HAL_PCD_Init+0x1f0>)
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7b1b      	ldrb	r3, [r3, #12]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d103      	bne.n	8002a4a <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f001 fbf1 	bl	800422c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b005      	add	sp, #20
 8002a52:	bd90      	pop	{r4, r7, pc}
 8002a54:	00000295 	.word	0x00000295

08002a58 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	23a5      	movs	r3, #165	@ 0xa5
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	5cd3      	ldrb	r3, [r2, r3]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_PCD_Start+0x18>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e014      	b.n	8002a9a <HAL_PCD_Start+0x42>
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	23a5      	movs	r3, #165	@ 0xa5
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	2101      	movs	r1, #1
 8002a78:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f004 fef6 	bl	8007870 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f006 fd00 	bl	800948e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	23a5      	movs	r3, #165	@ 0xa5
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	2100      	movs	r1, #0
 8002a96:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	b002      	add	sp, #8
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f006 fcfc 	bl	80094ae <USB_ReadInterrupts>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8002aba:	4a7c      	ldr	r2, [pc, #496]	@ (8002cac <HAL_PCD_IRQHandler+0x208>)
 8002abc:	23a0      	movs	r3, #160	@ 0xa0
 8002abe:	58d3      	ldr	r3, [r2, r3]
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d100      	bne.n	8002ac8 <HAL_PCD_IRQHandler+0x24>
 8002ac6:	e0ed      	b.n	8002ca4 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	2380      	movs	r3, #128	@ 0x80
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d004      	beq.n	8002adc <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f000 fb35 	bl	8003144 <PCD_EP_ISR_Handler>

    return;
 8002ada:	e0e4      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	2380      	movs	r3, #128	@ 0x80
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d011      	beq.n	8002b0a <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	496f      	ldr	r1, [pc, #444]	@ (8002cb0 <HAL_PCD_IRQHandler+0x20c>)
 8002af2:	400a      	ands	r2, r1
 8002af4:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	0018      	movs	r0, r3
 8002afa:	f009 faca 	bl	800c092 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2100      	movs	r1, #0
 8002b02:	0018      	movs	r0, r3
 8002b04:	f000 f8e4 	bl	8002cd0 <HAL_PCD_SetAddress>

    return;
 8002b08:	e0cd      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	2380      	movs	r3, #128	@ 0x80
 8002b0e:	01db      	lsls	r3, r3, #7
 8002b10:	4013      	ands	r3, r2
 8002b12:	d008      	beq.n	8002b26 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4965      	ldr	r1, [pc, #404]	@ (8002cb4 <HAL_PCD_IRQHandler+0x210>)
 8002b20:	400a      	ands	r2, r1
 8002b22:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002b24:	e0bf      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	2380      	movs	r3, #128	@ 0x80
 8002b2a:	019b      	lsls	r3, r3, #6
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d008      	beq.n	8002b42 <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	495f      	ldr	r1, [pc, #380]	@ (8002cb8 <HAL_PCD_IRQHandler+0x214>)
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002b40:	e0b1      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	2380      	movs	r3, #128	@ 0x80
 8002b46:	015b      	lsls	r3, r3, #5
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d02c      	beq.n	8002ba6 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2104      	movs	r1, #4
 8002b58:	438a      	bics	r2, r1
 8002b5a:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2108      	movs	r1, #8
 8002b68:	438a      	bics	r2, r1
 8002b6a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	23b3      	movs	r3, #179	@ 0xb3
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	5cd3      	ldrb	r3, [r2, r3]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d109      	bne.n	8002b8c <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	23b3      	movs	r3, #179	@ 0xb3
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	2100      	movs	r1, #0
 8002b80:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2100      	movs	r1, #0
 8002b86:	0018      	movs	r0, r3
 8002b88:	f009 fd02 	bl	800c590 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f009 fac0 	bl	800c114 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4947      	ldr	r1, [pc, #284]	@ (8002cbc <HAL_PCD_IRQHandler+0x218>)
 8002ba0:	400a      	ands	r2, r1
 8002ba2:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002ba4:	e07f      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	4013      	ands	r3, r2
 8002bae:	d01c      	beq.n	8002bea <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2108      	movs	r1, #8
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	493d      	ldr	r1, [pc, #244]	@ (8002cc0 <HAL_PCD_IRQHandler+0x21c>)
 8002bcc:	400a      	ands	r2, r1
 8002bce:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2104      	movs	r1, #4
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f009 fa7a 	bl	800c0dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002be8:	e05d      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2280      	movs	r2, #128	@ 0x80
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d038      	beq.n	8002c64 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4931      	ldr	r1, [pc, #196]	@ (8002cc4 <HAL_PCD_IRQHandler+0x220>)
 8002bfe:	400a      	ands	r2, r1
 8002c00:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	23b3      	movs	r3, #179	@ 0xb3
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	5cd3      	ldrb	r3, [r2, r3]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d125      	bne.n	8002c5a <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2104      	movs	r1, #4
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2108      	movs	r1, #8
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	23b3      	movs	r3, #179	@ 0xb3
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	2101      	movs	r1, #1
 8002c36:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3e:	089b      	lsrs	r3, r3, #2
 8002c40:	223c      	movs	r2, #60	@ 0x3c
 8002c42:	4013      	ands	r3, r2
 8002c44:	0019      	movs	r1, r3
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	23b4      	movs	r3, #180	@ 0xb4
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2101      	movs	r1, #1
 8002c52:	0018      	movs	r0, r3
 8002c54:	f009 fc9c 	bl	800c590 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002c58:	e025      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f009 fa3d 	bl	800c0dc <HAL_PCD_SuspendCallback>
    return;
 8002c62:	e020      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d00c      	beq.n	8002c88 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4913      	ldr	r1, [pc, #76]	@ (8002cc8 <HAL_PCD_IRQHandler+0x224>)
 8002c7a:	400a      	ands	r2, r1
 8002c7c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	0018      	movs	r0, r3
 8002c82:	f009 f9f7 	bl	800c074 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002c86:	e00e      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	2380      	movs	r3, #128	@ 0x80
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d009      	beq.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	490b      	ldr	r1, [pc, #44]	@ (8002ccc <HAL_PCD_IRQHandler+0x228>)
 8002c9e:	400a      	ands	r2, r1
 8002ca0:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002ca2:	e000      	b.n	8002ca6 <HAL_PCD_IRQHandler+0x202>
    return;
 8002ca4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b004      	add	sp, #16
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40010000 	.word	0x40010000
 8002cb0:	0000fbff 	.word	0x0000fbff
 8002cb4:	0000bfff 	.word	0x0000bfff
 8002cb8:	0000dfff 	.word	0x0000dfff
 8002cbc:	0000efff 	.word	0x0000efff
 8002cc0:	0000f7ff 	.word	0x0000f7ff
 8002cc4:	0000ff7f 	.word	0x0000ff7f
 8002cc8:	0000fdff 	.word	0x0000fdff
 8002ccc:	0000feff 	.word	0x0000feff

08002cd0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	000a      	movs	r2, r1
 8002cda:	1cfb      	adds	r3, r7, #3
 8002cdc:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	23a5      	movs	r3, #165	@ 0xa5
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	5cd3      	ldrb	r3, [r2, r3]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_PCD_SetAddress+0x1e>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e016      	b.n	8002d1c <HAL_PCD_SetAddress+0x4c>
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	23a5      	movs	r3, #165	@ 0xa5
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	1cfa      	adds	r2, r7, #3
 8002cfc:	7812      	ldrb	r2, [r2, #0]
 8002cfe:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	1cfb      	adds	r3, r7, #3
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	0019      	movs	r1, r3
 8002d0a:	0010      	movs	r0, r2
 8002d0c:	f006 fbac 	bl	8009468 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	23a5      	movs	r3, #165	@ 0xa5
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	2100      	movs	r1, #0
 8002d18:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d24:	b590      	push	{r4, r7, lr}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	000c      	movs	r4, r1
 8002d2e:	0010      	movs	r0, r2
 8002d30:	0019      	movs	r1, r3
 8002d32:	1cfb      	adds	r3, r7, #3
 8002d34:	1c22      	adds	r2, r4, #0
 8002d36:	701a      	strb	r2, [r3, #0]
 8002d38:	003b      	movs	r3, r7
 8002d3a:	1c02      	adds	r2, r0, #0
 8002d3c:	801a      	strh	r2, [r3, #0]
 8002d3e:	1cbb      	adds	r3, r7, #2
 8002d40:	1c0a      	adds	r2, r1, #0
 8002d42:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002d44:	230b      	movs	r3, #11
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d4c:	1cfb      	adds	r3, r7, #3
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	b25b      	sxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	da10      	bge.n	8002d78 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d56:	1cfb      	adds	r3, r7, #3
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2207      	movs	r2, #7
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	0013      	movs	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	189b      	adds	r3, r3, r2
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	3310      	adds	r3, #16
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	18d3      	adds	r3, r2, r3
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	705a      	strb	r2, [r3, #1]
 8002d76:	e010      	b.n	8002d9a <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d78:	1cfb      	adds	r3, r7, #3
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	401a      	ands	r2, r3
 8002d80:	0013      	movs	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	189b      	adds	r3, r3, r2
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	3351      	adds	r3, #81	@ 0x51
 8002d8a:	33ff      	adds	r3, #255	@ 0xff
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	18d3      	adds	r3, r2, r3
 8002d90:	3304      	adds	r3, #4
 8002d92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d9a:	1cfb      	adds	r3, r7, #3
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2207      	movs	r2, #7
 8002da0:	4013      	ands	r3, r2
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002da8:	003b      	movs	r3, r7
 8002daa:	881a      	ldrh	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1cba      	adds	r2, r7, #2
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002db8:	1cbb      	adds	r3, r7, #2
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d102      	bne.n	8002dc6 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	23a5      	movs	r3, #165	@ 0xa5
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	5cd3      	ldrb	r3, [r2, r3]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d101      	bne.n	8002dd6 <HAL_PCD_EP_Open+0xb2>
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e013      	b.n	8002dfe <HAL_PCD_EP_Open+0xda>
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	23a5      	movs	r3, #165	@ 0xa5
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	2101      	movs	r1, #1
 8002dde:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	0011      	movs	r1, r2
 8002de8:	0018      	movs	r0, r3
 8002dea:	f004 fdb9 	bl	8007960 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	23a5      	movs	r3, #165	@ 0xa5
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	2100      	movs	r1, #0
 8002df6:	54d1      	strb	r1, [r2, r3]

  return ret;
 8002df8:	230b      	movs	r3, #11
 8002dfa:	18fb      	adds	r3, r7, r3
 8002dfc:	781b      	ldrb	r3, [r3, #0]
}
 8002dfe:	0018      	movs	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b005      	add	sp, #20
 8002e04:	bd90      	pop	{r4, r7, pc}

08002e06 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	000a      	movs	r2, r1
 8002e10:	1cfb      	adds	r3, r7, #3
 8002e12:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e14:	1cfb      	adds	r3, r7, #3
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	b25b      	sxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	da10      	bge.n	8002e40 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e1e:	1cfb      	adds	r3, r7, #3
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2207      	movs	r2, #7
 8002e24:	401a      	ands	r2, r3
 8002e26:	0013      	movs	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	189b      	adds	r3, r3, r2
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	3310      	adds	r3, #16
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	18d3      	adds	r3, r2, r3
 8002e34:	3304      	adds	r3, #4
 8002e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	705a      	strb	r2, [r3, #1]
 8002e3e:	e010      	b.n	8002e62 <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e40:	1cfb      	adds	r3, r7, #3
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2207      	movs	r2, #7
 8002e46:	401a      	ands	r2, r3
 8002e48:	0013      	movs	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	189b      	adds	r3, r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	3351      	adds	r3, #81	@ 0x51
 8002e52:	33ff      	adds	r3, #255	@ 0xff
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	18d3      	adds	r3, r2, r3
 8002e58:	3304      	adds	r3, #4
 8002e5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e62:	1cfb      	adds	r3, r7, #3
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	2207      	movs	r2, #7
 8002e68:	4013      	ands	r3, r2
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	23a5      	movs	r3, #165	@ 0xa5
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	5cd3      	ldrb	r3, [r2, r3]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_PCD_EP_Close+0x7a>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e011      	b.n	8002ea4 <HAL_PCD_EP_Close+0x9e>
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	23a5      	movs	r3, #165	@ 0xa5
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	2101      	movs	r1, #1
 8002e88:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	0011      	movs	r1, r2
 8002e92:	0018      	movs	r0, r3
 8002e94:	f005 f898 	bl	8007fc8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	23a5      	movs	r3, #165	@ 0xa5
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	b004      	add	sp, #16
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	200b      	movs	r0, #11
 8002eba:	183b      	adds	r3, r7, r0
 8002ebc:	1c0a      	adds	r2, r1, #0
 8002ebe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ec0:	0001      	movs	r1, r0
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2207      	movs	r2, #7
 8002ec8:	401a      	ands	r2, r3
 8002eca:	0013      	movs	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	189b      	adds	r3, r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	3351      	adds	r3, #81	@ 0x51
 8002ed4:	33ff      	adds	r3, #255	@ 0xff
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	18d3      	adds	r3, r2, r3
 8002eda:	3304      	adds	r3, #4
 8002edc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2200      	movs	r2, #0
 8002eee:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2207      	movs	r2, #7
 8002efc:	4013      	ands	r3, r2
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	0011      	movs	r1, r2
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f005 f9c1 	bl	8008294 <USB_EPStartXfer>

  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b006      	add	sp, #24
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	000a      	movs	r2, r1
 8002f26:	1cfb      	adds	r3, r7, #3
 8002f28:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f2a:	1cfb      	adds	r3, r7, #3
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	2207      	movs	r2, #7
 8002f30:	401a      	ands	r2, r3
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	23b8      	movs	r3, #184	@ 0xb8
 8002f36:	0059      	lsls	r1, r3, #1
 8002f38:	0013      	movs	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	189b      	adds	r3, r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	18c3      	adds	r3, r0, r3
 8002f42:	185b      	adds	r3, r3, r1
 8002f44:	681b      	ldr	r3, [r3, #0]
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b002      	add	sp, #8
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b086      	sub	sp, #24
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	603b      	str	r3, [r7, #0]
 8002f5a:	200b      	movs	r0, #11
 8002f5c:	183b      	adds	r3, r7, r0
 8002f5e:	1c0a      	adds	r2, r1, #0
 8002f60:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f62:	183b      	adds	r3, r7, r0
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2207      	movs	r2, #7
 8002f68:	401a      	ands	r2, r3
 8002f6a:	0013      	movs	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	189b      	adds	r3, r3, r2
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	3310      	adds	r3, #16
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	18d3      	adds	r3, r2, r3
 8002f78:	3304      	adds	r3, #4
 8002f7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2224      	movs	r2, #36	@ 0x24
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fa2:	183b      	adds	r3, r7, r0
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2207      	movs	r2, #7
 8002fa8:	4013      	ands	r3, r2
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	0011      	movs	r1, r2
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f005 f96b 	bl	8008294 <USB_EPStartXfer>

  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b006      	add	sp, #24
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	000a      	movs	r2, r1
 8002fd2:	1cfb      	adds	r3, r7, #3
 8002fd4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fd6:	1cfb      	adds	r3, r7, #3
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2207      	movs	r2, #7
 8002fdc:	4013      	ands	r3, r2
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	7912      	ldrb	r2, [r2, #4]
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e048      	b.n	800307c <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fea:	1cfb      	adds	r3, r7, #3
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	b25b      	sxtb	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	da10      	bge.n	8003016 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ff4:	1cfb      	adds	r3, r7, #3
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2207      	movs	r2, #7
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	0013      	movs	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	189b      	adds	r3, r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	3310      	adds	r3, #16
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	18d3      	adds	r3, r2, r3
 800300a:	3304      	adds	r3, #4
 800300c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2201      	movs	r2, #1
 8003012:	705a      	strb	r2, [r3, #1]
 8003014:	e00e      	b.n	8003034 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003016:	1cfb      	adds	r3, r7, #3
 8003018:	781a      	ldrb	r2, [r3, #0]
 800301a:	0013      	movs	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	189b      	adds	r3, r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	3351      	adds	r3, #81	@ 0x51
 8003024:	33ff      	adds	r3, #255	@ 0xff
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	18d3      	adds	r3, r2, r3
 800302a:	3304      	adds	r3, #4
 800302c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2201      	movs	r2, #1
 8003038:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800303a:	1cfb      	adds	r3, r7, #3
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2207      	movs	r2, #7
 8003040:	4013      	ands	r3, r2
 8003042:	b2da      	uxtb	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	23a5      	movs	r3, #165	@ 0xa5
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	5cd3      	ldrb	r3, [r2, r3]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_PCD_EP_SetStall+0x90>
 8003054:	2302      	movs	r3, #2
 8003056:	e011      	b.n	800307c <HAL_PCD_EP_SetStall+0xb4>
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	23a5      	movs	r3, #165	@ 0xa5
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	2101      	movs	r1, #1
 8003060:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	0011      	movs	r1, r2
 800306a:	0018      	movs	r0, r3
 800306c:	f006 f928 	bl	80092c0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	23a5      	movs	r3, #165	@ 0xa5
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	2100      	movs	r1, #0
 8003078:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	b004      	add	sp, #16
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	000a      	movs	r2, r1
 800308e:	1cfb      	adds	r3, r7, #3
 8003090:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003092:	1cfb      	adds	r3, r7, #3
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	220f      	movs	r2, #15
 8003098:	4013      	ands	r3, r2
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	7912      	ldrb	r2, [r2, #4]
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e04a      	b.n	800313c <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030a6:	1cfb      	adds	r3, r7, #3
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	b25b      	sxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	da10      	bge.n	80030d2 <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030b0:	1cfb      	adds	r3, r7, #3
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2207      	movs	r2, #7
 80030b6:	401a      	ands	r2, r3
 80030b8:	0013      	movs	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	3310      	adds	r3, #16
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	18d3      	adds	r3, r2, r3
 80030c6:	3304      	adds	r3, #4
 80030c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	705a      	strb	r2, [r3, #1]
 80030d0:	e010      	b.n	80030f4 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030d2:	1cfb      	adds	r3, r7, #3
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2207      	movs	r2, #7
 80030d8:	401a      	ands	r2, r3
 80030da:	0013      	movs	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	189b      	adds	r3, r3, r2
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	3351      	adds	r3, #81	@ 0x51
 80030e4:	33ff      	adds	r3, #255	@ 0xff
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	18d3      	adds	r3, r2, r3
 80030ea:	3304      	adds	r3, #4
 80030ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030fa:	1cfb      	adds	r3, r7, #3
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2207      	movs	r2, #7
 8003100:	4013      	ands	r3, r2
 8003102:	b2da      	uxtb	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	23a5      	movs	r3, #165	@ 0xa5
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	5cd3      	ldrb	r3, [r2, r3]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <HAL_PCD_EP_ClrStall+0x94>
 8003114:	2302      	movs	r3, #2
 8003116:	e011      	b.n	800313c <HAL_PCD_EP_ClrStall+0xb8>
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	23a5      	movs	r3, #165	@ 0xa5
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	2101      	movs	r1, #1
 8003120:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	0011      	movs	r1, r2
 800312a:	0018      	movs	r0, r3
 800312c:	f006 f90a 	bl	8009344 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	23a5      	movs	r3, #165	@ 0xa5
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	2100      	movs	r1, #0
 8003138:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	0018      	movs	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	b004      	add	sp, #16
 8003142:	bd80      	pop	{r7, pc}

08003144 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003144:	b5b0      	push	{r4, r5, r7, lr}
 8003146:	b08e      	sub	sp, #56	@ 0x38
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800314c:	e355      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003154:	2022      	movs	r0, #34	@ 0x22
 8003156:	183b      	adds	r3, r7, r0
 8003158:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800315a:	183b      	adds	r3, r7, r0
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	b2da      	uxtb	r2, r3
 8003160:	2421      	movs	r4, #33	@ 0x21
 8003162:	193b      	adds	r3, r7, r4
 8003164:	210f      	movs	r1, #15
 8003166:	400a      	ands	r2, r1
 8003168:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800316a:	193b      	adds	r3, r7, r4
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d000      	beq.n	8003174 <PCD_EP_ISR_Handler+0x30>
 8003172:	e12b      	b.n	80033cc <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003174:	183b      	adds	r3, r7, r0
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	2210      	movs	r2, #16
 800317a:	4013      	ands	r3, r2
 800317c:	d140      	bne.n	8003200 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4ac5      	ldr	r2, [pc, #788]	@ (800349c <PCD_EP_ISR_Handler+0x358>)
 8003186:	4013      	ands	r3, r2
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	2180      	movs	r1, #128	@ 0x80
 8003192:	0209      	lsls	r1, r1, #8
 8003194:	430a      	orrs	r2, r1
 8003196:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3314      	adds	r3, #20
 800319c:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800319e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	4abe      	ldr	r2, [pc, #760]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 80031a6:	4694      	mov	ip, r2
 80031a8:	4463      	add	r3, ip
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	0c1b      	lsrs	r3, r3, #16
 80031ae:	059b      	lsls	r3, r3, #22
 80031b0:	0d9a      	lsrs	r2, r3, #22
 80031b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80031b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b8:	695a      	ldr	r2, [r3, #20]
 80031ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	18d2      	adds	r2, r2, r3
 80031c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2100      	movs	r1, #0
 80031c8:	0018      	movs	r0, r3
 80031ca:	f008 ff35 	bl	800c038 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	7c5b      	ldrb	r3, [r3, #17]
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d100      	bne.n	80031da <PCD_EP_ISR_Handler+0x96>
 80031d8:	e30f      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
 80031da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d000      	beq.n	80031e4 <PCD_EP_ISR_Handler+0xa0>
 80031e2:	e30a      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	7c5b      	ldrb	r3, [r3, #17]
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2280      	movs	r2, #128	@ 0x80
 80031ec:	4252      	negs	r2, r2
 80031ee:	4313      	orrs	r3, r2
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	745a      	strb	r2, [r3, #17]
 80031fe:	e2fc      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3355      	adds	r3, #85	@ 0x55
 8003204:	33ff      	adds	r3, #255	@ 0xff
 8003206:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	2132      	movs	r1, #50	@ 0x32
 8003210:	187b      	adds	r3, r7, r1
 8003212:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003214:	187b      	adds	r3, r7, r1
 8003216:	881a      	ldrh	r2, [r3, #0]
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	011b      	lsls	r3, r3, #4
 800321c:	4013      	ands	r3, r2
 800321e:	d029      	beq.n	8003274 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	0019      	movs	r1, r3
 800322a:	0010      	movs	r0, r2
 800322c:	f7ff fab4 	bl	8002798 <PCD_GET_EP_RX_CNT>
 8003230:	0003      	movs	r3, r0
 8003232:	001a      	movs	r2, r3
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	22a7      	movs	r2, #167	@ 0xa7
 8003240:	0092      	lsls	r2, r2, #2
 8003242:	1899      	adds	r1, r3, r2
 8003244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003246:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800324c:	b29b      	uxth	r3, r3
 800324e:	f006 f9b1 	bl	80095b4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a92      	ldr	r2, [pc, #584]	@ (80034a4 <PCD_EP_ISR_Handler+0x360>)
 800325a:	4013      	ands	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	2180      	movs	r1, #128	@ 0x80
 8003266:	430a      	orrs	r2, r1
 8003268:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	0018      	movs	r0, r3
 800326e:	f008 fead 	bl	800bfcc <HAL_PCD_SetupStageCallback>
 8003272:	e2c2      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8003274:	2332      	movs	r3, #50	@ 0x32
 8003276:	18fb      	adds	r3, r7, r3
 8003278:	2200      	movs	r2, #0
 800327a:	5e9b      	ldrsh	r3, [r3, r2]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db00      	blt.n	8003282 <PCD_EP_ISR_Handler+0x13e>
 8003280:	e2bb      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a86      	ldr	r2, [pc, #536]	@ (80034a4 <PCD_EP_ISR_Handler+0x360>)
 800328a:	4013      	ands	r3, r2
 800328c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003294:	2180      	movs	r1, #128	@ 0x80
 8003296:	430a      	orrs	r2, r1
 8003298:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	0019      	movs	r1, r3
 80032a4:	0010      	movs	r0, r2
 80032a6:	f7ff fa77 	bl	8002798 <PCD_GET_EP_RX_CNT>
 80032aa:	0003      	movs	r3, r0
 80032ac:	001a      	movs	r2, r3
 80032ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80032b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d01a      	beq.n	80032f0 <PCD_EP_ISR_Handler+0x1ac>
 80032ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d016      	beq.n	80032f0 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c8:	6959      	ldr	r1, [r3, #20]
 80032ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032cc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80032ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	f006 f96e 	bl	80095b4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	18d2      	adds	r2, r2, r3
 80032e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2100      	movs	r1, #0
 80032ea:	0018      	movs	r0, r3
 80032ec:	f008 fe83 	bl	800bff6 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	2132      	movs	r1, #50	@ 0x32
 80032f8:	187b      	adds	r3, r7, r1
 80032fa:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	881a      	ldrh	r2, [r3, #0]
 8003300:	2380      	movs	r3, #128	@ 0x80
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	4013      	ands	r3, r2
 8003306:	d000      	beq.n	800330a <PCD_EP_ISR_Handler+0x1c6>
 8003308:	e277      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
 800330a:	187b      	adds	r3, r7, r1
 800330c:	881a      	ldrh	r2, [r3, #0]
 800330e:	23c0      	movs	r3, #192	@ 0xc0
 8003310:	019b      	lsls	r3, r3, #6
 8003312:	401a      	ands	r2, r3
 8003314:	23c0      	movs	r3, #192	@ 0xc0
 8003316:	019b      	lsls	r3, r3, #6
 8003318:	429a      	cmp	r2, r3
 800331a:	d100      	bne.n	800331e <PCD_EP_ISR_Handler+0x1da>
 800331c:	e26d      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800331e:	4b60      	ldr	r3, [pc, #384]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	4b5f      	ldr	r3, [pc, #380]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 8003324:	0192      	lsls	r2, r2, #6
 8003326:	0992      	lsrs	r2, r2, #6
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003330:	d916      	bls.n	8003360 <PCD_EP_ISR_Handler+0x21c>
 8003332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	095b      	lsrs	r3, r3, #5
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	221f      	movs	r2, #31
 8003340:	4013      	ands	r3, r2
 8003342:	d102      	bne.n	800334a <PCD_EP_ISR_Handler+0x206>
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	3b01      	subs	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	4b55      	ldr	r3, [pc, #340]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	069b      	lsls	r3, r3, #26
 8003352:	431a      	orrs	r2, r3
 8003354:	4b52      	ldr	r3, [pc, #328]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 8003356:	2180      	movs	r1, #128	@ 0x80
 8003358:	0609      	lsls	r1, r1, #24
 800335a:	430a      	orrs	r2, r1
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	e01e      	b.n	800339e <PCD_EP_ISR_Handler+0x25a>
 8003360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d107      	bne.n	8003378 <PCD_EP_ISR_Handler+0x234>
 8003368:	4b4d      	ldr	r3, [pc, #308]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4b4c      	ldr	r3, [pc, #304]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 800336e:	2180      	movs	r1, #128	@ 0x80
 8003370:	0609      	lsls	r1, r1, #24
 8003372:	430a      	orrs	r2, r1
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	e012      	b.n	800339e <PCD_EP_ISR_Handler+0x25a>
 8003378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	085b      	lsrs	r3, r3, #1
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2201      	movs	r2, #1
 8003386:	4013      	ands	r3, r2
 8003388:	d002      	beq.n	8003390 <PCD_EP_ISR_Handler+0x24c>
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	4b43      	ldr	r3, [pc, #268]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 8003392:	6859      	ldr	r1, [r3, #4]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	069a      	lsls	r2, r3, #26
 8003398:	4b41      	ldr	r3, [pc, #260]	@ (80034a0 <PCD_EP_ISR_Handler+0x35c>)
 800339a:	430a      	orrs	r2, r1
 800339c:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a40      	ldr	r2, [pc, #256]	@ (80034a8 <PCD_EP_ISR_Handler+0x364>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2280      	movs	r2, #128	@ 0x80
 80033ae:	0152      	lsls	r2, r2, #5
 80033b0:	4053      	eors	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2280      	movs	r2, #128	@ 0x80
 80033b8:	0192      	lsls	r2, r2, #6
 80033ba:	4053      	eors	r3, r2
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4939      	ldr	r1, [pc, #228]	@ (80034ac <PCD_EP_ISR_Handler+0x368>)
 80033c6:	430a      	orrs	r2, r1
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	e216      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	001a      	movs	r2, r3
 80033d2:	2121      	movs	r1, #33	@ 0x21
 80033d4:	187b      	adds	r3, r7, r1
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	18d3      	adds	r3, r2, r3
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	2032      	movs	r0, #50	@ 0x32
 80033e0:	183b      	adds	r3, r7, r0
 80033e2:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80033e4:	183b      	adds	r3, r7, r0
 80033e6:	2200      	movs	r2, #0
 80033e8:	5e9b      	ldrsh	r3, [r3, r2]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	db00      	blt.n	80033f0 <PCD_EP_ISR_Handler+0x2ac>
 80033ee:	e0e0      	b.n	80035b2 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	001a      	movs	r2, r3
 80033f6:	187b      	adds	r3, r7, r1
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	18d3      	adds	r3, r2, r3
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a28      	ldr	r2, [pc, #160]	@ (80034a4 <PCD_EP_ISR_Handler+0x360>)
 8003402:	4013      	ands	r3, r2
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	001a      	movs	r2, r3
 800340c:	0008      	movs	r0, r1
 800340e:	187b      	adds	r3, r7, r1
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	18d3      	adds	r3, r2, r3
 8003416:	69fa      	ldr	r2, [r7, #28]
 8003418:	2180      	movs	r1, #128	@ 0x80
 800341a:	430a      	orrs	r2, r1
 800341c:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800341e:	183b      	adds	r3, r7, r0
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	0013      	movs	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	189b      	adds	r3, r3, r2
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	3351      	adds	r3, #81	@ 0x51
 800342c:	33ff      	adds	r3, #255	@ 0xff
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	18d3      	adds	r3, r2, r3
 8003432:	3304      	adds	r3, #4
 8003434:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003438:	7b1b      	ldrb	r3, [r3, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d11c      	bne.n	8003478 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2524      	movs	r5, #36	@ 0x24
 8003448:	197c      	adds	r4, r7, r5
 800344a:	0019      	movs	r1, r3
 800344c:	0010      	movs	r0, r2
 800344e:	f7ff f9a3 	bl	8002798 <PCD_GET_EP_RX_CNT>
 8003452:	0003      	movs	r3, r0
 8003454:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8003456:	002c      	movs	r4, r5
 8003458:	193b      	adds	r3, r7, r4
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d100      	bne.n	8003462 <PCD_EP_ISR_Handler+0x31e>
 8003460:	e07f      	b.n	8003562 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003468:	6959      	ldr	r1, [r3, #20]
 800346a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800346c:	88da      	ldrh	r2, [r3, #6]
 800346e:	193b      	adds	r3, r7, r4
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	f006 f89f 	bl	80095b4 <USB_ReadPMA>
 8003476:	e074      	b.n	8003562 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800347a:	78db      	ldrb	r3, [r3, #3]
 800347c:	2b02      	cmp	r3, #2
 800347e:	d117      	bne.n	80034b0 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003480:	2324      	movs	r3, #36	@ 0x24
 8003482:	18fc      	adds	r4, r7, r3
 8003484:	2332      	movs	r3, #50	@ 0x32
 8003486:	18fb      	adds	r3, r7, r3
 8003488:	881a      	ldrh	r2, [r3, #0]
 800348a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	0018      	movs	r0, r3
 8003490:	f000 f9c8 	bl	8003824 <HAL_PCD_EP_DB_Receive>
 8003494:	0003      	movs	r3, r0
 8003496:	8023      	strh	r3, [r4, #0]
 8003498:	e063      	b.n	8003562 <PCD_EP_ISR_Handler+0x41e>
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	07ff8f0f 	.word	0x07ff8f0f
 80034a0:	40009800 	.word	0x40009800
 80034a4:	07ff0f8f 	.word	0x07ff0f8f
 80034a8:	07ffbf8f 	.word	0x07ffbf8f
 80034ac:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	001a      	movs	r2, r3
 80034b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	18d3      	adds	r3, r2, r3
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4ad4      	ldr	r2, [pc, #848]	@ (8003814 <PCD_EP_ISR_Handler+0x6d0>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	001a      	movs	r2, r3
 80034cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	18d3      	adds	r3, r2, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	49d0      	ldr	r1, [pc, #832]	@ (8003818 <PCD_EP_ISR_Handler+0x6d4>)
 80034d8:	430a      	orrs	r2, r1
 80034da:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	001a      	movs	r2, r3
 80034e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	18d3      	adds	r3, r2, r3
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	2380      	movs	r3, #128	@ 0x80
 80034ee:	01db      	lsls	r3, r3, #7
 80034f0:	4013      	ands	r3, r2
 80034f2:	d01b      	beq.n	800352c <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	2524      	movs	r5, #36	@ 0x24
 80034fe:	197c      	adds	r4, r7, r5
 8003500:	0019      	movs	r1, r3
 8003502:	0010      	movs	r0, r2
 8003504:	f7ff f96a 	bl	80027dc <PCD_GET_EP_DBUF0_CNT>
 8003508:	0003      	movs	r3, r0
 800350a:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800350c:	002c      	movs	r4, r5
 800350e:	193b      	adds	r3, r7, r4
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d025      	beq.n	8003562 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800351c:	6959      	ldr	r1, [r3, #20]
 800351e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003520:	891a      	ldrh	r2, [r3, #8]
 8003522:	193b      	adds	r3, r7, r4
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	f006 f845 	bl	80095b4 <USB_ReadPMA>
 800352a:	e01a      	b.n	8003562 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2524      	movs	r5, #36	@ 0x24
 8003536:	197c      	adds	r4, r7, r5
 8003538:	0019      	movs	r1, r3
 800353a:	0010      	movs	r0, r2
 800353c:	f7ff f970 	bl	8002820 <PCD_GET_EP_DBUF1_CNT>
 8003540:	0003      	movs	r3, r0
 8003542:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8003544:	002c      	movs	r4, r5
 8003546:	193b      	adds	r3, r7, r4
 8003548:	881b      	ldrh	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003554:	6959      	ldr	r1, [r3, #20]
 8003556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003558:	895a      	ldrh	r2, [r3, #10]
 800355a:	193b      	adds	r3, r7, r4
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	f006 f829 	bl	80095b4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003564:	69da      	ldr	r2, [r3, #28]
 8003566:	2124      	movs	r1, #36	@ 0x24
 8003568:	187b      	adds	r3, r7, r1
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	18d2      	adds	r2, r2, r3
 800356e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003570:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	187b      	adds	r3, r7, r1
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	18d2      	adds	r2, r2, r3
 800357c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800357e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d005      	beq.n	8003594 <PCD_EP_ISR_Handler+0x450>
 8003588:	187b      	adds	r3, r7, r1
 800358a:	881a      	ldrh	r2, [r3, #0]
 800358c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	429a      	cmp	r2, r3
 8003592:	d207      	bcs.n	80035a4 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003596:	781a      	ldrb	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	0011      	movs	r1, r2
 800359c:	0018      	movs	r0, r3
 800359e:	f008 fd2a 	bl	800bff6 <HAL_PCD_DataOutStageCallback>
 80035a2:	e006      	b.n	80035b2 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035aa:	0011      	movs	r1, r2
 80035ac:	0018      	movs	r0, r3
 80035ae:	f004 fe71 	bl	8008294 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 80035b2:	2032      	movs	r0, #50	@ 0x32
 80035b4:	183b      	adds	r3, r7, r0
 80035b6:	881b      	ldrh	r3, [r3, #0]
 80035b8:	2280      	movs	r2, #128	@ 0x80
 80035ba:	4013      	ands	r3, r2
 80035bc:	d100      	bne.n	80035c0 <PCD_EP_ISR_Handler+0x47c>
 80035be:	e11c      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 80035c0:	2121      	movs	r1, #33	@ 0x21
 80035c2:	187b      	adds	r3, r7, r1
 80035c4:	781a      	ldrb	r2, [r3, #0]
 80035c6:	0013      	movs	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	3310      	adds	r3, #16
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	18d3      	adds	r3, r2, r3
 80035d4:	3304      	adds	r3, #4
 80035d6:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	001a      	movs	r2, r3
 80035de:	187b      	adds	r3, r7, r1
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	18d3      	adds	r3, r2, r3
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a8c      	ldr	r2, [pc, #560]	@ (800381c <PCD_EP_ISR_Handler+0x6d8>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	001a      	movs	r2, r3
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	18d3      	adds	r3, r2, r3
 80035fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035fe:	2180      	movs	r1, #128	@ 0x80
 8003600:	0209      	lsls	r1, r1, #8
 8003602:	430a      	orrs	r2, r1
 8003604:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003608:	78db      	ldrb	r3, [r3, #3]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d000      	beq.n	8003610 <PCD_EP_ISR_Handler+0x4cc>
 800360e:	e0a3      	b.n	8003758 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8003610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003612:	2200      	movs	r2, #0
 8003614:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003618:	7b1b      	ldrb	r3, [r3, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d100      	bne.n	8003620 <PCD_EP_ISR_Handler+0x4dc>
 800361e:	e093      	b.n	8003748 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003620:	183b      	adds	r3, r7, r0
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	2240      	movs	r2, #64	@ 0x40
 8003626:	4013      	ands	r3, r2
 8003628:	d047      	beq.n	80036ba <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800362a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362c:	785b      	ldrb	r3, [r3, #1]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d121      	bne.n	8003676 <PCD_EP_ISR_Handler+0x532>
 8003632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4a79      	ldr	r2, [pc, #484]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 800363a:	4694      	mov	ip, r2
 800363c:	4463      	add	r3, ip
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	4976      	ldr	r1, [pc, #472]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003648:	468c      	mov	ip, r1
 800364a:	4463      	add	r3, ip
 800364c:	0192      	lsls	r2, r2, #6
 800364e:	0992      	lsrs	r2, r2, #6
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4a71      	ldr	r2, [pc, #452]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 800365a:	4694      	mov	ip, r2
 800365c:	4463      	add	r3, ip
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	496e      	ldr	r1, [pc, #440]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003668:	468c      	mov	ip, r1
 800366a:	4463      	add	r3, ip
 800366c:	2180      	movs	r1, #128	@ 0x80
 800366e:	0609      	lsls	r1, r1, #24
 8003670:	430a      	orrs	r2, r1
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	e068      	b.n	8003748 <PCD_EP_ISR_Handler+0x604>
 8003676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003678:	785b      	ldrb	r3, [r3, #1]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d164      	bne.n	8003748 <PCD_EP_ISR_Handler+0x604>
 800367e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4a66      	ldr	r2, [pc, #408]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003686:	4694      	mov	ip, r2
 8003688:	4463      	add	r3, ip
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	4963      	ldr	r1, [pc, #396]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003694:	468c      	mov	ip, r1
 8003696:	4463      	add	r3, ip
 8003698:	0412      	lsls	r2, r2, #16
 800369a:	0c12      	lsrs	r2, r2, #16
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036a6:	189a      	adds	r2, r3, r2
 80036a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	495c      	ldr	r1, [pc, #368]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036b0:	468c      	mov	ip, r1
 80036b2:	4463      	add	r3, ip
 80036b4:	6812      	ldr	r2, [r2, #0]
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	e046      	b.n	8003748 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80036ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036bc:	785b      	ldrb	r3, [r3, #1]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d121      	bne.n	8003706 <PCD_EP_ISR_Handler+0x5c2>
 80036c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4a55      	ldr	r2, [pc, #340]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036ca:	4694      	mov	ip, r2
 80036cc:	4463      	add	r3, ip
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	4952      	ldr	r1, [pc, #328]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036d8:	468c      	mov	ip, r1
 80036da:	4463      	add	r3, ip
 80036dc:	0192      	lsls	r2, r2, #6
 80036de:	0992      	lsrs	r2, r2, #6
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	4a4d      	ldr	r2, [pc, #308]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036ea:	4694      	mov	ip, r2
 80036ec:	4463      	add	r3, ip
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	494a      	ldr	r1, [pc, #296]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 80036f8:	468c      	mov	ip, r1
 80036fa:	4463      	add	r3, ip
 80036fc:	2180      	movs	r1, #128	@ 0x80
 80036fe:	0609      	lsls	r1, r1, #24
 8003700:	430a      	orrs	r2, r1
 8003702:	605a      	str	r2, [r3, #4]
 8003704:	e020      	b.n	8003748 <PCD_EP_ISR_Handler+0x604>
 8003706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003708:	785b      	ldrb	r3, [r3, #1]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d11c      	bne.n	8003748 <PCD_EP_ISR_Handler+0x604>
 800370e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4a42      	ldr	r2, [pc, #264]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003716:	4694      	mov	ip, r2
 8003718:	4463      	add	r3, ip
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	493f      	ldr	r1, [pc, #252]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003724:	468c      	mov	ip, r1
 8003726:	4463      	add	r3, ip
 8003728:	0412      	lsls	r2, r2, #16
 800372a:	0c12      	lsrs	r2, r2, #16
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	4a3a      	ldr	r2, [pc, #232]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003736:	189a      	adds	r2, r3, r2
 8003738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	4938      	ldr	r1, [pc, #224]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 8003740:	468c      	mov	ip, r1
 8003742:	4463      	add	r3, ip
 8003744:	6852      	ldr	r2, [r2, #4]
 8003746:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	0011      	movs	r1, r2
 8003750:	0018      	movs	r0, r3
 8003752:	f008 fc71 	bl	800c038 <HAL_PCD_DataInStageCallback>
 8003756:	e050      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003758:	2332      	movs	r3, #50	@ 0x32
 800375a:	18fb      	adds	r3, r7, r3
 800375c:	881a      	ldrh	r2, [r3, #0]
 800375e:	2380      	movs	r3, #128	@ 0x80
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4013      	ands	r3, r2
 8003764:	d141      	bne.n	80037ea <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <PCD_EP_ISR_Handler+0x6dc>)
 800376e:	4694      	mov	ip, r2
 8003770:	4463      	add	r3, ip
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	0c1b      	lsrs	r3, r3, #16
 8003776:	b29a      	uxth	r2, r3
 8003778:	2126      	movs	r1, #38	@ 0x26
 800377a:	187b      	adds	r3, r7, r1
 800377c:	0592      	lsls	r2, r2, #22
 800377e:	0d92      	lsrs	r2, r2, #22
 8003780:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8003782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003784:	699a      	ldr	r2, [r3, #24]
 8003786:	187b      	adds	r3, r7, r1
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d907      	bls.n	800379e <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 800378e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003790:	699a      	ldr	r2, [r3, #24]
 8003792:	187b      	adds	r3, r7, r1
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	1ad2      	subs	r2, r2, r3
 8003798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379a:	619a      	str	r2, [r3, #24]
 800379c:	e002      	b.n	80037a4 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 800379e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80037a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d107      	bne.n	80037bc <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80037ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ae:	781a      	ldrb	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	0011      	movs	r1, r2
 80037b4:	0018      	movs	r0, r3
 80037b6:	f008 fc3f 	bl	800c038 <HAL_PCD_DataInStageCallback>
 80037ba:	e01e      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80037bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037be:	695a      	ldr	r2, [r3, #20]
 80037c0:	2126      	movs	r1, #38	@ 0x26
 80037c2:	187b      	adds	r3, r7, r1
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	18d2      	adds	r2, r2, r3
 80037c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ca:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80037cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ce:	69da      	ldr	r2, [r3, #28]
 80037d0:	187b      	adds	r3, r7, r1
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	18d2      	adds	r2, r2, r3
 80037d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037e0:	0011      	movs	r1, r2
 80037e2:	0018      	movs	r0, r3
 80037e4:	f004 fd56 	bl	8008294 <USB_EPStartXfer>
 80037e8:	e007      	b.n	80037fa <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80037ea:	2332      	movs	r3, #50	@ 0x32
 80037ec:	18fb      	adds	r3, r7, r3
 80037ee:	881a      	ldrh	r2, [r3, #0]
 80037f0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	0018      	movs	r0, r3
 80037f6:	f000 f8ff 	bl	80039f8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	021b      	lsls	r3, r3, #8
 8003804:	4013      	ands	r3, r2
 8003806:	d000      	beq.n	800380a <PCD_EP_ISR_Handler+0x6c6>
 8003808:	e4a1      	b.n	800314e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	0018      	movs	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	b00e      	add	sp, #56	@ 0x38
 8003812:	bdb0      	pop	{r4, r5, r7, pc}
 8003814:	07ff8f8f 	.word	0x07ff8f8f
 8003818:	000080c0 	.word	0x000080c0
 800381c:	07ff8f0f 	.word	0x07ff8f0f
 8003820:	40009800 	.word	0x40009800

08003824 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003824:	b5b0      	push	{r4, r5, r7, lr}
 8003826:	b08a      	sub	sp, #40	@ 0x28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	1dbb      	adds	r3, r7, #6
 8003830:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003832:	1dbb      	adds	r3, r7, #6
 8003834:	881a      	ldrh	r2, [r3, #0]
 8003836:	2380      	movs	r3, #128	@ 0x80
 8003838:	01db      	lsls	r3, r3, #7
 800383a:	4013      	ands	r3, r2
 800383c:	d067      	beq.n	800390e <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	251e      	movs	r5, #30
 8003848:	197c      	adds	r4, r7, r5
 800384a:	0019      	movs	r1, r3
 800384c:	0010      	movs	r0, r2
 800384e:	f7fe ffc5 	bl	80027dc <PCD_GET_EP_DBUF0_CNT>
 8003852:	0003      	movs	r3, r0
 8003854:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	197b      	adds	r3, r7, r5
 800385c:	881b      	ldrh	r3, [r3, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d307      	bcc.n	8003872 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	699a      	ldr	r2, [r3, #24]
 8003866:	197b      	adds	r3, r7, r5
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	1ad2      	subs	r2, r2, r3
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	619a      	str	r2, [r3, #24]
 8003870:	e002      	b.n	8003878 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2200      	movs	r2, #0
 8003876:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d11a      	bne.n	80038b6 <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	001a      	movs	r2, r3
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	18d3      	adds	r3, r2, r3
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a55      	ldr	r2, [pc, #340]	@ (80039e8 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2280      	movs	r2, #128	@ 0x80
 800389a:	0192      	lsls	r2, r2, #6
 800389c:	4053      	eors	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	001a      	movs	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	18d3      	adds	r3, r2, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	494e      	ldr	r1, [pc, #312]	@ (80039ec <HAL_PCD_EP_DB_Receive+0x1c8>)
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80038b6:	1dbb      	adds	r3, r7, #6
 80038b8:	881b      	ldrh	r3, [r3, #0]
 80038ba:	2240      	movs	r2, #64	@ 0x40
 80038bc:	4013      	ands	r3, r2
 80038be:	d015      	beq.n	80038ec <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	001a      	movs	r2, r3
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	18d3      	adds	r3, r2, r3
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a47      	ldr	r2, [pc, #284]	@ (80039f0 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	001a      	movs	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	18d3      	adds	r3, r2, r3
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4943      	ldr	r1, [pc, #268]	@ (80039f4 <HAL_PCD_EP_DB_Receive+0x1d0>)
 80038e8:	430a      	orrs	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80038ec:	241e      	movs	r4, #30
 80038ee:	193b      	adds	r3, r7, r4
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d100      	bne.n	80038f8 <HAL_PCD_EP_DB_Receive+0xd4>
 80038f6:	e070      	b.n	80039da <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	6959      	ldr	r1, [r3, #20]
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	891a      	ldrh	r2, [r3, #8]
 8003904:	193b      	adds	r3, r7, r4
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	f005 fe54 	bl	80095b4 <USB_ReadPMA>
 800390c:	e065      	b.n	80039da <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	251e      	movs	r5, #30
 8003918:	197c      	adds	r4, r7, r5
 800391a:	0019      	movs	r1, r3
 800391c:	0010      	movs	r0, r2
 800391e:	f7fe ff7f 	bl	8002820 <PCD_GET_EP_DBUF1_CNT>
 8003922:	0003      	movs	r3, r0
 8003924:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	197b      	adds	r3, r7, r5
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	429a      	cmp	r2, r3
 8003930:	d307      	bcc.n	8003942 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	197b      	adds	r3, r7, r5
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	1ad2      	subs	r2, r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	619a      	str	r2, [r3, #24]
 8003940:	e002      	b.n	8003948 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2200      	movs	r2, #0
 8003946:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d11a      	bne.n	8003986 <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	001a      	movs	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	18d3      	adds	r3, r2, r3
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a21      	ldr	r2, [pc, #132]	@ (80039e8 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003962:	4013      	ands	r3, r2
 8003964:	627b      	str	r3, [r7, #36]	@ 0x24
 8003966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003968:	2280      	movs	r2, #128	@ 0x80
 800396a:	0192      	lsls	r2, r2, #6
 800396c:	4053      	eors	r3, r2
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	001a      	movs	r2, r3
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	18d3      	adds	r3, r2, r3
 800397e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003980:	491a      	ldr	r1, [pc, #104]	@ (80039ec <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003982:	430a      	orrs	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003986:	1dbb      	adds	r3, r7, #6
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	2240      	movs	r2, #64	@ 0x40
 800398c:	4013      	ands	r3, r2
 800398e:	d115      	bne.n	80039bc <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	001a      	movs	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	18d3      	adds	r3, r2, r3
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a13      	ldr	r2, [pc, #76]	@ (80039f0 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80039a2:	4013      	ands	r3, r2
 80039a4:	623b      	str	r3, [r7, #32]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	001a      	movs	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	18d3      	adds	r3, r2, r3
 80039b4:	6a3a      	ldr	r2, [r7, #32]
 80039b6:	490f      	ldr	r1, [pc, #60]	@ (80039f4 <HAL_PCD_EP_DB_Receive+0x1d0>)
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80039bc:	241e      	movs	r4, #30
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	881b      	ldrh	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d009      	beq.n	80039da <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6818      	ldr	r0, [r3, #0]
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	6959      	ldr	r1, [r3, #20]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	895a      	ldrh	r2, [r3, #10]
 80039d2:	193b      	adds	r3, r7, r4
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	f005 fded 	bl	80095b4 <USB_ReadPMA>
    }
  }

  return count;
 80039da:	231e      	movs	r3, #30
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	881b      	ldrh	r3, [r3, #0]
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b00a      	add	sp, #40	@ 0x28
 80039e6:	bdb0      	pop	{r4, r5, r7, pc}
 80039e8:	07ffbf8f 	.word	0x07ffbf8f
 80039ec:	00008080 	.word	0x00008080
 80039f0:	07ff8f8f 	.word	0x07ff8f8f
 80039f4:	000080c0 	.word	0x000080c0

080039f8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80039f8:	b5b0      	push	{r4, r5, r7, lr}
 80039fa:	b08e      	sub	sp, #56	@ 0x38
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	1dbb      	adds	r3, r7, #6
 8003a04:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a06:	1dbb      	adds	r3, r7, #6
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	2240      	movs	r2, #64	@ 0x40
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	d100      	bne.n	8003a12 <HAL_PCD_EP_DB_Transmit+0x1a>
 8003a10:	e1c3      	b.n	8003d9a <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	251e      	movs	r5, #30
 8003a1c:	197c      	adds	r4, r7, r5
 8003a1e:	0019      	movs	r1, r3
 8003a20:	0010      	movs	r0, r2
 8003a22:	f7fe fedb 	bl	80027dc <PCD_GET_EP_DBUF0_CNT>
 8003a26:	0003      	movs	r3, r0
 8003a28:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	197b      	adds	r3, r7, r5
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d907      	bls.n	8003a46 <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	197b      	adds	r3, r7, r5
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	1ad2      	subs	r2, r2, r3
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	619a      	str	r2, [r3, #24]
 8003a44:	e002      	b.n	8003a4c <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d000      	beq.n	8003a56 <HAL_PCD_EP_DB_Transmit+0x5e>
 8003a54:	e0b2      	b.n	8003bbc <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	785b      	ldrb	r3, [r3, #1]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d121      	bne.n	8003aa2 <HAL_PCD_EP_DB_Transmit+0xaa>
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4ada      	ldr	r2, [pc, #872]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a66:	4694      	mov	ip, r2
 8003a68:	4463      	add	r3, ip
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	49d7      	ldr	r1, [pc, #860]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a74:	468c      	mov	ip, r1
 8003a76:	4463      	add	r3, ip
 8003a78:	0192      	lsls	r2, r2, #6
 8003a7a:	0992      	lsrs	r2, r2, #6
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4ad2      	ldr	r2, [pc, #840]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a86:	4694      	mov	ip, r2
 8003a88:	4463      	add	r3, ip
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	49cf      	ldr	r1, [pc, #828]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a94:	468c      	mov	ip, r1
 8003a96:	4463      	add	r3, ip
 8003a98:	2180      	movs	r1, #128	@ 0x80
 8003a9a:	0609      	lsls	r1, r1, #24
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	e020      	b.n	8003ae4 <HAL_PCD_EP_DB_Transmit+0xec>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	785b      	ldrb	r3, [r3, #1]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d11c      	bne.n	8003ae4 <HAL_PCD_EP_DB_Transmit+0xec>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	4ac7      	ldr	r2, [pc, #796]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ab2:	4694      	mov	ip, r2
 8003ab4:	4463      	add	r3, ip
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	49c4      	ldr	r1, [pc, #784]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ac0:	468c      	mov	ip, r1
 8003ac2:	4463      	add	r3, ip
 8003ac4:	0412      	lsls	r2, r2, #16
 8003ac6:	0c12      	lsrs	r2, r2, #16
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	4abf      	ldr	r2, [pc, #764]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ad2:	189a      	adds	r2, r3, r2
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	49bd      	ldr	r1, [pc, #756]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003adc:	468c      	mov	ip, r1
 8003ade:	4463      	add	r3, ip
 8003ae0:	6812      	ldr	r2, [r2, #0]
 8003ae2:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	785b      	ldrb	r3, [r3, #1]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d121      	bne.n	8003b30 <HAL_PCD_EP_DB_Transmit+0x138>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4ab7      	ldr	r2, [pc, #732]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003af4:	4694      	mov	ip, r2
 8003af6:	4463      	add	r3, ip
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	49b3      	ldr	r1, [pc, #716]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b02:	468c      	mov	ip, r1
 8003b04:	4463      	add	r3, ip
 8003b06:	0192      	lsls	r2, r2, #6
 8003b08:	0992      	lsrs	r2, r2, #6
 8003b0a:	605a      	str	r2, [r3, #4]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	4aaf      	ldr	r2, [pc, #700]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b14:	4694      	mov	ip, r2
 8003b16:	4463      	add	r3, ip
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	49ab      	ldr	r1, [pc, #684]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b22:	468c      	mov	ip, r1
 8003b24:	4463      	add	r3, ip
 8003b26:	2180      	movs	r1, #128	@ 0x80
 8003b28:	0609      	lsls	r1, r1, #24
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	e020      	b.n	8003b72 <HAL_PCD_EP_DB_Transmit+0x17a>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	785b      	ldrb	r3, [r3, #1]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d11c      	bne.n	8003b72 <HAL_PCD_EP_DB_Transmit+0x17a>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	4aa4      	ldr	r2, [pc, #656]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b40:	4694      	mov	ip, r2
 8003b42:	4463      	add	r3, ip
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	49a0      	ldr	r1, [pc, #640]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b4e:	468c      	mov	ip, r1
 8003b50:	4463      	add	r3, ip
 8003b52:	0412      	lsls	r2, r2, #16
 8003b54:	0c12      	lsrs	r2, r2, #16
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	4a9c      	ldr	r2, [pc, #624]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b60:	189a      	adds	r2, r3, r2
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4999      	ldr	r1, [pc, #612]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b6a:	468c      	mov	ip, r1
 8003b6c:	4463      	add	r3, ip
 8003b6e:	6852      	ldr	r2, [r2, #4]
 8003b70:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	781a      	ldrb	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	0011      	movs	r1, r2
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f008 fa5c 	bl	800c038 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b80:	1dbb      	adds	r3, r7, #6
 8003b82:	881a      	ldrh	r2, [r3, #0]
 8003b84:	2380      	movs	r3, #128	@ 0x80
 8003b86:	01db      	lsls	r3, r3, #7
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <HAL_PCD_EP_DB_Transmit+0x196>
 8003b8c:	e2d5      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	001a      	movs	r2, r3
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	18d3      	adds	r3, r2, r3
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a8d      	ldr	r2, [pc, #564]	@ (8003dd4 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	001a      	movs	r2, r3
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	18d3      	adds	r3, r2, r3
 8003bb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bb4:	4988      	ldr	r1, [pc, #544]	@ (8003dd8 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	e2be      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bbc:	1dbb      	adds	r3, r7, #6
 8003bbe:	881a      	ldrh	r2, [r3, #0]
 8003bc0:	2380      	movs	r3, #128	@ 0x80
 8003bc2:	01db      	lsls	r3, r3, #7
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	d015      	beq.n	8003bf4 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	001a      	movs	r2, r3
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	18d3      	adds	r3, r2, r3
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a7e      	ldr	r2, [pc, #504]	@ (8003dd4 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	001a      	movs	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	18d3      	adds	r3, r2, r3
 8003bec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003bee:	497a      	ldr	r1, [pc, #488]	@ (8003dd8 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2224      	movs	r2, #36	@ 0x24
 8003bf8:	5c9b      	ldrb	r3, [r3, r2]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d000      	beq.n	8003c00 <HAL_PCD_EP_DB_Transmit+0x208>
 8003bfe:	e29c      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	695a      	ldr	r2, [r3, #20]
 8003c04:	211e      	movs	r1, #30
 8003c06:	187b      	adds	r3, r7, r1
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	18d2      	adds	r2, r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	69da      	ldr	r2, [r3, #28]
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	18d2      	adds	r2, r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	6a1a      	ldr	r2, [r3, #32]
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d309      	bcc.n	8003c3e <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	6a1a      	ldr	r2, [r3, #32]
 8003c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c36:	1ad2      	subs	r2, r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	621a      	str	r2, [r3, #32]
 8003c3c:	e016      	b.n	8003c6c <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d108      	bne.n	8003c58 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 8003c46:	231e      	movs	r3, #30
 8003c48:	18fb      	adds	r3, r7, r3
 8003c4a:	881b      	ldrh	r3, [r3, #0]
 8003c4c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2224      	movs	r2, #36	@ 0x24
 8003c52:	2100      	movs	r1, #0
 8003c54:	5499      	strb	r1, [r3, r2]
 8003c56:	e009      	b.n	8003c6c <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2224      	movs	r2, #36	@ 0x24
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	785b      	ldrb	r3, [r3, #1]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d162      	bne.n	8003d3a <HAL_PCD_EP_DB_Transmit+0x342>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	4a55      	ldr	r2, [pc, #340]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003c7c:	4694      	mov	ip, r2
 8003c7e:	4463      	add	r3, ip
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	4951      	ldr	r1, [pc, #324]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003c8a:	468c      	mov	ip, r1
 8003c8c:	4463      	add	r3, ip
 8003c8e:	0192      	lsls	r2, r2, #6
 8003c90:	0992      	lsrs	r2, r2, #6
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	2b3e      	cmp	r3, #62	@ 0x3e
 8003c98:	d91e      	bls.n	8003cd8 <HAL_PCD_EP_DB_Transmit+0x2e0>
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9c:	095b      	lsrs	r3, r3, #5
 8003c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	221f      	movs	r2, #31
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d102      	bne.n	8003cae <HAL_PCD_EP_DB_Transmit+0x2b6>
 8003ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003caa:	3b01      	subs	r3, #1
 8003cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4a46      	ldr	r2, [pc, #280]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003cb6:	4694      	mov	ip, r2
 8003cb8:	4463      	add	r3, ip
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cbe:	069b      	lsls	r3, r3, #26
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4941      	ldr	r1, [pc, #260]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003cca:	468c      	mov	ip, r1
 8003ccc:	4463      	add	r3, ip
 8003cce:	2180      	movs	r1, #128	@ 0x80
 8003cd0:	0609      	lsls	r1, r1, #24
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e055      	b.n	8003d84 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d111      	bne.n	8003d02 <HAL_PCD_EP_DB_Transmit+0x30a>
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4a3a      	ldr	r2, [pc, #232]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ce6:	4694      	mov	ip, r2
 8003ce8:	4463      	add	r3, ip
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4937      	ldr	r1, [pc, #220]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003cf4:	468c      	mov	ip, r1
 8003cf6:	4463      	add	r3, ip
 8003cf8:	2180      	movs	r1, #128	@ 0x80
 8003cfa:	0609      	lsls	r1, r1, #24
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	e040      	b.n	8003d84 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	085b      	lsrs	r3, r3, #1
 8003d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	d002      	beq.n	8003d16 <HAL_PCD_EP_DB_Transmit+0x31e>
 8003d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d12:	3301      	adds	r3, #1
 8003d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d1e:	4694      	mov	ip, r2
 8003d20:	4463      	add	r3, ip
 8003d22:	6819      	ldr	r1, [r3, #0]
 8003d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d26:	069a      	lsls	r2, r3, #26
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	4828      	ldr	r0, [pc, #160]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d30:	4684      	mov	ip, r0
 8003d32:	4463      	add	r3, ip
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	e024      	b.n	8003d84 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	785b      	ldrb	r3, [r3, #1]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d120      	bne.n	8003d84 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	4a21      	ldr	r2, [pc, #132]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d4a:	4694      	mov	ip, r2
 8003d4c:	4463      	add	r3, ip
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	491e      	ldr	r1, [pc, #120]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d58:	468c      	mov	ip, r1
 8003d5a:	4463      	add	r3, ip
 8003d5c:	0412      	lsls	r2, r2, #16
 8003d5e:	0c12      	lsrs	r2, r2, #16
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	00db      	lsls	r3, r3, #3
 8003d68:	4a19      	ldr	r2, [pc, #100]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d6a:	4694      	mov	ip, r2
 8003d6c:	4463      	add	r3, ip
 8003d6e:	6819      	ldr	r1, [r3, #0]
 8003d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d72:	041a      	lsls	r2, r3, #16
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	4815      	ldr	r0, [pc, #84]	@ (8003dd0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d7c:	4684      	mov	ip, r0
 8003d7e:	4463      	add	r3, ip
 8003d80:	430a      	orrs	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6818      	ldr	r0, [r3, #0]
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	6959      	ldr	r1, [r3, #20]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	891a      	ldrh	r2, [r3, #8]
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	f005 fb98 	bl	80094c8 <USB_WritePMA>
 8003d98:	e1cf      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	251e      	movs	r5, #30
 8003da4:	197c      	adds	r4, r7, r5
 8003da6:	0019      	movs	r1, r3
 8003da8:	0010      	movs	r0, r2
 8003daa:	f7fe fd39 	bl	8002820 <PCD_GET_EP_DBUF1_CNT>
 8003dae:	0003      	movs	r3, r0
 8003db0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	699a      	ldr	r2, [r3, #24]
 8003db6:	197b      	adds	r3, r7, r5
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d30e      	bcc.n	8003ddc <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	197b      	adds	r3, r7, r5
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	1ad2      	subs	r2, r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	619a      	str	r2, [r3, #24]
 8003dcc:	e009      	b.n	8003de2 <HAL_PCD_EP_DB_Transmit+0x3ea>
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	40009800 	.word	0x40009800
 8003dd4:	07ff8f8f 	.word	0x07ff8f8f
 8003dd8:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2200      	movs	r2, #0
 8003de0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d000      	beq.n	8003dec <HAL_PCD_EP_DB_Transmit+0x3f4>
 8003dea:	e0b2      	b.n	8003f52 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	785b      	ldrb	r3, [r3, #1]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d121      	bne.n	8003e38 <HAL_PCD_EP_DB_Transmit+0x440>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4ab5      	ldr	r2, [pc, #724]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003dfc:	4694      	mov	ip, r2
 8003dfe:	4463      	add	r3, ip
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	49b1      	ldr	r1, [pc, #708]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e0a:	468c      	mov	ip, r1
 8003e0c:	4463      	add	r3, ip
 8003e0e:	0192      	lsls	r2, r2, #6
 8003e10:	0992      	lsrs	r2, r2, #6
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4aad      	ldr	r2, [pc, #692]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e1c:	4694      	mov	ip, r2
 8003e1e:	4463      	add	r3, ip
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	49a9      	ldr	r1, [pc, #676]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e2a:	468c      	mov	ip, r1
 8003e2c:	4463      	add	r3, ip
 8003e2e:	2180      	movs	r1, #128	@ 0x80
 8003e30:	0609      	lsls	r1, r1, #24
 8003e32:	430a      	orrs	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	e020      	b.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x482>
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	785b      	ldrb	r3, [r3, #1]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d11c      	bne.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x482>
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	4aa2      	ldr	r2, [pc, #648]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e48:	4694      	mov	ip, r2
 8003e4a:	4463      	add	r3, ip
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	499e      	ldr	r1, [pc, #632]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e56:	468c      	mov	ip, r1
 8003e58:	4463      	add	r3, ip
 8003e5a:	0412      	lsls	r2, r2, #16
 8003e5c:	0c12      	lsrs	r2, r2, #16
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	4a9a      	ldr	r2, [pc, #616]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e68:	189a      	adds	r2, r3, r2
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	4997      	ldr	r1, [pc, #604]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e72:	468c      	mov	ip, r1
 8003e74:	4463      	add	r3, ip
 8003e76:	6812      	ldr	r2, [r2, #0]
 8003e78:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	785b      	ldrb	r3, [r3, #1]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d121      	bne.n	8003ec6 <HAL_PCD_EP_DB_Transmit+0x4ce>
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	4a91      	ldr	r2, [pc, #580]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e8a:	4694      	mov	ip, r2
 8003e8c:	4463      	add	r3, ip
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	498e      	ldr	r1, [pc, #568]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e98:	468c      	mov	ip, r1
 8003e9a:	4463      	add	r3, ip
 8003e9c:	0192      	lsls	r2, r2, #6
 8003e9e:	0992      	lsrs	r2, r2, #6
 8003ea0:	605a      	str	r2, [r3, #4]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4a89      	ldr	r2, [pc, #548]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003eaa:	4694      	mov	ip, r2
 8003eac:	4463      	add	r3, ip
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	4986      	ldr	r1, [pc, #536]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003eb8:	468c      	mov	ip, r1
 8003eba:	4463      	add	r3, ip
 8003ebc:	2180      	movs	r1, #128	@ 0x80
 8003ebe:	0609      	lsls	r1, r1, #24
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	605a      	str	r2, [r3, #4]
 8003ec4:	e020      	b.n	8003f08 <HAL_PCD_EP_DB_Transmit+0x510>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	785b      	ldrb	r3, [r3, #1]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d11c      	bne.n	8003f08 <HAL_PCD_EP_DB_Transmit+0x510>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	4a7e      	ldr	r2, [pc, #504]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ed6:	4694      	mov	ip, r2
 8003ed8:	4463      	add	r3, ip
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	497b      	ldr	r1, [pc, #492]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ee4:	468c      	mov	ip, r1
 8003ee6:	4463      	add	r3, ip
 8003ee8:	0412      	lsls	r2, r2, #16
 8003eea:	0c12      	lsrs	r2, r2, #16
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	4a76      	ldr	r2, [pc, #472]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ef6:	189a      	adds	r2, r3, r2
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4974      	ldr	r1, [pc, #464]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003f00:	468c      	mov	ip, r1
 8003f02:	4463      	add	r3, ip
 8003f04:	6852      	ldr	r2, [r2, #4]
 8003f06:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	781a      	ldrb	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	0011      	movs	r1, r2
 8003f10:	0018      	movs	r0, r3
 8003f12:	f008 f891 	bl	800c038 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f16:	1dbb      	adds	r3, r7, #6
 8003f18:	881a      	ldrh	r2, [r3, #0]
 8003f1a:	2380      	movs	r3, #128	@ 0x80
 8003f1c:	01db      	lsls	r3, r3, #7
 8003f1e:	4013      	ands	r3, r2
 8003f20:	d000      	beq.n	8003f24 <HAL_PCD_EP_DB_Transmit+0x52c>
 8003f22:	e10a      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	001a      	movs	r2, r3
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	18d3      	adds	r3, r2, r3
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a67      	ldr	r2, [pc, #412]	@ (80040d4 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8003f36:	4013      	ands	r3, r2
 8003f38:	623b      	str	r3, [r7, #32]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	001a      	movs	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	18d3      	adds	r3, r2, r3
 8003f48:	6a3a      	ldr	r2, [r7, #32]
 8003f4a:	4963      	ldr	r1, [pc, #396]	@ (80040d8 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	e0f3      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f52:	1dbb      	adds	r3, r7, #6
 8003f54:	881a      	ldrh	r2, [r3, #0]
 8003f56:	2380      	movs	r3, #128	@ 0x80
 8003f58:	01db      	lsls	r3, r3, #7
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d115      	bne.n	8003f8a <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	001a      	movs	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	18d3      	adds	r3, r2, r3
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a59      	ldr	r2, [pc, #356]	@ (80040d4 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	001a      	movs	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	18d3      	adds	r3, r2, r3
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	4954      	ldr	r1, [pc, #336]	@ (80040d8 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8003f86:	430a      	orrs	r2, r1
 8003f88:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2224      	movs	r2, #36	@ 0x24
 8003f8e:	5c9b      	ldrb	r3, [r3, r2]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d000      	beq.n	8003f96 <HAL_PCD_EP_DB_Transmit+0x59e>
 8003f94:	e0d1      	b.n	800413a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	695a      	ldr	r2, [r3, #20]
 8003f9a:	211e      	movs	r1, #30
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	18d2      	adds	r2, r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	69da      	ldr	r2, [r3, #28]
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	18d2      	adds	r2, r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	6a1a      	ldr	r2, [r3, #32]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d309      	bcc.n	8003fd4 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	6a1a      	ldr	r2, [r3, #32]
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	1ad2      	subs	r2, r2, r3
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	621a      	str	r2, [r3, #32]
 8003fd2:	e016      	b.n	8004002 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d108      	bne.n	8003fee <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8003fdc:	231e      	movs	r3, #30
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2224      	movs	r2, #36	@ 0x24
 8003fe8:	2100      	movs	r1, #0
 8003fea:	5499      	strb	r1, [r3, r2]
 8003fec:	e009      	b.n	8004002 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2224      	movs	r2, #36	@ 0x24
 8003ffe:	2100      	movs	r1, #0
 8004000:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	785b      	ldrb	r3, [r3, #1]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d168      	bne.n	80040dc <HAL_PCD_EP_DB_Transmit+0x6e4>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4a2f      	ldr	r2, [pc, #188]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004012:	4694      	mov	ip, r2
 8004014:	4463      	add	r3, ip
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	492c      	ldr	r1, [pc, #176]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004020:	468c      	mov	ip, r1
 8004022:	4463      	add	r3, ip
 8004024:	0192      	lsls	r2, r2, #6
 8004026:	0992      	lsrs	r2, r2, #6
 8004028:	605a      	str	r2, [r3, #4]
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	2b3e      	cmp	r3, #62	@ 0x3e
 800402e:	d91e      	bls.n	800406e <HAL_PCD_EP_DB_Transmit+0x676>
 8004030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	61bb      	str	r3, [r7, #24]
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	221f      	movs	r2, #31
 800403a:	4013      	ands	r3, r2
 800403c:	d102      	bne.n	8004044 <HAL_PCD_EP_DB_Transmit+0x64c>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	3b01      	subs	r3, #1
 8004042:	61bb      	str	r3, [r7, #24]
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	4a21      	ldr	r2, [pc, #132]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800404c:	4694      	mov	ip, r2
 800404e:	4463      	add	r3, ip
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	069b      	lsls	r3, r3, #26
 8004056:	431a      	orrs	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	491c      	ldr	r1, [pc, #112]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004060:	468c      	mov	ip, r1
 8004062:	4463      	add	r3, ip
 8004064:	2180      	movs	r1, #128	@ 0x80
 8004066:	0609      	lsls	r1, r1, #24
 8004068:	430a      	orrs	r2, r1
 800406a:	605a      	str	r2, [r3, #4]
 800406c:	e05b      	b.n	8004126 <HAL_PCD_EP_DB_Transmit+0x72e>
 800406e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004070:	2b00      	cmp	r3, #0
 8004072:	d111      	bne.n	8004098 <HAL_PCD_EP_DB_Transmit+0x6a0>
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	4a15      	ldr	r2, [pc, #84]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800407c:	4694      	mov	ip, r2
 800407e:	4463      	add	r3, ip
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	4911      	ldr	r1, [pc, #68]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800408a:	468c      	mov	ip, r1
 800408c:	4463      	add	r3, ip
 800408e:	2180      	movs	r1, #128	@ 0x80
 8004090:	0609      	lsls	r1, r1, #24
 8004092:	430a      	orrs	r2, r1
 8004094:	605a      	str	r2, [r3, #4]
 8004096:	e046      	b.n	8004126 <HAL_PCD_EP_DB_Transmit+0x72e>
 8004098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409a:	085b      	lsrs	r3, r3, #1
 800409c:	61bb      	str	r3, [r7, #24]
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	2201      	movs	r2, #1
 80040a2:	4013      	ands	r3, r2
 80040a4:	d002      	beq.n	80040ac <HAL_PCD_EP_DB_Transmit+0x6b4>
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	3301      	adds	r3, #1
 80040aa:	61bb      	str	r3, [r7, #24]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4a07      	ldr	r2, [pc, #28]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80040b4:	4694      	mov	ip, r2
 80040b6:	4463      	add	r3, ip
 80040b8:	6859      	ldr	r1, [r3, #4]
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	069a      	lsls	r2, r3, #26
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	4802      	ldr	r0, [pc, #8]	@ (80040d0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80040c6:	4684      	mov	ip, r0
 80040c8:	4463      	add	r3, ip
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
 80040ce:	e02a      	b.n	8004126 <HAL_PCD_EP_DB_Transmit+0x72e>
 80040d0:	40009800 	.word	0x40009800
 80040d4:	07ff8f8f 	.word	0x07ff8f8f
 80040d8:	0000c080 	.word	0x0000c080
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	785b      	ldrb	r3, [r3, #1]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d120      	bne.n	8004126 <HAL_PCD_EP_DB_Transmit+0x72e>
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	4a25      	ldr	r2, [pc, #148]	@ (8004180 <HAL_PCD_EP_DB_Transmit+0x788>)
 80040ec:	4694      	mov	ip, r2
 80040ee:	4463      	add	r3, ip
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4921      	ldr	r1, [pc, #132]	@ (8004180 <HAL_PCD_EP_DB_Transmit+0x788>)
 80040fa:	468c      	mov	ip, r1
 80040fc:	4463      	add	r3, ip
 80040fe:	0412      	lsls	r2, r2, #16
 8004100:	0c12      	lsrs	r2, r2, #16
 8004102:	605a      	str	r2, [r3, #4]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	4a1d      	ldr	r2, [pc, #116]	@ (8004180 <HAL_PCD_EP_DB_Transmit+0x788>)
 800410c:	4694      	mov	ip, r2
 800410e:	4463      	add	r3, ip
 8004110:	6859      	ldr	r1, [r3, #4]
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	041a      	lsls	r2, r3, #16
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	4818      	ldr	r0, [pc, #96]	@ (8004180 <HAL_PCD_EP_DB_Transmit+0x788>)
 800411e:	4684      	mov	ip, r0
 8004120:	4463      	add	r3, ip
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	6959      	ldr	r1, [r3, #20]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	895a      	ldrh	r2, [r3, #10]
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	b29b      	uxth	r3, r3
 8004136:	f005 f9c7 	bl	80094c8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	001a      	movs	r2, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	18d3      	adds	r3, r2, r3
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a0e      	ldr	r2, [pc, #56]	@ (8004184 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800414c:	4013      	ands	r3, r2
 800414e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004152:	2210      	movs	r2, #16
 8004154:	4053      	eors	r3, r2
 8004156:	633b      	str	r3, [r7, #48]	@ 0x30
 8004158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415a:	2220      	movs	r2, #32
 800415c:	4053      	eors	r3, r2
 800415e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	001a      	movs	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	18d3      	adds	r3, r2, r3
 800416e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004170:	4905      	ldr	r1, [pc, #20]	@ (8004188 <HAL_PCD_EP_DB_Transmit+0x790>)
 8004172:	430a      	orrs	r2, r1
 8004174:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	0018      	movs	r0, r3
 800417a:	46bd      	mov	sp, r7
 800417c:	b00e      	add	sp, #56	@ 0x38
 800417e:	bdb0      	pop	{r4, r5, r7, pc}
 8004180:	40009800 	.word	0x40009800
 8004184:	07ff8fbf 	.word	0x07ff8fbf
 8004188:	00008080 	.word	0x00008080

0800418c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800418c:	b590      	push	{r4, r7, lr}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	0008      	movs	r0, r1
 8004196:	0011      	movs	r1, r2
 8004198:	607b      	str	r3, [r7, #4]
 800419a:	240a      	movs	r4, #10
 800419c:	193b      	adds	r3, r7, r4
 800419e:	1c02      	adds	r2, r0, #0
 80041a0:	801a      	strh	r2, [r3, #0]
 80041a2:	2308      	movs	r3, #8
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	1c0a      	adds	r2, r1, #0
 80041a8:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80041aa:	0021      	movs	r1, r4
 80041ac:	187b      	adds	r3, r7, r1
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	2280      	movs	r2, #128	@ 0x80
 80041b2:	4013      	ands	r3, r2
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00d      	beq.n	80041d6 <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ba:	187b      	adds	r3, r7, r1
 80041bc:	881b      	ldrh	r3, [r3, #0]
 80041be:	2207      	movs	r2, #7
 80041c0:	401a      	ands	r2, r3
 80041c2:	0013      	movs	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	189b      	adds	r3, r3, r2
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	3310      	adds	r3, #16
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	18d3      	adds	r3, r2, r3
 80041d0:	3304      	adds	r3, #4
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	e00c      	b.n	80041f0 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041d6:	230a      	movs	r3, #10
 80041d8:	18fb      	adds	r3, r7, r3
 80041da:	881a      	ldrh	r2, [r3, #0]
 80041dc:	0013      	movs	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	189b      	adds	r3, r3, r2
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	3351      	adds	r3, #81	@ 0x51
 80041e6:	33ff      	adds	r3, #255	@ 0xff
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	18d3      	adds	r3, r2, r3
 80041ec:	3304      	adds	r3, #4
 80041ee:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80041f0:	2308      	movs	r3, #8
 80041f2:	18fb      	adds	r3, r7, r3
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d107      	bne.n	800420a <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2200      	movs	r2, #0
 80041fe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	b29a      	uxth	r2, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	80da      	strh	r2, [r3, #6]
 8004208:	e00b      	b.n	8004222 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	2201      	movs	r2, #1
 800420e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	b29a      	uxth	r2, r3
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	0c1b      	lsrs	r3, r3, #16
 800421c:	b29a      	uxth	r2, r3
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	0018      	movs	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	b007      	add	sp, #28
 800422a:	bd90      	pop	{r4, r7, pc}

0800422c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	23b5      	movs	r3, #181	@ 0xb5
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	2101      	movs	r1, #1
 8004242:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	23b3      	movs	r3, #179	@ 0xb3
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	2100      	movs	r1, #0
 800424c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004252:	2201      	movs	r2, #1
 8004254:	431a      	orrs	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425e:	2202      	movs	r2, #2
 8004260:	431a      	orrs	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	0018      	movs	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	b004      	add	sp, #16
 800426e:	bd80      	pop	{r7, pc}

08004270 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004274:	4b04      	ldr	r3, [pc, #16]	@ (8004288 <HAL_PWREx_EnableVddUSB+0x18>)
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	4b03      	ldr	r3, [pc, #12]	@ (8004288 <HAL_PWREx_EnableVddUSB+0x18>)
 800427a:	2180      	movs	r1, #128	@ 0x80
 800427c:	00c9      	lsls	r1, r1, #3
 800427e:	430a      	orrs	r2, r1
 8004280:	605a      	str	r2, [r3, #4]
}
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40007000 	.word	0x40007000

0800428c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004294:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a19      	ldr	r2, [pc, #100]	@ (8004300 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800429a:	4013      	ands	r3, r2
 800429c:	0019      	movs	r1, r3
 800429e:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	2380      	movs	r3, #128	@ 0x80
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d11f      	bne.n	80042f0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80042b0:	4b14      	ldr	r3, [pc, #80]	@ (8004304 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	0013      	movs	r3, r2
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	189b      	adds	r3, r3, r2
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	4912      	ldr	r1, [pc, #72]	@ (8004308 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80042be:	0018      	movs	r0, r3
 80042c0:	f7fb ff2a 	bl	8000118 <__udivsi3>
 80042c4:	0003      	movs	r3, r0
 80042c6:	3301      	adds	r3, #1
 80042c8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042ca:	e008      	b.n	80042de <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	3b01      	subs	r3, #1
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	e001      	b.n	80042de <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e009      	b.n	80042f2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042de:	4b07      	ldr	r3, [pc, #28]	@ (80042fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80042e0:	695a      	ldr	r2, [r3, #20]
 80042e2:	2380      	movs	r3, #128	@ 0x80
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	401a      	ands	r2, r3
 80042e8:	2380      	movs	r3, #128	@ 0x80
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d0ed      	beq.n	80042cc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	0018      	movs	r0, r3
 80042f4:	46bd      	mov	sp, r7
 80042f6:	b004      	add	sp, #16
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	46c0      	nop			@ (mov r8, r8)
 80042fc:	40007000 	.word	0x40007000
 8004300:	fffff9ff 	.word	0xfffff9ff
 8004304:	20000004 	.word	0x20000004
 8004308:	000f4240 	.word	0x000f4240

0800430c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004310:	4b03      	ldr	r3, [pc, #12]	@ (8004320 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004312:	689a      	ldr	r2, [r3, #8]
 8004314:	23e0      	movs	r3, #224	@ 0xe0
 8004316:	01db      	lsls	r3, r3, #7
 8004318:	4013      	ands	r3, r2
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40021000 	.word	0x40021000

08004324 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	f000 fb50 	bl	80049d8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2201      	movs	r2, #1
 800433e:	4013      	ands	r3, r2
 8004340:	d100      	bne.n	8004344 <HAL_RCC_OscConfig+0x20>
 8004342:	e07c      	b.n	800443e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004344:	4bc3      	ldr	r3, [pc, #780]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	2238      	movs	r2, #56	@ 0x38
 800434a:	4013      	ands	r3, r2
 800434c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800434e:	4bc1      	ldr	r3, [pc, #772]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	2203      	movs	r2, #3
 8004354:	4013      	ands	r3, r2
 8004356:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	2b10      	cmp	r3, #16
 800435c:	d102      	bne.n	8004364 <HAL_RCC_OscConfig+0x40>
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	2b03      	cmp	r3, #3
 8004362:	d002      	beq.n	800436a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b08      	cmp	r3, #8
 8004368:	d10b      	bne.n	8004382 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800436a:	4bba      	ldr	r3, [pc, #744]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	2380      	movs	r3, #128	@ 0x80
 8004370:	029b      	lsls	r3, r3, #10
 8004372:	4013      	ands	r3, r2
 8004374:	d062      	beq.n	800443c <HAL_RCC_OscConfig+0x118>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d15e      	bne.n	800443c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e32a      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	2380      	movs	r3, #128	@ 0x80
 8004388:	025b      	lsls	r3, r3, #9
 800438a:	429a      	cmp	r2, r3
 800438c:	d107      	bne.n	800439e <HAL_RCC_OscConfig+0x7a>
 800438e:	4bb1      	ldr	r3, [pc, #708]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	4bb0      	ldr	r3, [pc, #704]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004394:	2180      	movs	r1, #128	@ 0x80
 8004396:	0249      	lsls	r1, r1, #9
 8004398:	430a      	orrs	r2, r1
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	e020      	b.n	80043e0 <HAL_RCC_OscConfig+0xbc>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	23a0      	movs	r3, #160	@ 0xa0
 80043a4:	02db      	lsls	r3, r3, #11
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d10e      	bne.n	80043c8 <HAL_RCC_OscConfig+0xa4>
 80043aa:	4baa      	ldr	r3, [pc, #680]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	4ba9      	ldr	r3, [pc, #676]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043b0:	2180      	movs	r1, #128	@ 0x80
 80043b2:	02c9      	lsls	r1, r1, #11
 80043b4:	430a      	orrs	r2, r1
 80043b6:	601a      	str	r2, [r3, #0]
 80043b8:	4ba6      	ldr	r3, [pc, #664]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	4ba5      	ldr	r3, [pc, #660]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043be:	2180      	movs	r1, #128	@ 0x80
 80043c0:	0249      	lsls	r1, r1, #9
 80043c2:	430a      	orrs	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e00b      	b.n	80043e0 <HAL_RCC_OscConfig+0xbc>
 80043c8:	4ba2      	ldr	r3, [pc, #648]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	4ba1      	ldr	r3, [pc, #644]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043ce:	49a2      	ldr	r1, [pc, #648]	@ (8004658 <HAL_RCC_OscConfig+0x334>)
 80043d0:	400a      	ands	r2, r1
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	4b9f      	ldr	r3, [pc, #636]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	4b9e      	ldr	r3, [pc, #632]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80043da:	49a0      	ldr	r1, [pc, #640]	@ (800465c <HAL_RCC_OscConfig+0x338>)
 80043dc:	400a      	ands	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d014      	beq.n	8004412 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fd f936 	bl	8001658 <HAL_GetTick>
 80043ec:	0003      	movs	r3, r0
 80043ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f2:	f7fd f931 	bl	8001658 <HAL_GetTick>
 80043f6:	0002      	movs	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b64      	cmp	r3, #100	@ 0x64
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e2e9      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004404:	4b93      	ldr	r3, [pc, #588]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	2380      	movs	r3, #128	@ 0x80
 800440a:	029b      	lsls	r3, r3, #10
 800440c:	4013      	ands	r3, r2
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0xce>
 8004410:	e015      	b.n	800443e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004412:	f7fd f921 	bl	8001658 <HAL_GetTick>
 8004416:	0003      	movs	r3, r0
 8004418:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800441c:	f7fd f91c 	bl	8001658 <HAL_GetTick>
 8004420:	0002      	movs	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	@ 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e2d4      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800442e:	4b89      	ldr	r3, [pc, #548]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	2380      	movs	r3, #128	@ 0x80
 8004434:	029b      	lsls	r3, r3, #10
 8004436:	4013      	ands	r3, r2
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0xf8>
 800443a:	e000      	b.n	800443e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2202      	movs	r2, #2
 8004444:	4013      	ands	r3, r2
 8004446:	d100      	bne.n	800444a <HAL_RCC_OscConfig+0x126>
 8004448:	e099      	b.n	800457e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800444a:	4b82      	ldr	r3, [pc, #520]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2238      	movs	r2, #56	@ 0x38
 8004450:	4013      	ands	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004454:	4b7f      	ldr	r3, [pc, #508]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	2203      	movs	r2, #3
 800445a:	4013      	ands	r3, r2
 800445c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	2b10      	cmp	r3, #16
 8004462:	d102      	bne.n	800446a <HAL_RCC_OscConfig+0x146>
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	2b02      	cmp	r3, #2
 8004468:	d002      	beq.n	8004470 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d135      	bne.n	80044dc <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004470:	4b78      	ldr	r3, [pc, #480]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	2380      	movs	r3, #128	@ 0x80
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	4013      	ands	r3, r2
 800447a:	d005      	beq.n	8004488 <HAL_RCC_OscConfig+0x164>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e2a7      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004488:	4b72      	ldr	r3, [pc, #456]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	4a74      	ldr	r2, [pc, #464]	@ (8004660 <HAL_RCC_OscConfig+0x33c>)
 800448e:	4013      	ands	r3, r2
 8004490:	0019      	movs	r1, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	021a      	lsls	r2, r3, #8
 8004498:	4b6e      	ldr	r3, [pc, #440]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d112      	bne.n	80044ca <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80044a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a6e      	ldr	r2, [pc, #440]	@ (8004664 <HAL_RCC_OscConfig+0x340>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	0019      	movs	r1, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	691a      	ldr	r2, [r3, #16]
 80044b2:	4b68      	ldr	r3, [pc, #416]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80044b8:	4b66      	ldr	r3, [pc, #408]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	0adb      	lsrs	r3, r3, #11
 80044be:	2207      	movs	r2, #7
 80044c0:	4013      	ands	r3, r2
 80044c2:	4a69      	ldr	r2, [pc, #420]	@ (8004668 <HAL_RCC_OscConfig+0x344>)
 80044c4:	40da      	lsrs	r2, r3
 80044c6:	4b69      	ldr	r3, [pc, #420]	@ (800466c <HAL_RCC_OscConfig+0x348>)
 80044c8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80044ca:	4b69      	ldr	r3, [pc, #420]	@ (8004670 <HAL_RCC_OscConfig+0x34c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	0018      	movs	r0, r3
 80044d0:	f7fd f866 	bl	80015a0 <HAL_InitTick>
 80044d4:	1e03      	subs	r3, r0, #0
 80044d6:	d051      	beq.n	800457c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e27d      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d030      	beq.n	8004546 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80044e4:	4b5b      	ldr	r3, [pc, #364]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a5e      	ldr	r2, [pc, #376]	@ (8004664 <HAL_RCC_OscConfig+0x340>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	0019      	movs	r1, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691a      	ldr	r2, [r3, #16]
 80044f2:	4b58      	ldr	r3, [pc, #352]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044f4:	430a      	orrs	r2, r1
 80044f6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80044f8:	4b56      	ldr	r3, [pc, #344]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	4b55      	ldr	r3, [pc, #340]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80044fe:	2180      	movs	r1, #128	@ 0x80
 8004500:	0049      	lsls	r1, r1, #1
 8004502:	430a      	orrs	r2, r1
 8004504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004506:	f7fd f8a7 	bl	8001658 <HAL_GetTick>
 800450a:	0003      	movs	r3, r0
 800450c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004510:	f7fd f8a2 	bl	8001658 <HAL_GetTick>
 8004514:	0002      	movs	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e25a      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004522:	4b4c      	ldr	r3, [pc, #304]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	2380      	movs	r3, #128	@ 0x80
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4013      	ands	r3, r2
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452e:	4b49      	ldr	r3, [pc, #292]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	4a4b      	ldr	r2, [pc, #300]	@ (8004660 <HAL_RCC_OscConfig+0x33c>)
 8004534:	4013      	ands	r3, r2
 8004536:	0019      	movs	r1, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	021a      	lsls	r2, r3, #8
 800453e:	4b45      	ldr	r3, [pc, #276]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004540:	430a      	orrs	r2, r1
 8004542:	605a      	str	r2, [r3, #4]
 8004544:	e01b      	b.n	800457e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004546:	4b43      	ldr	r3, [pc, #268]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	4b42      	ldr	r3, [pc, #264]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800454c:	4949      	ldr	r1, [pc, #292]	@ (8004674 <HAL_RCC_OscConfig+0x350>)
 800454e:	400a      	ands	r2, r1
 8004550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004552:	f7fd f881 	bl	8001658 <HAL_GetTick>
 8004556:	0003      	movs	r3, r0
 8004558:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800455c:	f7fd f87c 	bl	8001658 <HAL_GetTick>
 8004560:	0002      	movs	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e234      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800456e:	4b39      	ldr	r3, [pc, #228]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	2380      	movs	r3, #128	@ 0x80
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4013      	ands	r3, r2
 8004578:	d1f0      	bne.n	800455c <HAL_RCC_OscConfig+0x238>
 800457a:	e000      	b.n	800457e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800457c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2208      	movs	r2, #8
 8004584:	4013      	ands	r3, r2
 8004586:	d047      	beq.n	8004618 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004588:	4b32      	ldr	r3, [pc, #200]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	2238      	movs	r2, #56	@ 0x38
 800458e:	4013      	ands	r3, r2
 8004590:	2b18      	cmp	r3, #24
 8004592:	d10a      	bne.n	80045aa <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004594:	4b2f      	ldr	r3, [pc, #188]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004598:	2202      	movs	r2, #2
 800459a:	4013      	ands	r3, r2
 800459c:	d03c      	beq.n	8004618 <HAL_RCC_OscConfig+0x2f4>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d138      	bne.n	8004618 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e216      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d019      	beq.n	80045e6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80045b2:	4b28      	ldr	r3, [pc, #160]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80045b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045b6:	4b27      	ldr	r3, [pc, #156]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80045b8:	2101      	movs	r1, #1
 80045ba:	430a      	orrs	r2, r1
 80045bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045be:	f7fd f84b 	bl	8001658 <HAL_GetTick>
 80045c2:	0003      	movs	r3, r0
 80045c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fd f846 	bl	8001658 <HAL_GetTick>
 80045cc:	0002      	movs	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e1fe      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045da:	4b1e      	ldr	r3, [pc, #120]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80045dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045de:	2202      	movs	r2, #2
 80045e0:	4013      	ands	r3, r2
 80045e2:	d0f1      	beq.n	80045c8 <HAL_RCC_OscConfig+0x2a4>
 80045e4:	e018      	b.n	8004618 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80045e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80045e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 80045ec:	2101      	movs	r1, #1
 80045ee:	438a      	bics	r2, r1
 80045f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f2:	f7fd f831 	bl	8001658 <HAL_GetTick>
 80045f6:	0003      	movs	r3, r0
 80045f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045fc:	f7fd f82c 	bl	8001658 <HAL_GetTick>
 8004600:	0002      	movs	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e1e4      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800460e:	4b11      	ldr	r3, [pc, #68]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 8004610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004612:	2202      	movs	r2, #2
 8004614:	4013      	ands	r3, r2
 8004616:	d1f1      	bne.n	80045fc <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2204      	movs	r2, #4
 800461e:	4013      	ands	r3, r2
 8004620:	d100      	bne.n	8004624 <HAL_RCC_OscConfig+0x300>
 8004622:	e0c7      	b.n	80047b4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004624:	231f      	movs	r3, #31
 8004626:	18fb      	adds	r3, r7, r3
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800462c:	4b09      	ldr	r3, [pc, #36]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2238      	movs	r2, #56	@ 0x38
 8004632:	4013      	ands	r3, r2
 8004634:	2b20      	cmp	r3, #32
 8004636:	d11f      	bne.n	8004678 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004638:	4b06      	ldr	r3, [pc, #24]	@ (8004654 <HAL_RCC_OscConfig+0x330>)
 800463a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463c:	2202      	movs	r2, #2
 800463e:	4013      	ands	r3, r2
 8004640:	d100      	bne.n	8004644 <HAL_RCC_OscConfig+0x320>
 8004642:	e0b7      	b.n	80047b4 <HAL_RCC_OscConfig+0x490>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d000      	beq.n	800464e <HAL_RCC_OscConfig+0x32a>
 800464c:	e0b2      	b.n	80047b4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e1c2      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
 8004652:	46c0      	nop			@ (mov r8, r8)
 8004654:	40021000 	.word	0x40021000
 8004658:	fffeffff 	.word	0xfffeffff
 800465c:	fffbffff 	.word	0xfffbffff
 8004660:	ffff80ff 	.word	0xffff80ff
 8004664:	ffffc7ff 	.word	0xffffc7ff
 8004668:	00f42400 	.word	0x00f42400
 800466c:	20000004 	.word	0x20000004
 8004670:	20000008 	.word	0x20000008
 8004674:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004678:	4bb5      	ldr	r3, [pc, #724]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800467a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800467c:	2380      	movs	r3, #128	@ 0x80
 800467e:	055b      	lsls	r3, r3, #21
 8004680:	4013      	ands	r3, r2
 8004682:	d101      	bne.n	8004688 <HAL_RCC_OscConfig+0x364>
 8004684:	2301      	movs	r3, #1
 8004686:	e000      	b.n	800468a <HAL_RCC_OscConfig+0x366>
 8004688:	2300      	movs	r3, #0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d011      	beq.n	80046b2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800468e:	4bb0      	ldr	r3, [pc, #704]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004692:	4baf      	ldr	r3, [pc, #700]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004694:	2180      	movs	r1, #128	@ 0x80
 8004696:	0549      	lsls	r1, r1, #21
 8004698:	430a      	orrs	r2, r1
 800469a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800469c:	4bac      	ldr	r3, [pc, #688]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800469e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046a0:	2380      	movs	r3, #128	@ 0x80
 80046a2:	055b      	lsls	r3, r3, #21
 80046a4:	4013      	ands	r3, r2
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80046aa:	231f      	movs	r3, #31
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2201      	movs	r2, #1
 80046b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046b2:	4ba8      	ldr	r3, [pc, #672]	@ (8004954 <HAL_RCC_OscConfig+0x630>)
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	2380      	movs	r3, #128	@ 0x80
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4013      	ands	r3, r2
 80046bc:	d11a      	bne.n	80046f4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046be:	4ba5      	ldr	r3, [pc, #660]	@ (8004954 <HAL_RCC_OscConfig+0x630>)
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	4ba4      	ldr	r3, [pc, #656]	@ (8004954 <HAL_RCC_OscConfig+0x630>)
 80046c4:	2180      	movs	r1, #128	@ 0x80
 80046c6:	0049      	lsls	r1, r1, #1
 80046c8:	430a      	orrs	r2, r1
 80046ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80046cc:	f7fc ffc4 	bl	8001658 <HAL_GetTick>
 80046d0:	0003      	movs	r3, r0
 80046d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d6:	f7fc ffbf 	bl	8001658 <HAL_GetTick>
 80046da:	0002      	movs	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e177      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046e8:	4b9a      	ldr	r3, [pc, #616]	@ (8004954 <HAL_RCC_OscConfig+0x630>)
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	2380      	movs	r3, #128	@ 0x80
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	4013      	ands	r3, r2
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <HAL_RCC_OscConfig+0x3e6>
 80046fc:	4b94      	ldr	r3, [pc, #592]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80046fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004700:	4b93      	ldr	r3, [pc, #588]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004702:	2101      	movs	r1, #1
 8004704:	430a      	orrs	r2, r1
 8004706:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004708:	e01c      	b.n	8004744 <HAL_RCC_OscConfig+0x420>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b05      	cmp	r3, #5
 8004710:	d10c      	bne.n	800472c <HAL_RCC_OscConfig+0x408>
 8004712:	4b8f      	ldr	r3, [pc, #572]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004714:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004716:	4b8e      	ldr	r3, [pc, #568]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004718:	2104      	movs	r1, #4
 800471a:	430a      	orrs	r2, r1
 800471c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800471e:	4b8c      	ldr	r3, [pc, #560]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004720:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004722:	4b8b      	ldr	r3, [pc, #556]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004724:	2101      	movs	r1, #1
 8004726:	430a      	orrs	r2, r1
 8004728:	65da      	str	r2, [r3, #92]	@ 0x5c
 800472a:	e00b      	b.n	8004744 <HAL_RCC_OscConfig+0x420>
 800472c:	4b88      	ldr	r3, [pc, #544]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800472e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004730:	4b87      	ldr	r3, [pc, #540]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004732:	2101      	movs	r1, #1
 8004734:	438a      	bics	r2, r1
 8004736:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004738:	4b85      	ldr	r3, [pc, #532]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800473a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800473c:	4b84      	ldr	r3, [pc, #528]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800473e:	2104      	movs	r1, #4
 8004740:	438a      	bics	r2, r1
 8004742:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d014      	beq.n	8004776 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800474c:	f7fc ff84 	bl	8001658 <HAL_GetTick>
 8004750:	0003      	movs	r3, r0
 8004752:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004754:	e009      	b.n	800476a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004756:	f7fc ff7f 	bl	8001658 <HAL_GetTick>
 800475a:	0002      	movs	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	4a7d      	ldr	r2, [pc, #500]	@ (8004958 <HAL_RCC_OscConfig+0x634>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e136      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800476a:	4b79      	ldr	r3, [pc, #484]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800476c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476e:	2202      	movs	r2, #2
 8004770:	4013      	ands	r3, r2
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x432>
 8004774:	e013      	b.n	800479e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004776:	f7fc ff6f 	bl	8001658 <HAL_GetTick>
 800477a:	0003      	movs	r3, r0
 800477c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800477e:	e009      	b.n	8004794 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fc ff6a 	bl	8001658 <HAL_GetTick>
 8004784:	0002      	movs	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	4a73      	ldr	r2, [pc, #460]	@ (8004958 <HAL_RCC_OscConfig+0x634>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d901      	bls.n	8004794 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e121      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004794:	4b6e      	ldr	r3, [pc, #440]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004798:	2202      	movs	r2, #2
 800479a:	4013      	ands	r3, r2
 800479c:	d1f0      	bne.n	8004780 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800479e:	231f      	movs	r3, #31
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d105      	bne.n	80047b4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80047a8:	4b69      	ldr	r3, [pc, #420]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80047aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047ac:	4b68      	ldr	r3, [pc, #416]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80047ae:	496b      	ldr	r1, [pc, #428]	@ (800495c <HAL_RCC_OscConfig+0x638>)
 80047b0:	400a      	ands	r2, r1
 80047b2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2220      	movs	r2, #32
 80047ba:	4013      	ands	r3, r2
 80047bc:	d039      	beq.n	8004832 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d01b      	beq.n	80047fe <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047c6:	4b62      	ldr	r3, [pc, #392]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	4b61      	ldr	r3, [pc, #388]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80047cc:	2180      	movs	r1, #128	@ 0x80
 80047ce:	03c9      	lsls	r1, r1, #15
 80047d0:	430a      	orrs	r2, r1
 80047d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d4:	f7fc ff40 	bl	8001658 <HAL_GetTick>
 80047d8:	0003      	movs	r3, r0
 80047da:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047de:	f7fc ff3b 	bl	8001658 <HAL_GetTick>
 80047e2:	0002      	movs	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e0f3      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80047f0:	4b57      	ldr	r3, [pc, #348]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	2380      	movs	r3, #128	@ 0x80
 80047f6:	041b      	lsls	r3, r3, #16
 80047f8:	4013      	ands	r3, r2
 80047fa:	d0f0      	beq.n	80047de <HAL_RCC_OscConfig+0x4ba>
 80047fc:	e019      	b.n	8004832 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047fe:	4b54      	ldr	r3, [pc, #336]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b53      	ldr	r3, [pc, #332]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004804:	4956      	ldr	r1, [pc, #344]	@ (8004960 <HAL_RCC_OscConfig+0x63c>)
 8004806:	400a      	ands	r2, r1
 8004808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480a:	f7fc ff25 	bl	8001658 <HAL_GetTick>
 800480e:	0003      	movs	r3, r0
 8004810:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004814:	f7fc ff20 	bl	8001658 <HAL_GetTick>
 8004818:	0002      	movs	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e0d8      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004826:	4b4a      	ldr	r3, [pc, #296]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	2380      	movs	r3, #128	@ 0x80
 800482c:	041b      	lsls	r3, r3, #16
 800482e:	4013      	ands	r3, r2
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d100      	bne.n	800483c <HAL_RCC_OscConfig+0x518>
 800483a:	e0cc      	b.n	80049d6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800483c:	4b44      	ldr	r3, [pc, #272]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	2238      	movs	r2, #56	@ 0x38
 8004842:	4013      	ands	r3, r2
 8004844:	2b10      	cmp	r3, #16
 8004846:	d100      	bne.n	800484a <HAL_RCC_OscConfig+0x526>
 8004848:	e07b      	b.n	8004942 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	2b02      	cmp	r3, #2
 8004850:	d156      	bne.n	8004900 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004852:	4b3f      	ldr	r3, [pc, #252]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b3e      	ldr	r3, [pc, #248]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004858:	4942      	ldr	r1, [pc, #264]	@ (8004964 <HAL_RCC_OscConfig+0x640>)
 800485a:	400a      	ands	r2, r1
 800485c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800485e:	f7fc fefb 	bl	8001658 <HAL_GetTick>
 8004862:	0003      	movs	r3, r0
 8004864:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004868:	f7fc fef6 	bl	8001658 <HAL_GetTick>
 800486c:	0002      	movs	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e0ae      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800487a:	4b35      	ldr	r3, [pc, #212]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	2380      	movs	r3, #128	@ 0x80
 8004880:	049b      	lsls	r3, r3, #18
 8004882:	4013      	ands	r3, r2
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004886:	4b32      	ldr	r3, [pc, #200]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	4a37      	ldr	r2, [pc, #220]	@ (8004968 <HAL_RCC_OscConfig+0x644>)
 800488c:	4013      	ands	r3, r2
 800488e:	0019      	movs	r1, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004898:	431a      	orrs	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	021b      	lsls	r3, r3, #8
 80048a0:	431a      	orrs	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ac:	431a      	orrs	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b2:	431a      	orrs	r2, r3
 80048b4:	4b26      	ldr	r3, [pc, #152]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048b6:	430a      	orrs	r2, r1
 80048b8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048ba:	4b25      	ldr	r3, [pc, #148]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	4b24      	ldr	r3, [pc, #144]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048c0:	2180      	movs	r1, #128	@ 0x80
 80048c2:	0449      	lsls	r1, r1, #17
 80048c4:	430a      	orrs	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80048c8:	4b21      	ldr	r3, [pc, #132]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048ca:	68da      	ldr	r2, [r3, #12]
 80048cc:	4b20      	ldr	r3, [pc, #128]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048ce:	2180      	movs	r1, #128	@ 0x80
 80048d0:	0549      	lsls	r1, r1, #21
 80048d2:	430a      	orrs	r2, r1
 80048d4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fc febf 	bl	8001658 <HAL_GetTick>
 80048da:	0003      	movs	r3, r0
 80048dc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e0:	f7fc feba 	bl	8001658 <HAL_GetTick>
 80048e4:	0002      	movs	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e072      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f2:	4b17      	ldr	r3, [pc, #92]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	2380      	movs	r3, #128	@ 0x80
 80048f8:	049b      	lsls	r3, r3, #18
 80048fa:	4013      	ands	r3, r2
 80048fc:	d0f0      	beq.n	80048e0 <HAL_RCC_OscConfig+0x5bc>
 80048fe:	e06a      	b.n	80049d6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004900:	4b13      	ldr	r3, [pc, #76]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004906:	4917      	ldr	r1, [pc, #92]	@ (8004964 <HAL_RCC_OscConfig+0x640>)
 8004908:	400a      	ands	r2, r1
 800490a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490c:	f7fc fea4 	bl	8001658 <HAL_GetTick>
 8004910:	0003      	movs	r3, r0
 8004912:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004914:	e008      	b.n	8004928 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004916:	f7fc fe9f 	bl	8001658 <HAL_GetTick>
 800491a:	0002      	movs	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e057      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004928:	4b09      	ldr	r3, [pc, #36]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	2380      	movs	r3, #128	@ 0x80
 800492e:	049b      	lsls	r3, r3, #18
 8004930:	4013      	ands	r3, r2
 8004932:	d1f0      	bne.n	8004916 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004934:	4b06      	ldr	r3, [pc, #24]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 8004936:	68da      	ldr	r2, [r3, #12]
 8004938:	4b05      	ldr	r3, [pc, #20]	@ (8004950 <HAL_RCC_OscConfig+0x62c>)
 800493a:	490c      	ldr	r1, [pc, #48]	@ (800496c <HAL_RCC_OscConfig+0x648>)
 800493c:	400a      	ands	r2, r1
 800493e:	60da      	str	r2, [r3, #12]
 8004940:	e049      	b.n	80049d6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d112      	bne.n	8004970 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e044      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	40021000 	.word	0x40021000
 8004954:	40007000 	.word	0x40007000
 8004958:	00001388 	.word	0x00001388
 800495c:	efffffff 	.word	0xefffffff
 8004960:	ffbfffff 	.word	0xffbfffff
 8004964:	feffffff 	.word	0xfeffffff
 8004968:	11c1808c 	.word	0x11c1808c
 800496c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004970:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <HAL_RCC_OscConfig+0x6bc>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2203      	movs	r2, #3
 800497a:	401a      	ands	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	429a      	cmp	r2, r3
 8004982:	d126      	bne.n	80049d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	2270      	movs	r2, #112	@ 0x70
 8004988:	401a      	ands	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800498e:	429a      	cmp	r2, r3
 8004990:	d11f      	bne.n	80049d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	23fe      	movs	r3, #254	@ 0xfe
 8004996:	01db      	lsls	r3, r3, #7
 8004998:	401a      	ands	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d116      	bne.n	80049d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	23f8      	movs	r3, #248	@ 0xf8
 80049a8:	039b      	lsls	r3, r3, #14
 80049aa:	401a      	ands	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d10e      	bne.n	80049d2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	23e0      	movs	r3, #224	@ 0xe0
 80049b8:	051b      	lsls	r3, r3, #20
 80049ba:	401a      	ands	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d106      	bne.n	80049d2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	0f5b      	lsrs	r3, r3, #29
 80049c8:	075a      	lsls	r2, r3, #29
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d001      	beq.n	80049d6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e000      	b.n	80049d8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	0018      	movs	r0, r3
 80049da:	46bd      	mov	sp, r7
 80049dc:	b008      	add	sp, #32
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40021000 	.word	0x40021000

080049e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d101      	bne.n	80049f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e0e9      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049f8:	4b76      	ldr	r3, [pc, #472]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2207      	movs	r2, #7
 80049fe:	4013      	ands	r3, r2
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d91e      	bls.n	8004a44 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a06:	4b73      	ldr	r3, [pc, #460]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2207      	movs	r2, #7
 8004a0c:	4393      	bics	r3, r2
 8004a0e:	0019      	movs	r1, r3
 8004a10:	4b70      	ldr	r3, [pc, #448]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a18:	f7fc fe1e 	bl	8001658 <HAL_GetTick>
 8004a1c:	0003      	movs	r3, r0
 8004a1e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a20:	e009      	b.n	8004a36 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a22:	f7fc fe19 	bl	8001658 <HAL_GetTick>
 8004a26:	0002      	movs	r2, r0
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	4a6a      	ldr	r2, [pc, #424]	@ (8004bd8 <HAL_RCC_ClockConfig+0x1f4>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e0ca      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a36:	4b67      	ldr	r3, [pc, #412]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2207      	movs	r2, #7
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d1ee      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2202      	movs	r2, #2
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	d015      	beq.n	8004a7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2204      	movs	r2, #4
 8004a54:	4013      	ands	r3, r2
 8004a56:	d006      	beq.n	8004a66 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004a58:	4b60      	ldr	r3, [pc, #384]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	4b5f      	ldr	r3, [pc, #380]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004a5e:	21e0      	movs	r1, #224	@ 0xe0
 8004a60:	01c9      	lsls	r1, r1, #7
 8004a62:	430a      	orrs	r2, r1
 8004a64:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a66:	4b5d      	ldr	r3, [pc, #372]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	4a5d      	ldr	r2, [pc, #372]	@ (8004be0 <HAL_RCC_ClockConfig+0x1fc>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	0019      	movs	r1, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	4b59      	ldr	r3, [pc, #356]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004a76:	430a      	orrs	r2, r1
 8004a78:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	4013      	ands	r3, r2
 8004a82:	d057      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d107      	bne.n	8004a9c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a8c:	4b53      	ldr	r3, [pc, #332]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	2380      	movs	r3, #128	@ 0x80
 8004a92:	029b      	lsls	r3, r3, #10
 8004a94:	4013      	ands	r3, r2
 8004a96:	d12b      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e097      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	@ 0x80
 8004aaa:	049b      	lsls	r3, r3, #18
 8004aac:	4013      	ands	r3, r2
 8004aae:	d11f      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e08b      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d107      	bne.n	8004acc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004abc:	4b47      	ldr	r3, [pc, #284]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	00db      	lsls	r3, r3, #3
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d113      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e07f      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	d106      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ad4:	4b41      	ldr	r3, [pc, #260]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ad8:	2202      	movs	r2, #2
 8004ada:	4013      	ands	r3, r2
 8004adc:	d108      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e074      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	4013      	ands	r3, r2
 8004aea:	d101      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e06d      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004af0:	4b3a      	ldr	r3, [pc, #232]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2207      	movs	r2, #7
 8004af6:	4393      	bics	r3, r2
 8004af8:	0019      	movs	r1, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685a      	ldr	r2, [r3, #4]
 8004afe:	4b37      	ldr	r3, [pc, #220]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004b00:	430a      	orrs	r2, r1
 8004b02:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b04:	f7fc fda8 	bl	8001658 <HAL_GetTick>
 8004b08:	0003      	movs	r3, r0
 8004b0a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0c:	e009      	b.n	8004b22 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b0e:	f7fc fda3 	bl	8001658 <HAL_GetTick>
 8004b12:	0002      	movs	r2, r0
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	4a2f      	ldr	r2, [pc, #188]	@ (8004bd8 <HAL_RCC_ClockConfig+0x1f4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e054      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b22:	4b2e      	ldr	r3, [pc, #184]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	2238      	movs	r2, #56	@ 0x38
 8004b28:	401a      	ands	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d1ec      	bne.n	8004b0e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b34:	4b27      	ldr	r3, [pc, #156]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2207      	movs	r2, #7
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d21e      	bcs.n	8004b80 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b42:	4b24      	ldr	r3, [pc, #144]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2207      	movs	r2, #7
 8004b48:	4393      	bics	r3, r2
 8004b4a:	0019      	movs	r1, r3
 8004b4c:	4b21      	ldr	r3, [pc, #132]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b4e:	683a      	ldr	r2, [r7, #0]
 8004b50:	430a      	orrs	r2, r1
 8004b52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004b54:	f7fc fd80 	bl	8001658 <HAL_GetTick>
 8004b58:	0003      	movs	r3, r0
 8004b5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b5c:	e009      	b.n	8004b72 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b5e:	f7fc fd7b 	bl	8001658 <HAL_GetTick>
 8004b62:	0002      	movs	r2, r0
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd8 <HAL_RCC_ClockConfig+0x1f4>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e02c      	b.n	8004bcc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b72:	4b18      	ldr	r3, [pc, #96]	@ (8004bd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2207      	movs	r2, #7
 8004b78:	4013      	ands	r3, r2
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d1ee      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2204      	movs	r2, #4
 8004b86:	4013      	ands	r3, r2
 8004b88:	d009      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004b8a:	4b14      	ldr	r3, [pc, #80]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	4a15      	ldr	r2, [pc, #84]	@ (8004be4 <HAL_RCC_ClockConfig+0x200>)
 8004b90:	4013      	ands	r3, r2
 8004b92:	0019      	movs	r1, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	4b10      	ldr	r3, [pc, #64]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004b9e:	f000 f829 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8004ba2:	0001      	movs	r1, r0
 8004ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8004bdc <HAL_RCC_ClockConfig+0x1f8>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	0a1b      	lsrs	r3, r3, #8
 8004baa:	220f      	movs	r2, #15
 8004bac:	401a      	ands	r2, r3
 8004bae:	4b0e      	ldr	r3, [pc, #56]	@ (8004be8 <HAL_RCC_ClockConfig+0x204>)
 8004bb0:	0092      	lsls	r2, r2, #2
 8004bb2:	58d3      	ldr	r3, [r2, r3]
 8004bb4:	221f      	movs	r2, #31
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	000a      	movs	r2, r1
 8004bba:	40da      	lsrs	r2, r3
 8004bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bec <HAL_RCC_ClockConfig+0x208>)
 8004bbe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf0 <HAL_RCC_ClockConfig+0x20c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f7fc fceb 	bl	80015a0 <HAL_InitTick>
 8004bca:	0003      	movs	r3, r0
}
 8004bcc:	0018      	movs	r0, r3
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	b004      	add	sp, #16
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40022000 	.word	0x40022000
 8004bd8:	00001388 	.word	0x00001388
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	fffff0ff 	.word	0xfffff0ff
 8004be4:	ffff8fff 	.word	0xffff8fff
 8004be8:	0800d684 	.word	0x0800d684
 8004bec:	20000004 	.word	0x20000004
 8004bf0:	20000008 	.word	0x20000008

08004bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	2238      	movs	r2, #56	@ 0x38
 8004c00:	4013      	ands	r3, r2
 8004c02:	d10f      	bne.n	8004c24 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004c04:	4b39      	ldr	r3, [pc, #228]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	0adb      	lsrs	r3, r3, #11
 8004c0a:	2207      	movs	r2, #7
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	2201      	movs	r2, #1
 8004c10:	409a      	lsls	r2, r3
 8004c12:	0013      	movs	r3, r2
 8004c14:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004c16:	6839      	ldr	r1, [r7, #0]
 8004c18:	4835      	ldr	r0, [pc, #212]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c1a:	f7fb fa7d 	bl	8000118 <__udivsi3>
 8004c1e:	0003      	movs	r3, r0
 8004c20:	613b      	str	r3, [r7, #16]
 8004c22:	e05d      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c24:	4b31      	ldr	r3, [pc, #196]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2238      	movs	r2, #56	@ 0x38
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d102      	bne.n	8004c36 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c30:	4b30      	ldr	r3, [pc, #192]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004c32:	613b      	str	r3, [r7, #16]
 8004c34:	e054      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c36:	4b2d      	ldr	r3, [pc, #180]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2238      	movs	r2, #56	@ 0x38
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b10      	cmp	r3, #16
 8004c40:	d138      	bne.n	8004cb4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004c42:	4b2a      	ldr	r3, [pc, #168]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2203      	movs	r2, #3
 8004c48:	4013      	ands	r3, r2
 8004c4a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c4c:	4b27      	ldr	r3, [pc, #156]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	091b      	lsrs	r3, r3, #4
 8004c52:	2207      	movs	r2, #7
 8004c54:	4013      	ands	r3, r2
 8004c56:	3301      	adds	r3, #1
 8004c58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d10d      	bne.n	8004c7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c60:	68b9      	ldr	r1, [r7, #8]
 8004c62:	4824      	ldr	r0, [pc, #144]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004c64:	f7fb fa58 	bl	8000118 <__udivsi3>
 8004c68:	0003      	movs	r3, r0
 8004c6a:	0019      	movs	r1, r3
 8004c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	0a1b      	lsrs	r3, r3, #8
 8004c72:	227f      	movs	r2, #127	@ 0x7f
 8004c74:	4013      	ands	r3, r2
 8004c76:	434b      	muls	r3, r1
 8004c78:	617b      	str	r3, [r7, #20]
        break;
 8004c7a:	e00d      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004c7c:	68b9      	ldr	r1, [r7, #8]
 8004c7e:	481c      	ldr	r0, [pc, #112]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c80:	f7fb fa4a 	bl	8000118 <__udivsi3>
 8004c84:	0003      	movs	r3, r0
 8004c86:	0019      	movs	r1, r3
 8004c88:	4b18      	ldr	r3, [pc, #96]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	0a1b      	lsrs	r3, r3, #8
 8004c8e:	227f      	movs	r2, #127	@ 0x7f
 8004c90:	4013      	ands	r3, r2
 8004c92:	434b      	muls	r3, r1
 8004c94:	617b      	str	r3, [r7, #20]
        break;
 8004c96:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004c98:	4b14      	ldr	r3, [pc, #80]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	0f5b      	lsrs	r3, r3, #29
 8004c9e:	2207      	movs	r2, #7
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	6978      	ldr	r0, [r7, #20]
 8004caa:	f7fb fa35 	bl	8000118 <__udivsi3>
 8004cae:	0003      	movs	r3, r0
 8004cb0:	613b      	str	r3, [r7, #16]
 8004cb2:	e015      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	2238      	movs	r2, #56	@ 0x38
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b20      	cmp	r3, #32
 8004cbe:	d103      	bne.n	8004cc8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004cc0:	2380      	movs	r3, #128	@ 0x80
 8004cc2:	021b      	lsls	r3, r3, #8
 8004cc4:	613b      	str	r3, [r7, #16]
 8004cc6:	e00b      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004cc8:	4b08      	ldr	r3, [pc, #32]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2238      	movs	r2, #56	@ 0x38
 8004cce:	4013      	ands	r3, r2
 8004cd0:	2b18      	cmp	r3, #24
 8004cd2:	d103      	bne.n	8004cdc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004cd4:	23fa      	movs	r3, #250	@ 0xfa
 8004cd6:	01db      	lsls	r3, r3, #7
 8004cd8:	613b      	str	r3, [r7, #16]
 8004cda:	e001      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ce0:	693b      	ldr	r3, [r7, #16]
}
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b006      	add	sp, #24
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	46c0      	nop			@ (mov r8, r8)
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	00f42400 	.word	0x00f42400
 8004cf4:	007a1200 	.word	0x007a1200

08004cf8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cfc:	4b02      	ldr	r3, [pc, #8]	@ (8004d08 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
}
 8004d00:	0018      	movs	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	46c0      	nop			@ (mov r8, r8)
 8004d08:	20000004 	.word	0x20000004

08004d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d0c:	b5b0      	push	{r4, r5, r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004d10:	f7ff fff2 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 8004d14:	0004      	movs	r4, r0
 8004d16:	f7ff faf9 	bl	800430c <LL_RCC_GetAPB1Prescaler>
 8004d1a:	0003      	movs	r3, r0
 8004d1c:	0b1a      	lsrs	r2, r3, #12
 8004d1e:	4b05      	ldr	r3, [pc, #20]	@ (8004d34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d20:	0092      	lsls	r2, r2, #2
 8004d22:	58d3      	ldr	r3, [r2, r3]
 8004d24:	221f      	movs	r2, #31
 8004d26:	4013      	ands	r3, r2
 8004d28:	40dc      	lsrs	r4, r3
 8004d2a:	0023      	movs	r3, r4
}
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bdb0      	pop	{r4, r5, r7, pc}
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	0800d6c4 	.word	0x0800d6c4

08004d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004d40:	2313      	movs	r3, #19
 8004d42:	18fb      	adds	r3, r7, r3
 8004d44:	2200      	movs	r2, #0
 8004d46:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d48:	2312      	movs	r3, #18
 8004d4a:	18fb      	adds	r3, r7, r3
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	2380      	movs	r3, #128	@ 0x80
 8004d56:	029b      	lsls	r3, r3, #10
 8004d58:	4013      	ands	r3, r2
 8004d5a:	d100      	bne.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004d5c:	e0ad      	b.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d5e:	2011      	movs	r0, #17
 8004d60:	183b      	adds	r3, r7, r0
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d66:	4b47      	ldr	r3, [pc, #284]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d6a:	2380      	movs	r3, #128	@ 0x80
 8004d6c:	055b      	lsls	r3, r3, #21
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d110      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d72:	4b44      	ldr	r3, [pc, #272]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d76:	4b43      	ldr	r3, [pc, #268]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d78:	2180      	movs	r1, #128	@ 0x80
 8004d7a:	0549      	lsls	r1, r1, #21
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d80:	4b40      	ldr	r3, [pc, #256]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d84:	2380      	movs	r3, #128	@ 0x80
 8004d86:	055b      	lsls	r3, r3, #21
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d8e:	183b      	adds	r3, r7, r0
 8004d90:	2201      	movs	r2, #1
 8004d92:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d94:	4b3c      	ldr	r3, [pc, #240]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	4b3b      	ldr	r3, [pc, #236]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d9a:	2180      	movs	r1, #128	@ 0x80
 8004d9c:	0049      	lsls	r1, r1, #1
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004da2:	f7fc fc59 	bl	8001658 <HAL_GetTick>
 8004da6:	0003      	movs	r3, r0
 8004da8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004daa:	e00b      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dac:	f7fc fc54 	bl	8001658 <HAL_GetTick>
 8004db0:	0002      	movs	r2, r0
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d904      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004dba:	2313      	movs	r3, #19
 8004dbc:	18fb      	adds	r3, r7, r3
 8004dbe:	2203      	movs	r2, #3
 8004dc0:	701a      	strb	r2, [r3, #0]
        break;
 8004dc2:	e005      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dc4:	4b30      	ldr	r3, [pc, #192]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	2380      	movs	r3, #128	@ 0x80
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	4013      	ands	r3, r2
 8004dce:	d0ed      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004dd0:	2313      	movs	r3, #19
 8004dd2:	18fb      	adds	r3, r7, r3
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d15e      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dda:	4b2a      	ldr	r3, [pc, #168]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ddc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004dde:	23c0      	movs	r3, #192	@ 0xc0
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4013      	ands	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d019      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d014      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004df6:	4b23      	ldr	r3, [pc, #140]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dfa:	4a24      	ldr	r2, [pc, #144]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e00:	4b20      	ldr	r3, [pc, #128]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e04:	4b1f      	ldr	r3, [pc, #124]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e06:	2180      	movs	r1, #128	@ 0x80
 8004e08:	0249      	lsls	r1, r1, #9
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e12:	4b1c      	ldr	r3, [pc, #112]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e14:	491e      	ldr	r1, [pc, #120]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004e16:	400a      	ands	r2, r1
 8004e18:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	2201      	movs	r2, #1
 8004e24:	4013      	ands	r3, r2
 8004e26:	d016      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e28:	f7fc fc16 	bl	8001658 <HAL_GetTick>
 8004e2c:	0003      	movs	r3, r0
 8004e2e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e30:	e00c      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e32:	f7fc fc11 	bl	8001658 <HAL_GetTick>
 8004e36:	0002      	movs	r2, r0
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	4a15      	ldr	r2, [pc, #84]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d904      	bls.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004e42:	2313      	movs	r3, #19
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2203      	movs	r2, #3
 8004e48:	701a      	strb	r2, [r3, #0]
            break;
 8004e4a:	e004      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e50:	2202      	movs	r2, #2
 8004e52:	4013      	ands	r3, r2
 8004e54:	d0ed      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004e56:	2313      	movs	r3, #19
 8004e58:	18fb      	adds	r3, r7, r3
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10a      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e60:	4b08      	ldr	r3, [pc, #32]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e64:	4a09      	ldr	r2, [pc, #36]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	0019      	movs	r1, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e6e:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e70:	430a      	orrs	r2, r1
 8004e72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e74:	e016      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e76:	2312      	movs	r3, #18
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	2213      	movs	r2, #19
 8004e7c:	18ba      	adds	r2, r7, r2
 8004e7e:	7812      	ldrb	r2, [r2, #0]
 8004e80:	701a      	strb	r2, [r3, #0]
 8004e82:	e00f      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40007000 	.word	0x40007000
 8004e8c:	fffffcff 	.word	0xfffffcff
 8004e90:	fffeffff 	.word	0xfffeffff
 8004e94:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e98:	2312      	movs	r3, #18
 8004e9a:	18fb      	adds	r3, r7, r3
 8004e9c:	2213      	movs	r2, #19
 8004e9e:	18ba      	adds	r2, r7, r2
 8004ea0:	7812      	ldrb	r2, [r2, #0]
 8004ea2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ea4:	2311      	movs	r3, #17
 8004ea6:	18fb      	adds	r3, r7, r3
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d105      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eae:	4bb6      	ldr	r3, [pc, #728]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eb2:	4bb5      	ldr	r3, [pc, #724]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eb4:	49b5      	ldr	r1, [pc, #724]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004eb6:	400a      	ands	r2, r1
 8004eb8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	d009      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ec4:	4bb0      	ldr	r3, [pc, #704]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec8:	2203      	movs	r2, #3
 8004eca:	4393      	bics	r3, r2
 8004ecc:	0019      	movs	r1, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685a      	ldr	r2, [r3, #4]
 8004ed2:	4bad      	ldr	r3, [pc, #692]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2202      	movs	r2, #2
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d009      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ee2:	4ba9      	ldr	r3, [pc, #676]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee6:	220c      	movs	r2, #12
 8004ee8:	4393      	bics	r3, r2
 8004eea:	0019      	movs	r1, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	4ba5      	ldr	r3, [pc, #660]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2204      	movs	r2, #4
 8004efc:	4013      	ands	r3, r2
 8004efe:	d009      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f00:	4ba1      	ldr	r3, [pc, #644]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f04:	2230      	movs	r2, #48	@ 0x30
 8004f06:	4393      	bics	r3, r2
 8004f08:	0019      	movs	r1, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68da      	ldr	r2, [r3, #12]
 8004f0e:	4b9e      	ldr	r3, [pc, #632]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f10:	430a      	orrs	r2, r1
 8004f12:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2210      	movs	r2, #16
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d009      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f1e:	4b9a      	ldr	r3, [pc, #616]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f22:	4a9b      	ldr	r2, [pc, #620]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	0019      	movs	r1, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691a      	ldr	r2, [r3, #16]
 8004f2c:	4b96      	ldr	r3, [pc, #600]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	2380      	movs	r3, #128	@ 0x80
 8004f38:	015b      	lsls	r3, r3, #5
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004f3e:	4b92      	ldr	r3, [pc, #584]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f42:	4a94      	ldr	r2, [pc, #592]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	0019      	movs	r1, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	695a      	ldr	r2, [r3, #20]
 8004f4c:	4b8e      	ldr	r3, [pc, #568]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	2380      	movs	r3, #128	@ 0x80
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	d009      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f5e:	4b8a      	ldr	r3, [pc, #552]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f62:	4a8d      	ldr	r2, [pc, #564]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	0019      	movs	r1, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f6c:	4b86      	ldr	r3, [pc, #536]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	2380      	movs	r3, #128	@ 0x80
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d009      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f7e:	4b82      	ldr	r3, [pc, #520]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f82:	4a86      	ldr	r2, [pc, #536]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004f84:	4013      	ands	r3, r2
 8004f86:	0019      	movs	r1, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f8c:	4b7e      	ldr	r3, [pc, #504]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2220      	movs	r2, #32
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d009      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f9c:	4b7a      	ldr	r3, [pc, #488]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa0:	4a7f      	ldr	r2, [pc, #508]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	0019      	movs	r1, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	699a      	ldr	r2, [r3, #24]
 8004faa:	4b77      	ldr	r3, [pc, #476]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fac:	430a      	orrs	r2, r1
 8004fae:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2240      	movs	r2, #64	@ 0x40
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	d009      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fba:	4b73      	ldr	r3, [pc, #460]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbe:	4a79      	ldr	r2, [pc, #484]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	0019      	movs	r1, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69da      	ldr	r2, [r3, #28]
 8004fc8:	4b6f      	ldr	r3, [pc, #444]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	2380      	movs	r3, #128	@ 0x80
 8004fd4:	01db      	lsls	r3, r3, #7
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d015      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fda:	4b6b      	ldr	r3, [pc, #428]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	0899      	lsrs	r1, r3, #2
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fe6:	4b68      	ldr	r3, [pc, #416]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ff0:	2380      	movs	r3, #128	@ 0x80
 8004ff2:	05db      	lsls	r3, r3, #23
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d106      	bne.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004ff8:	4b63      	ldr	r3, [pc, #396]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	4b62      	ldr	r3, [pc, #392]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ffe:	2180      	movs	r1, #128	@ 0x80
 8005000:	0249      	lsls	r1, r1, #9
 8005002:	430a      	orrs	r2, r1
 8005004:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	2380      	movs	r3, #128	@ 0x80
 800500c:	031b      	lsls	r3, r3, #12
 800500e:	4013      	ands	r3, r2
 8005010:	d009      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005012:	4b5d      	ldr	r3, [pc, #372]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005016:	2240      	movs	r2, #64	@ 0x40
 8005018:	4393      	bics	r3, r2
 800501a:	0019      	movs	r1, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005020:	4b59      	ldr	r3, [pc, #356]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005022:	430a      	orrs	r2, r1
 8005024:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	2380      	movs	r3, #128	@ 0x80
 800502c:	039b      	lsls	r3, r3, #14
 800502e:	4013      	ands	r3, r2
 8005030:	d016      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005032:	4b55      	ldr	r3, [pc, #340]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005036:	4a5c      	ldr	r2, [pc, #368]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005038:	4013      	ands	r3, r2
 800503a:	0019      	movs	r1, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005040:	4b51      	ldr	r3, [pc, #324]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005042:	430a      	orrs	r2, r1
 8005044:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	03db      	lsls	r3, r3, #15
 800504e:	429a      	cmp	r2, r3
 8005050:	d106      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005052:	4b4d      	ldr	r3, [pc, #308]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	4b4c      	ldr	r3, [pc, #304]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005058:	2180      	movs	r1, #128	@ 0x80
 800505a:	0449      	lsls	r1, r1, #17
 800505c:	430a      	orrs	r2, r1
 800505e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	2380      	movs	r3, #128	@ 0x80
 8005066:	03db      	lsls	r3, r3, #15
 8005068:	4013      	ands	r3, r2
 800506a:	d016      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800506c:	4b46      	ldr	r3, [pc, #280]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800506e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005070:	4a4e      	ldr	r2, [pc, #312]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005072:	4013      	ands	r3, r2
 8005074:	0019      	movs	r1, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800507a:	4b43      	ldr	r3, [pc, #268]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800507c:	430a      	orrs	r2, r1
 800507e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005084:	2380      	movs	r3, #128	@ 0x80
 8005086:	045b      	lsls	r3, r3, #17
 8005088:	429a      	cmp	r2, r3
 800508a:	d106      	bne.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800508c:	4b3e      	ldr	r3, [pc, #248]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	4b3d      	ldr	r3, [pc, #244]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005092:	2180      	movs	r1, #128	@ 0x80
 8005094:	0449      	lsls	r1, r1, #17
 8005096:	430a      	orrs	r2, r1
 8005098:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	2380      	movs	r3, #128	@ 0x80
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	4013      	ands	r3, r2
 80050a4:	d014      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80050a6:	4b38      	ldr	r3, [pc, #224]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050aa:	2203      	movs	r2, #3
 80050ac:	4393      	bics	r3, r2
 80050ae:	0019      	movs	r1, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a1a      	ldr	r2, [r3, #32]
 80050b4:	4b34      	ldr	r3, [pc, #208]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050b6:	430a      	orrs	r2, r1
 80050b8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d106      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80050c2:	4b31      	ldr	r3, [pc, #196]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050c4:	68da      	ldr	r2, [r3, #12]
 80050c6:	4b30      	ldr	r3, [pc, #192]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050c8:	2180      	movs	r1, #128	@ 0x80
 80050ca:	0249      	lsls	r1, r1, #9
 80050cc:	430a      	orrs	r2, r1
 80050ce:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	2380      	movs	r3, #128	@ 0x80
 80050d6:	019b      	lsls	r3, r3, #6
 80050d8:	4013      	ands	r3, r2
 80050da:	d014      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80050dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e0:	220c      	movs	r2, #12
 80050e2:	4393      	bics	r3, r2
 80050e4:	0019      	movs	r1, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050ea:	4b27      	ldr	r3, [pc, #156]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050ec:	430a      	orrs	r2, r1
 80050ee:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d106      	bne.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80050f8:	4b23      	ldr	r3, [pc, #140]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	4b22      	ldr	r3, [pc, #136]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050fe:	2180      	movs	r1, #128	@ 0x80
 8005100:	0249      	lsls	r1, r1, #9
 8005102:	430a      	orrs	r2, r1
 8005104:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	2380      	movs	r3, #128	@ 0x80
 800510c:	045b      	lsls	r3, r3, #17
 800510e:	4013      	ands	r3, r2
 8005110:	d016      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005112:	4b1d      	ldr	r3, [pc, #116]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005116:	4a22      	ldr	r2, [pc, #136]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005118:	4013      	ands	r3, r2
 800511a:	0019      	movs	r1, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005120:	4b19      	ldr	r3, [pc, #100]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005122:	430a      	orrs	r2, r1
 8005124:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800512a:	2380      	movs	r3, #128	@ 0x80
 800512c:	019b      	lsls	r3, r3, #6
 800512e:	429a      	cmp	r2, r3
 8005130:	d106      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005132:	4b15      	ldr	r3, [pc, #84]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	4b14      	ldr	r3, [pc, #80]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005138:	2180      	movs	r1, #128	@ 0x80
 800513a:	0449      	lsls	r1, r1, #17
 800513c:	430a      	orrs	r2, r1
 800513e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	2380      	movs	r3, #128	@ 0x80
 8005146:	049b      	lsls	r3, r3, #18
 8005148:	4013      	ands	r3, r2
 800514a:	d016      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800514c:	4b0e      	ldr	r3, [pc, #56]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800514e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005150:	4a10      	ldr	r2, [pc, #64]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005152:	4013      	ands	r3, r2
 8005154:	0019      	movs	r1, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800515a:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800515c:	430a      	orrs	r2, r1
 800515e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005164:	2380      	movs	r3, #128	@ 0x80
 8005166:	005b      	lsls	r3, r3, #1
 8005168:	429a      	cmp	r2, r3
 800516a:	d106      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800516c:	4b06      	ldr	r3, [pc, #24]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005172:	2180      	movs	r1, #128	@ 0x80
 8005174:	0449      	lsls	r1, r1, #17
 8005176:	430a      	orrs	r2, r1
 8005178:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800517a:	2312      	movs	r3, #18
 800517c:	18fb      	adds	r3, r7, r3
 800517e:	781b      	ldrb	r3, [r3, #0]
}
 8005180:	0018      	movs	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	b006      	add	sp, #24
 8005186:	bd80      	pop	{r7, pc}
 8005188:	40021000 	.word	0x40021000
 800518c:	efffffff 	.word	0xefffffff
 8005190:	fffff3ff 	.word	0xfffff3ff
 8005194:	fffffcff 	.word	0xfffffcff
 8005198:	fff3ffff 	.word	0xfff3ffff
 800519c:	ffcfffff 	.word	0xffcfffff
 80051a0:	ffffcfff 	.word	0xffffcfff
 80051a4:	ffff3fff 	.word	0xffff3fff
 80051a8:	ffbfffff 	.word	0xffbfffff
 80051ac:	feffffff 	.word	0xfeffffff

080051b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e0a8      	b.n	8005314 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d109      	bne.n	80051de <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	2382      	movs	r3, #130	@ 0x82
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d009      	beq.n	80051ea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	61da      	str	r2, [r3, #28]
 80051dc:	e005      	b.n	80051ea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	225d      	movs	r2, #93	@ 0x5d
 80051f4:	5c9b      	ldrb	r3, [r3, r2]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d107      	bne.n	800520c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	225c      	movs	r2, #92	@ 0x5c
 8005200:	2100      	movs	r1, #0
 8005202:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	0018      	movs	r0, r3
 8005208:	f7fb febe 	bl	8000f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	225d      	movs	r2, #93	@ 0x5d
 8005210:	2102      	movs	r1, #2
 8005212:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2140      	movs	r1, #64	@ 0x40
 8005220:	438a      	bics	r2, r1
 8005222:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68da      	ldr	r2, [r3, #12]
 8005228:	23e0      	movs	r3, #224	@ 0xe0
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	429a      	cmp	r2, r3
 800522e:	d902      	bls.n	8005236 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005230:	2300      	movs	r3, #0
 8005232:	60fb      	str	r3, [r7, #12]
 8005234:	e002      	b.n	800523c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005236:	2380      	movs	r3, #128	@ 0x80
 8005238:	015b      	lsls	r3, r3, #5
 800523a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	23f0      	movs	r3, #240	@ 0xf0
 8005242:	011b      	lsls	r3, r3, #4
 8005244:	429a      	cmp	r2, r3
 8005246:	d008      	beq.n	800525a <HAL_SPI_Init+0xaa>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	23e0      	movs	r3, #224	@ 0xe0
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	429a      	cmp	r2, r3
 8005252:	d002      	beq.n	800525a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	2382      	movs	r3, #130	@ 0x82
 8005260:	005b      	lsls	r3, r3, #1
 8005262:	401a      	ands	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6899      	ldr	r1, [r3, #8]
 8005268:	2384      	movs	r3, #132	@ 0x84
 800526a:	021b      	lsls	r3, r3, #8
 800526c:	400b      	ands	r3, r1
 800526e:	431a      	orrs	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	2102      	movs	r1, #2
 8005276:	400b      	ands	r3, r1
 8005278:	431a      	orrs	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	2101      	movs	r1, #1
 8005280:	400b      	ands	r3, r1
 8005282:	431a      	orrs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6999      	ldr	r1, [r3, #24]
 8005288:	2380      	movs	r3, #128	@ 0x80
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	400b      	ands	r3, r1
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	2138      	movs	r1, #56	@ 0x38
 8005296:	400b      	ands	r3, r1
 8005298:	431a      	orrs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	2180      	movs	r1, #128	@ 0x80
 80052a0:	400b      	ands	r3, r1
 80052a2:	431a      	orrs	r2, r3
 80052a4:	0011      	movs	r1, r2
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052aa:	2380      	movs	r3, #128	@ 0x80
 80052ac:	019b      	lsls	r3, r3, #6
 80052ae:	401a      	ands	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	0c1b      	lsrs	r3, r3, #16
 80052be:	2204      	movs	r2, #4
 80052c0:	401a      	ands	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c6:	2110      	movs	r1, #16
 80052c8:	400b      	ands	r3, r1
 80052ca:	431a      	orrs	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d0:	2108      	movs	r1, #8
 80052d2:	400b      	ands	r3, r1
 80052d4:	431a      	orrs	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68d9      	ldr	r1, [r3, #12]
 80052da:	23f0      	movs	r3, #240	@ 0xf0
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	400b      	ands	r3, r1
 80052e0:	431a      	orrs	r2, r3
 80052e2:	0011      	movs	r1, r2
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	2380      	movs	r3, #128	@ 0x80
 80052e8:	015b      	lsls	r3, r3, #5
 80052ea:	401a      	ands	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	69da      	ldr	r2, [r3, #28]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4907      	ldr	r1, [pc, #28]	@ (800531c <HAL_SPI_Init+0x16c>)
 8005300:	400a      	ands	r2, r1
 8005302:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	225d      	movs	r2, #93	@ 0x5d
 800530e:	2101      	movs	r1, #1
 8005310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	0018      	movs	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	b004      	add	sp, #16
 800531a:	bd80      	pop	{r7, pc}
 800531c:	fffff7ff 	.word	0xfffff7ff

08005320 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e04a      	b.n	80053c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	223d      	movs	r2, #61	@ 0x3d
 8005336:	5c9b      	ldrb	r3, [r3, r2]
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d107      	bne.n	800534e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	223c      	movs	r2, #60	@ 0x3c
 8005342:	2100      	movs	r1, #0
 8005344:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	0018      	movs	r0, r3
 800534a:	f7fb fe97 	bl	800107c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	223d      	movs	r2, #61	@ 0x3d
 8005352:	2102      	movs	r1, #2
 8005354:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	3304      	adds	r3, #4
 800535e:	0019      	movs	r1, r3
 8005360:	0010      	movs	r0, r2
 8005362:	f000 fb5b 	bl	8005a1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2248      	movs	r2, #72	@ 0x48
 800536a:	2101      	movs	r1, #1
 800536c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	223e      	movs	r2, #62	@ 0x3e
 8005372:	2101      	movs	r1, #1
 8005374:	5499      	strb	r1, [r3, r2]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	223f      	movs	r2, #63	@ 0x3f
 800537a:	2101      	movs	r1, #1
 800537c:	5499      	strb	r1, [r3, r2]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2240      	movs	r2, #64	@ 0x40
 8005382:	2101      	movs	r1, #1
 8005384:	5499      	strb	r1, [r3, r2]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2241      	movs	r2, #65	@ 0x41
 800538a:	2101      	movs	r1, #1
 800538c:	5499      	strb	r1, [r3, r2]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2242      	movs	r2, #66	@ 0x42
 8005392:	2101      	movs	r1, #1
 8005394:	5499      	strb	r1, [r3, r2]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2243      	movs	r2, #67	@ 0x43
 800539a:	2101      	movs	r1, #1
 800539c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2244      	movs	r2, #68	@ 0x44
 80053a2:	2101      	movs	r1, #1
 80053a4:	5499      	strb	r1, [r3, r2]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2245      	movs	r2, #69	@ 0x45
 80053aa:	2101      	movs	r1, #1
 80053ac:	5499      	strb	r1, [r3, r2]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2246      	movs	r2, #70	@ 0x46
 80053b2:	2101      	movs	r1, #1
 80053b4:	5499      	strb	r1, [r3, r2]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2247      	movs	r2, #71	@ 0x47
 80053ba:	2101      	movs	r1, #1
 80053bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	223d      	movs	r2, #61	@ 0x3d
 80053c2:	2101      	movs	r1, #1
 80053c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	0018      	movs	r0, r3
 80053ca:	46bd      	mov	sp, r7
 80053cc:	b002      	add	sp, #8
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e04a      	b.n	8005478 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	223d      	movs	r2, #61	@ 0x3d
 80053e6:	5c9b      	ldrb	r3, [r3, r2]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d107      	bne.n	80053fe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	223c      	movs	r2, #60	@ 0x3c
 80053f2:	2100      	movs	r1, #0
 80053f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	0018      	movs	r0, r3
 80053fa:	f000 f841 	bl	8005480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	223d      	movs	r2, #61	@ 0x3d
 8005402:	2102      	movs	r1, #2
 8005404:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	3304      	adds	r3, #4
 800540e:	0019      	movs	r1, r3
 8005410:	0010      	movs	r0, r2
 8005412:	f000 fb03 	bl	8005a1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2248      	movs	r2, #72	@ 0x48
 800541a:	2101      	movs	r1, #1
 800541c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	223e      	movs	r2, #62	@ 0x3e
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	223f      	movs	r2, #63	@ 0x3f
 800542a:	2101      	movs	r1, #1
 800542c:	5499      	strb	r1, [r3, r2]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2240      	movs	r2, #64	@ 0x40
 8005432:	2101      	movs	r1, #1
 8005434:	5499      	strb	r1, [r3, r2]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2241      	movs	r2, #65	@ 0x41
 800543a:	2101      	movs	r1, #1
 800543c:	5499      	strb	r1, [r3, r2]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2242      	movs	r2, #66	@ 0x42
 8005442:	2101      	movs	r1, #1
 8005444:	5499      	strb	r1, [r3, r2]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2243      	movs	r2, #67	@ 0x43
 800544a:	2101      	movs	r1, #1
 800544c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2244      	movs	r2, #68	@ 0x44
 8005452:	2101      	movs	r1, #1
 8005454:	5499      	strb	r1, [r3, r2]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2245      	movs	r2, #69	@ 0x45
 800545a:	2101      	movs	r1, #1
 800545c:	5499      	strb	r1, [r3, r2]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2246      	movs	r2, #70	@ 0x46
 8005462:	2101      	movs	r1, #1
 8005464:	5499      	strb	r1, [r3, r2]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2247      	movs	r2, #71	@ 0x47
 800546a:	2101      	movs	r1, #1
 800546c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	223d      	movs	r2, #61	@ 0x3d
 8005472:	2101      	movs	r1, #1
 8005474:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	0018      	movs	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	b002      	add	sp, #8
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005488:	46c0      	nop			@ (mov r8, r8)
 800548a:	46bd      	mov	sp, r7
 800548c:	b002      	add	sp, #8
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d108      	bne.n	80054b2 <HAL_TIM_PWM_Start+0x22>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	223e      	movs	r2, #62	@ 0x3e
 80054a4:	5c9b      	ldrb	r3, [r3, r2]
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	3b01      	subs	r3, #1
 80054aa:	1e5a      	subs	r2, r3, #1
 80054ac:	4193      	sbcs	r3, r2
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	e037      	b.n	8005522 <HAL_TIM_PWM_Start+0x92>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d108      	bne.n	80054ca <HAL_TIM_PWM_Start+0x3a>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	223f      	movs	r2, #63	@ 0x3f
 80054bc:	5c9b      	ldrb	r3, [r3, r2]
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	1e5a      	subs	r2, r3, #1
 80054c4:	4193      	sbcs	r3, r2
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	e02b      	b.n	8005522 <HAL_TIM_PWM_Start+0x92>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d108      	bne.n	80054e2 <HAL_TIM_PWM_Start+0x52>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2240      	movs	r2, #64	@ 0x40
 80054d4:	5c9b      	ldrb	r3, [r3, r2]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	3b01      	subs	r3, #1
 80054da:	1e5a      	subs	r2, r3, #1
 80054dc:	4193      	sbcs	r3, r2
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	e01f      	b.n	8005522 <HAL_TIM_PWM_Start+0x92>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b0c      	cmp	r3, #12
 80054e6:	d108      	bne.n	80054fa <HAL_TIM_PWM_Start+0x6a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2241      	movs	r2, #65	@ 0x41
 80054ec:	5c9b      	ldrb	r3, [r3, r2]
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	1e5a      	subs	r2, r3, #1
 80054f4:	4193      	sbcs	r3, r2
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	e013      	b.n	8005522 <HAL_TIM_PWM_Start+0x92>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b10      	cmp	r3, #16
 80054fe:	d108      	bne.n	8005512 <HAL_TIM_PWM_Start+0x82>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2242      	movs	r2, #66	@ 0x42
 8005504:	5c9b      	ldrb	r3, [r3, r2]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	1e5a      	subs	r2, r3, #1
 800550c:	4193      	sbcs	r3, r2
 800550e:	b2db      	uxtb	r3, r3
 8005510:	e007      	b.n	8005522 <HAL_TIM_PWM_Start+0x92>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2243      	movs	r2, #67	@ 0x43
 8005516:	5c9b      	ldrb	r3, [r3, r2]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	4193      	sbcs	r3, r2
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e090      	b.n	800564c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d104      	bne.n	800553a <HAL_TIM_PWM_Start+0xaa>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	223e      	movs	r2, #62	@ 0x3e
 8005534:	2102      	movs	r1, #2
 8005536:	5499      	strb	r1, [r3, r2]
 8005538:	e023      	b.n	8005582 <HAL_TIM_PWM_Start+0xf2>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2b04      	cmp	r3, #4
 800553e:	d104      	bne.n	800554a <HAL_TIM_PWM_Start+0xba>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	223f      	movs	r2, #63	@ 0x3f
 8005544:	2102      	movs	r1, #2
 8005546:	5499      	strb	r1, [r3, r2]
 8005548:	e01b      	b.n	8005582 <HAL_TIM_PWM_Start+0xf2>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b08      	cmp	r3, #8
 800554e:	d104      	bne.n	800555a <HAL_TIM_PWM_Start+0xca>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2240      	movs	r2, #64	@ 0x40
 8005554:	2102      	movs	r1, #2
 8005556:	5499      	strb	r1, [r3, r2]
 8005558:	e013      	b.n	8005582 <HAL_TIM_PWM_Start+0xf2>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b0c      	cmp	r3, #12
 800555e:	d104      	bne.n	800556a <HAL_TIM_PWM_Start+0xda>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2241      	movs	r2, #65	@ 0x41
 8005564:	2102      	movs	r1, #2
 8005566:	5499      	strb	r1, [r3, r2]
 8005568:	e00b      	b.n	8005582 <HAL_TIM_PWM_Start+0xf2>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b10      	cmp	r3, #16
 800556e:	d104      	bne.n	800557a <HAL_TIM_PWM_Start+0xea>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2242      	movs	r2, #66	@ 0x42
 8005574:	2102      	movs	r1, #2
 8005576:	5499      	strb	r1, [r3, r2]
 8005578:	e003      	b.n	8005582 <HAL_TIM_PWM_Start+0xf2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2243      	movs	r2, #67	@ 0x43
 800557e:	2102      	movs	r1, #2
 8005580:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6839      	ldr	r1, [r7, #0]
 8005588:	2201      	movs	r2, #1
 800558a:	0018      	movs	r0, r3
 800558c:	f000 fe3e 	bl	800620c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a2f      	ldr	r2, [pc, #188]	@ (8005654 <HAL_TIM_PWM_Start+0x1c4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d00e      	beq.n	80055b8 <HAL_TIM_PWM_Start+0x128>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a2e      	ldr	r2, [pc, #184]	@ (8005658 <HAL_TIM_PWM_Start+0x1c8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d009      	beq.n	80055b8 <HAL_TIM_PWM_Start+0x128>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a2c      	ldr	r2, [pc, #176]	@ (800565c <HAL_TIM_PWM_Start+0x1cc>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d004      	beq.n	80055b8 <HAL_TIM_PWM_Start+0x128>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005660 <HAL_TIM_PWM_Start+0x1d0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d101      	bne.n	80055bc <HAL_TIM_PWM_Start+0x12c>
 80055b8:	2301      	movs	r3, #1
 80055ba:	e000      	b.n	80055be <HAL_TIM_PWM_Start+0x12e>
 80055bc:	2300      	movs	r3, #0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d008      	beq.n	80055d4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2180      	movs	r1, #128	@ 0x80
 80055ce:	0209      	lsls	r1, r1, #8
 80055d0:	430a      	orrs	r2, r1
 80055d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a1e      	ldr	r2, [pc, #120]	@ (8005654 <HAL_TIM_PWM_Start+0x1c4>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d014      	beq.n	8005608 <HAL_TIM_PWM_Start+0x178>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	2380      	movs	r3, #128	@ 0x80
 80055e4:	05db      	lsls	r3, r3, #23
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d00e      	beq.n	8005608 <HAL_TIM_PWM_Start+0x178>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005664 <HAL_TIM_PWM_Start+0x1d4>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d009      	beq.n	8005608 <HAL_TIM_PWM_Start+0x178>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005668 <HAL_TIM_PWM_Start+0x1d8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d004      	beq.n	8005608 <HAL_TIM_PWM_Start+0x178>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a15      	ldr	r2, [pc, #84]	@ (8005658 <HAL_TIM_PWM_Start+0x1c8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d116      	bne.n	8005636 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	4a17      	ldr	r2, [pc, #92]	@ (800566c <HAL_TIM_PWM_Start+0x1dc>)
 8005610:	4013      	ands	r3, r2
 8005612:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b06      	cmp	r3, #6
 8005618:	d016      	beq.n	8005648 <HAL_TIM_PWM_Start+0x1b8>
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	2380      	movs	r3, #128	@ 0x80
 800561e:	025b      	lsls	r3, r3, #9
 8005620:	429a      	cmp	r2, r3
 8005622:	d011      	beq.n	8005648 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2101      	movs	r1, #1
 8005630:	430a      	orrs	r2, r1
 8005632:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005634:	e008      	b.n	8005648 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2101      	movs	r1, #1
 8005642:	430a      	orrs	r2, r1
 8005644:	601a      	str	r2, [r3, #0]
 8005646:	e000      	b.n	800564a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005648:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	0018      	movs	r0, r3
 800564e:	46bd      	mov	sp, r7
 8005650:	b004      	add	sp, #16
 8005652:	bd80      	pop	{r7, pc}
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800
 8005664:	40000400 	.word	0x40000400
 8005668:	40000800 	.word	0x40000800
 800566c:	00010007 	.word	0x00010007

08005670 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b086      	sub	sp, #24
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800567c:	2317      	movs	r3, #23
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	2200      	movs	r2, #0
 8005682:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	223c      	movs	r2, #60	@ 0x3c
 8005688:	5c9b      	ldrb	r3, [r3, r2]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d101      	bne.n	8005692 <HAL_TIM_PWM_ConfigChannel+0x22>
 800568e:	2302      	movs	r3, #2
 8005690:	e0e5      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	223c      	movs	r2, #60	@ 0x3c
 8005696:	2101      	movs	r1, #1
 8005698:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b14      	cmp	r3, #20
 800569e:	d900      	bls.n	80056a2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80056a0:	e0d1      	b.n	8005846 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	009a      	lsls	r2, r3, #2
 80056a6:	4b70      	ldr	r3, [pc, #448]	@ (8005868 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80056a8:	18d3      	adds	r3, r2, r3
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	0011      	movs	r1, r2
 80056b6:	0018      	movs	r0, r3
 80056b8:	f000 fa48 	bl	8005b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2108      	movs	r1, #8
 80056c8:	430a      	orrs	r2, r1
 80056ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2104      	movs	r1, #4
 80056d8:	438a      	bics	r2, r1
 80056da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6999      	ldr	r1, [r3, #24]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	691a      	ldr	r2, [r3, #16]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	619a      	str	r2, [r3, #24]
      break;
 80056ee:	e0af      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	0011      	movs	r1, r2
 80056f8:	0018      	movs	r0, r3
 80056fa:	f000 fab1 	bl	8005c60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	699a      	ldr	r2, [r3, #24]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2180      	movs	r1, #128	@ 0x80
 800570a:	0109      	lsls	r1, r1, #4
 800570c:	430a      	orrs	r2, r1
 800570e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4954      	ldr	r1, [pc, #336]	@ (800586c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800571c:	400a      	ands	r2, r1
 800571e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6999      	ldr	r1, [r3, #24]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	021a      	lsls	r2, r3, #8
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	619a      	str	r2, [r3, #24]
      break;
 8005734:	e08c      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	0011      	movs	r1, r2
 800573e:	0018      	movs	r0, r3
 8005740:	f000 fb12 	bl	8005d68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	69da      	ldr	r2, [r3, #28]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2108      	movs	r1, #8
 8005750:	430a      	orrs	r2, r1
 8005752:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69da      	ldr	r2, [r3, #28]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2104      	movs	r1, #4
 8005760:	438a      	bics	r2, r1
 8005762:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	69d9      	ldr	r1, [r3, #28]
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	691a      	ldr	r2, [r3, #16]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	61da      	str	r2, [r3, #28]
      break;
 8005776:	e06b      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	0011      	movs	r1, r2
 8005780:	0018      	movs	r0, r3
 8005782:	f000 fb79 	bl	8005e78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69da      	ldr	r2, [r3, #28]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2180      	movs	r1, #128	@ 0x80
 8005792:	0109      	lsls	r1, r1, #4
 8005794:	430a      	orrs	r2, r1
 8005796:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	69da      	ldr	r2, [r3, #28]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4932      	ldr	r1, [pc, #200]	@ (800586c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80057a4:	400a      	ands	r2, r1
 80057a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	69d9      	ldr	r1, [r3, #28]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	021a      	lsls	r2, r3, #8
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	61da      	str	r2, [r3, #28]
      break;
 80057bc:	e048      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	0011      	movs	r1, r2
 80057c6:	0018      	movs	r0, r3
 80057c8:	f000 fbc0 	bl	8005f4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2108      	movs	r1, #8
 80057d8:	430a      	orrs	r2, r1
 80057da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2104      	movs	r1, #4
 80057e8:	438a      	bics	r2, r1
 80057ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	691a      	ldr	r2, [r3, #16]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057fe:	e027      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	0011      	movs	r1, r2
 8005808:	0018      	movs	r0, r3
 800580a:	f000 fbff 	bl	800600c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2180      	movs	r1, #128	@ 0x80
 800581a:	0109      	lsls	r1, r1, #4
 800581c:	430a      	orrs	r2, r1
 800581e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4910      	ldr	r1, [pc, #64]	@ (800586c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800582c:	400a      	ands	r2, r1
 800582e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	021a      	lsls	r2, r3, #8
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005844:	e004      	b.n	8005850 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005846:	2317      	movs	r3, #23
 8005848:	18fb      	adds	r3, r7, r3
 800584a:	2201      	movs	r2, #1
 800584c:	701a      	strb	r2, [r3, #0]
      break;
 800584e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	223c      	movs	r2, #60	@ 0x3c
 8005854:	2100      	movs	r1, #0
 8005856:	5499      	strb	r1, [r3, r2]

  return status;
 8005858:	2317      	movs	r3, #23
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	781b      	ldrb	r3, [r3, #0]
}
 800585e:	0018      	movs	r0, r3
 8005860:	46bd      	mov	sp, r7
 8005862:	b006      	add	sp, #24
 8005864:	bd80      	pop	{r7, pc}
 8005866:	46c0      	nop			@ (mov r8, r8)
 8005868:	0800d6e4 	.word	0x0800d6e4
 800586c:	fffffbff 	.word	0xfffffbff

08005870 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800587a:	230f      	movs	r3, #15
 800587c:	18fb      	adds	r3, r7, r3
 800587e:	2200      	movs	r2, #0
 8005880:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	223c      	movs	r2, #60	@ 0x3c
 8005886:	5c9b      	ldrb	r3, [r3, r2]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d101      	bne.n	8005890 <HAL_TIM_ConfigClockSource+0x20>
 800588c:	2302      	movs	r3, #2
 800588e:	e0bc      	b.n	8005a0a <HAL_TIM_ConfigClockSource+0x19a>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	223c      	movs	r2, #60	@ 0x3c
 8005894:	2101      	movs	r1, #1
 8005896:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	223d      	movs	r2, #61	@ 0x3d
 800589c:	2102      	movs	r1, #2
 800589e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4a5a      	ldr	r2, [pc, #360]	@ (8005a14 <HAL_TIM_ConfigClockSource+0x1a4>)
 80058ac:	4013      	ands	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	4a59      	ldr	r2, [pc, #356]	@ (8005a18 <HAL_TIM_ConfigClockSource+0x1a8>)
 80058b4:	4013      	ands	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2280      	movs	r2, #128	@ 0x80
 80058c6:	0192      	lsls	r2, r2, #6
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d040      	beq.n	800594e <HAL_TIM_ConfigClockSource+0xde>
 80058cc:	2280      	movs	r2, #128	@ 0x80
 80058ce:	0192      	lsls	r2, r2, #6
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d900      	bls.n	80058d6 <HAL_TIM_ConfigClockSource+0x66>
 80058d4:	e088      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 80058d6:	2280      	movs	r2, #128	@ 0x80
 80058d8:	0152      	lsls	r2, r2, #5
 80058da:	4293      	cmp	r3, r2
 80058dc:	d100      	bne.n	80058e0 <HAL_TIM_ConfigClockSource+0x70>
 80058de:	e088      	b.n	80059f2 <HAL_TIM_ConfigClockSource+0x182>
 80058e0:	2280      	movs	r2, #128	@ 0x80
 80058e2:	0152      	lsls	r2, r2, #5
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d900      	bls.n	80058ea <HAL_TIM_ConfigClockSource+0x7a>
 80058e8:	e07e      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 80058ea:	2b70      	cmp	r3, #112	@ 0x70
 80058ec:	d018      	beq.n	8005920 <HAL_TIM_ConfigClockSource+0xb0>
 80058ee:	d900      	bls.n	80058f2 <HAL_TIM_ConfigClockSource+0x82>
 80058f0:	e07a      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 80058f2:	2b60      	cmp	r3, #96	@ 0x60
 80058f4:	d04f      	beq.n	8005996 <HAL_TIM_ConfigClockSource+0x126>
 80058f6:	d900      	bls.n	80058fa <HAL_TIM_ConfigClockSource+0x8a>
 80058f8:	e076      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 80058fa:	2b50      	cmp	r3, #80	@ 0x50
 80058fc:	d03b      	beq.n	8005976 <HAL_TIM_ConfigClockSource+0x106>
 80058fe:	d900      	bls.n	8005902 <HAL_TIM_ConfigClockSource+0x92>
 8005900:	e072      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 8005902:	2b40      	cmp	r3, #64	@ 0x40
 8005904:	d057      	beq.n	80059b6 <HAL_TIM_ConfigClockSource+0x146>
 8005906:	d900      	bls.n	800590a <HAL_TIM_ConfigClockSource+0x9a>
 8005908:	e06e      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 800590a:	2b30      	cmp	r3, #48	@ 0x30
 800590c:	d063      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0x166>
 800590e:	d86b      	bhi.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 8005910:	2b20      	cmp	r3, #32
 8005912:	d060      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0x166>
 8005914:	d868      	bhi.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
 8005916:	2b00      	cmp	r3, #0
 8005918:	d05d      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0x166>
 800591a:	2b10      	cmp	r3, #16
 800591c:	d05b      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0x166>
 800591e:	e063      	b.n	80059e8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005930:	f000 fc4c 	bl	80061cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2277      	movs	r2, #119	@ 0x77
 8005940:	4313      	orrs	r3, r2
 8005942:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	609a      	str	r2, [r3, #8]
      break;
 800594c:	e052      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800595e:	f000 fc35 	bl	80061cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689a      	ldr	r2, [r3, #8]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2180      	movs	r1, #128	@ 0x80
 800596e:	01c9      	lsls	r1, r1, #7
 8005970:	430a      	orrs	r2, r1
 8005972:	609a      	str	r2, [r3, #8]
      break;
 8005974:	e03e      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005982:	001a      	movs	r2, r3
 8005984:	f000 fba6 	bl	80060d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2150      	movs	r1, #80	@ 0x50
 800598e:	0018      	movs	r0, r3
 8005990:	f000 fc00 	bl	8006194 <TIM_ITRx_SetConfig>
      break;
 8005994:	e02e      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059a2:	001a      	movs	r2, r3
 80059a4:	f000 fbc4 	bl	8006130 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2160      	movs	r1, #96	@ 0x60
 80059ae:	0018      	movs	r0, r3
 80059b0:	f000 fbf0 	bl	8006194 <TIM_ITRx_SetConfig>
      break;
 80059b4:	e01e      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c2:	001a      	movs	r2, r3
 80059c4:	f000 fb86 	bl	80060d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2140      	movs	r1, #64	@ 0x40
 80059ce:	0018      	movs	r0, r3
 80059d0:	f000 fbe0 	bl	8006194 <TIM_ITRx_SetConfig>
      break;
 80059d4:	e00e      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	0019      	movs	r1, r3
 80059e0:	0010      	movs	r0, r2
 80059e2:	f000 fbd7 	bl	8006194 <TIM_ITRx_SetConfig>
      break;
 80059e6:	e005      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80059e8:	230f      	movs	r3, #15
 80059ea:	18fb      	adds	r3, r7, r3
 80059ec:	2201      	movs	r2, #1
 80059ee:	701a      	strb	r2, [r3, #0]
      break;
 80059f0:	e000      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80059f2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	223d      	movs	r2, #61	@ 0x3d
 80059f8:	2101      	movs	r1, #1
 80059fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	223c      	movs	r2, #60	@ 0x3c
 8005a00:	2100      	movs	r1, #0
 8005a02:	5499      	strb	r1, [r3, r2]

  return status;
 8005a04:	230f      	movs	r3, #15
 8005a06:	18fb      	adds	r3, r7, r3
 8005a08:	781b      	ldrb	r3, [r3, #0]
}
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	b004      	add	sp, #16
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	46c0      	nop			@ (mov r8, r8)
 8005a14:	ffceff88 	.word	0xffceff88
 8005a18:	ffff00ff 	.word	0xffff00ff

08005a1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8005b2c <TIM_Base_SetConfig+0x110>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00c      	beq.n	8005a4e <TIM_Base_SetConfig+0x32>
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	2380      	movs	r3, #128	@ 0x80
 8005a38:	05db      	lsls	r3, r3, #23
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d007      	beq.n	8005a4e <TIM_Base_SetConfig+0x32>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a3b      	ldr	r2, [pc, #236]	@ (8005b30 <TIM_Base_SetConfig+0x114>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d003      	beq.n	8005a4e <TIM_Base_SetConfig+0x32>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a3a      	ldr	r2, [pc, #232]	@ (8005b34 <TIM_Base_SetConfig+0x118>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d108      	bne.n	8005a60 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2270      	movs	r2, #112	@ 0x70
 8005a52:	4393      	bics	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a32      	ldr	r2, [pc, #200]	@ (8005b2c <TIM_Base_SetConfig+0x110>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d01c      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	2380      	movs	r3, #128	@ 0x80
 8005a6c:	05db      	lsls	r3, r3, #23
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d017      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2e      	ldr	r2, [pc, #184]	@ (8005b30 <TIM_Base_SetConfig+0x114>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d013      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b34 <TIM_Base_SetConfig+0x118>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00f      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <TIM_Base_SetConfig+0x11c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00b      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8005b3c <TIM_Base_SetConfig+0x120>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d007      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2a      	ldr	r2, [pc, #168]	@ (8005b40 <TIM_Base_SetConfig+0x124>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <TIM_Base_SetConfig+0x86>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a29      	ldr	r2, [pc, #164]	@ (8005b44 <TIM_Base_SetConfig+0x128>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d108      	bne.n	8005ab4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	4a28      	ldr	r2, [pc, #160]	@ (8005b48 <TIM_Base_SetConfig+0x12c>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2280      	movs	r2, #128	@ 0x80
 8005ab8:	4393      	bics	r3, r2
 8005aba:	001a      	movs	r2, r3
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a13      	ldr	r2, [pc, #76]	@ (8005b2c <TIM_Base_SetConfig+0x110>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d00b      	beq.n	8005afa <TIM_Base_SetConfig+0xde>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a15      	ldr	r2, [pc, #84]	@ (8005b3c <TIM_Base_SetConfig+0x120>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d007      	beq.n	8005afa <TIM_Base_SetConfig+0xde>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a14      	ldr	r2, [pc, #80]	@ (8005b40 <TIM_Base_SetConfig+0x124>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d003      	beq.n	8005afa <TIM_Base_SetConfig+0xde>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a13      	ldr	r2, [pc, #76]	@ (8005b44 <TIM_Base_SetConfig+0x128>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d103      	bne.n	8005b02 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	691a      	ldr	r2, [r3, #16]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	4013      	ands	r3, r2
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d106      	bne.n	8005b22 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	4393      	bics	r3, r2
 8005b1c:	001a      	movs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	611a      	str	r2, [r3, #16]
  }
}
 8005b22:	46c0      	nop			@ (mov r8, r8)
 8005b24:	46bd      	mov	sp, r7
 8005b26:	b004      	add	sp, #16
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	46c0      	nop			@ (mov r8, r8)
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40002000 	.word	0x40002000
 8005b3c:	40014000 	.word	0x40014000
 8005b40:	40014400 	.word	0x40014400
 8005b44:	40014800 	.word	0x40014800
 8005b48:	fffffcff 	.word	0xfffffcff

08005b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	2201      	movs	r2, #1
 8005b62:	4393      	bics	r3, r2
 8005b64:	001a      	movs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	4a32      	ldr	r2, [pc, #200]	@ (8005c44 <TIM_OC1_SetConfig+0xf8>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2203      	movs	r2, #3
 8005b82:	4393      	bics	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	2202      	movs	r2, #2
 8005b94:	4393      	bics	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a28      	ldr	r2, [pc, #160]	@ (8005c48 <TIM_OC1_SetConfig+0xfc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d00b      	beq.n	8005bc2 <TIM_OC1_SetConfig+0x76>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a27      	ldr	r2, [pc, #156]	@ (8005c4c <TIM_OC1_SetConfig+0x100>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d007      	beq.n	8005bc2 <TIM_OC1_SetConfig+0x76>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a26      	ldr	r2, [pc, #152]	@ (8005c50 <TIM_OC1_SetConfig+0x104>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d003      	beq.n	8005bc2 <TIM_OC1_SetConfig+0x76>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a25      	ldr	r2, [pc, #148]	@ (8005c54 <TIM_OC1_SetConfig+0x108>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d10c      	bne.n	8005bdc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2208      	movs	r2, #8
 8005bc6:	4393      	bics	r3, r2
 8005bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	2204      	movs	r2, #4
 8005bd8:	4393      	bics	r3, r2
 8005bda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a1a      	ldr	r2, [pc, #104]	@ (8005c48 <TIM_OC1_SetConfig+0xfc>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <TIM_OC1_SetConfig+0xb0>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a19      	ldr	r2, [pc, #100]	@ (8005c4c <TIM_OC1_SetConfig+0x100>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d007      	beq.n	8005bfc <TIM_OC1_SetConfig+0xb0>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a18      	ldr	r2, [pc, #96]	@ (8005c50 <TIM_OC1_SetConfig+0x104>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d003      	beq.n	8005bfc <TIM_OC1_SetConfig+0xb0>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a17      	ldr	r2, [pc, #92]	@ (8005c54 <TIM_OC1_SetConfig+0x108>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d111      	bne.n	8005c20 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4a16      	ldr	r2, [pc, #88]	@ (8005c58 <TIM_OC1_SetConfig+0x10c>)
 8005c00:	4013      	ands	r3, r2
 8005c02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	4a15      	ldr	r2, [pc, #84]	@ (8005c5c <TIM_OC1_SetConfig+0x110>)
 8005c08:	4013      	ands	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	621a      	str	r2, [r3, #32]
}
 8005c3a:	46c0      	nop			@ (mov r8, r8)
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	b006      	add	sp, #24
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	46c0      	nop			@ (mov r8, r8)
 8005c44:	fffeff8f 	.word	0xfffeff8f
 8005c48:	40012c00 	.word	0x40012c00
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40014400 	.word	0x40014400
 8005c54:	40014800 	.word	0x40014800
 8005c58:	fffffeff 	.word	0xfffffeff
 8005c5c:	fffffdff 	.word	0xfffffdff

08005c60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	2210      	movs	r2, #16
 8005c76:	4393      	bics	r3, r2
 8005c78:	001a      	movs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005d48 <TIM_OC2_SetConfig+0xe8>)
 8005c8e:	4013      	ands	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4a2d      	ldr	r2, [pc, #180]	@ (8005d4c <TIM_OC2_SetConfig+0xec>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	021b      	lsls	r3, r3, #8
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	4393      	bics	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a24      	ldr	r2, [pc, #144]	@ (8005d50 <TIM_OC2_SetConfig+0xf0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d10d      	bne.n	8005cde <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2280      	movs	r2, #128	@ 0x80
 8005cc6:	4393      	bics	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	011b      	lsls	r3, r3, #4
 8005cd0:	697a      	ldr	r2, [r7, #20]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2240      	movs	r2, #64	@ 0x40
 8005cda:	4393      	bics	r3, r2
 8005cdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d50 <TIM_OC2_SetConfig+0xf0>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00b      	beq.n	8005cfe <TIM_OC2_SetConfig+0x9e>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d54 <TIM_OC2_SetConfig+0xf4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d007      	beq.n	8005cfe <TIM_OC2_SetConfig+0x9e>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a19      	ldr	r2, [pc, #100]	@ (8005d58 <TIM_OC2_SetConfig+0xf8>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d003      	beq.n	8005cfe <TIM_OC2_SetConfig+0x9e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a18      	ldr	r2, [pc, #96]	@ (8005d5c <TIM_OC2_SetConfig+0xfc>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d113      	bne.n	8005d26 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	4a17      	ldr	r2, [pc, #92]	@ (8005d60 <TIM_OC2_SetConfig+0x100>)
 8005d02:	4013      	ands	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	4a16      	ldr	r2, [pc, #88]	@ (8005d64 <TIM_OC2_SetConfig+0x104>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	621a      	str	r2, [r3, #32]
}
 8005d40:	46c0      	nop			@ (mov r8, r8)
 8005d42:	46bd      	mov	sp, r7
 8005d44:	b006      	add	sp, #24
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	feff8fff 	.word	0xfeff8fff
 8005d4c:	fffffcff 	.word	0xfffffcff
 8005d50:	40012c00 	.word	0x40012c00
 8005d54:	40014000 	.word	0x40014000
 8005d58:	40014400 	.word	0x40014400
 8005d5c:	40014800 	.word	0x40014800
 8005d60:	fffffbff 	.word	0xfffffbff
 8005d64:	fffff7ff 	.word	0xfffff7ff

08005d68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	4a33      	ldr	r2, [pc, #204]	@ (8005e4c <TIM_OC3_SetConfig+0xe4>)
 8005d7e:	401a      	ands	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4a2f      	ldr	r2, [pc, #188]	@ (8005e50 <TIM_OC3_SetConfig+0xe8>)
 8005d94:	4013      	ands	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2203      	movs	r2, #3
 8005d9c:	4393      	bics	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	4a29      	ldr	r2, [pc, #164]	@ (8005e54 <TIM_OC3_SetConfig+0xec>)
 8005dae:	4013      	ands	r3, r2
 8005db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	021b      	lsls	r3, r3, #8
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a25      	ldr	r2, [pc, #148]	@ (8005e58 <TIM_OC3_SetConfig+0xf0>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d10d      	bne.n	8005de2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	4a24      	ldr	r2, [pc, #144]	@ (8005e5c <TIM_OC3_SetConfig+0xf4>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	021b      	lsls	r3, r3, #8
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	4a20      	ldr	r2, [pc, #128]	@ (8005e60 <TIM_OC3_SetConfig+0xf8>)
 8005dde:	4013      	ands	r3, r2
 8005de0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e58 <TIM_OC3_SetConfig+0xf0>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d00b      	beq.n	8005e02 <TIM_OC3_SetConfig+0x9a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a1d      	ldr	r2, [pc, #116]	@ (8005e64 <TIM_OC3_SetConfig+0xfc>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d007      	beq.n	8005e02 <TIM_OC3_SetConfig+0x9a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e68 <TIM_OC3_SetConfig+0x100>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d003      	beq.n	8005e02 <TIM_OC3_SetConfig+0x9a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e6c <TIM_OC3_SetConfig+0x104>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d113      	bne.n	8005e2a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	4a1a      	ldr	r2, [pc, #104]	@ (8005e70 <TIM_OC3_SetConfig+0x108>)
 8005e06:	4013      	ands	r3, r2
 8005e08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	4a19      	ldr	r2, [pc, #100]	@ (8005e74 <TIM_OC3_SetConfig+0x10c>)
 8005e0e:	4013      	ands	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	621a      	str	r2, [r3, #32]
}
 8005e44:	46c0      	nop			@ (mov r8, r8)
 8005e46:	46bd      	mov	sp, r7
 8005e48:	b006      	add	sp, #24
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	fffffeff 	.word	0xfffffeff
 8005e50:	fffeff8f 	.word	0xfffeff8f
 8005e54:	fffffdff 	.word	0xfffffdff
 8005e58:	40012c00 	.word	0x40012c00
 8005e5c:	fffff7ff 	.word	0xfffff7ff
 8005e60:	fffffbff 	.word	0xfffffbff
 8005e64:	40014000 	.word	0x40014000
 8005e68:	40014400 	.word	0x40014400
 8005e6c:	40014800 	.word	0x40014800
 8005e70:	ffffefff 	.word	0xffffefff
 8005e74:	ffffdfff 	.word	0xffffdfff

08005e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	4a26      	ldr	r2, [pc, #152]	@ (8005f28 <TIM_OC4_SetConfig+0xb0>)
 8005e8e:	401a      	ands	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4a22      	ldr	r2, [pc, #136]	@ (8005f2c <TIM_OC4_SetConfig+0xb4>)
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4a21      	ldr	r2, [pc, #132]	@ (8005f30 <TIM_OC4_SetConfig+0xb8>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	021b      	lsls	r3, r3, #8
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8005f34 <TIM_OC4_SetConfig+0xbc>)
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	031b      	lsls	r3, r3, #12
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a19      	ldr	r2, [pc, #100]	@ (8005f38 <TIM_OC4_SetConfig+0xc0>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d00b      	beq.n	8005ef0 <TIM_OC4_SetConfig+0x78>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a18      	ldr	r2, [pc, #96]	@ (8005f3c <TIM_OC4_SetConfig+0xc4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d007      	beq.n	8005ef0 <TIM_OC4_SetConfig+0x78>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a17      	ldr	r2, [pc, #92]	@ (8005f40 <TIM_OC4_SetConfig+0xc8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d003      	beq.n	8005ef0 <TIM_OC4_SetConfig+0x78>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a16      	ldr	r2, [pc, #88]	@ (8005f44 <TIM_OC4_SetConfig+0xcc>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d109      	bne.n	8005f04 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	4a15      	ldr	r2, [pc, #84]	@ (8005f48 <TIM_OC4_SetConfig+0xd0>)
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	019b      	lsls	r3, r3, #6
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	621a      	str	r2, [r3, #32]
}
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	46bd      	mov	sp, r7
 8005f22:	b006      	add	sp, #24
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	46c0      	nop			@ (mov r8, r8)
 8005f28:	ffffefff 	.word	0xffffefff
 8005f2c:	feff8fff 	.word	0xfeff8fff
 8005f30:	fffffcff 	.word	0xfffffcff
 8005f34:	ffffdfff 	.word	0xffffdfff
 8005f38:	40012c00 	.word	0x40012c00
 8005f3c:	40014000 	.word	0x40014000
 8005f40:	40014400 	.word	0x40014400
 8005f44:	40014800 	.word	0x40014800
 8005f48:	ffffbfff 	.word	0xffffbfff

08005f4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	4a23      	ldr	r2, [pc, #140]	@ (8005ff0 <TIM_OC5_SetConfig+0xa4>)
 8005f62:	401a      	ands	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	4a1f      	ldr	r2, [pc, #124]	@ (8005ff4 <TIM_OC5_SetConfig+0xa8>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff8 <TIM_OC5_SetConfig+0xac>)
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	041b      	lsls	r3, r3, #16
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a17      	ldr	r2, [pc, #92]	@ (8005ffc <TIM_OC5_SetConfig+0xb0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d00b      	beq.n	8005fba <TIM_OC5_SetConfig+0x6e>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a16      	ldr	r2, [pc, #88]	@ (8006000 <TIM_OC5_SetConfig+0xb4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d007      	beq.n	8005fba <TIM_OC5_SetConfig+0x6e>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a15      	ldr	r2, [pc, #84]	@ (8006004 <TIM_OC5_SetConfig+0xb8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d003      	beq.n	8005fba <TIM_OC5_SetConfig+0x6e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a14      	ldr	r2, [pc, #80]	@ (8006008 <TIM_OC5_SetConfig+0xbc>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d109      	bne.n	8005fce <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	4a0c      	ldr	r2, [pc, #48]	@ (8005ff0 <TIM_OC5_SetConfig+0xa4>)
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	021b      	lsls	r3, r3, #8
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	621a      	str	r2, [r3, #32]
}
 8005fe8:	46c0      	nop			@ (mov r8, r8)
 8005fea:	46bd      	mov	sp, r7
 8005fec:	b006      	add	sp, #24
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	fffeffff 	.word	0xfffeffff
 8005ff4:	fffeff8f 	.word	0xfffeff8f
 8005ff8:	fffdffff 	.word	0xfffdffff
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40014000 	.word	0x40014000
 8006004:	40014400 	.word	0x40014400
 8006008:	40014800 	.word	0x40014800

0800600c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	4a24      	ldr	r2, [pc, #144]	@ (80060b4 <TIM_OC6_SetConfig+0xa8>)
 8006022:	401a      	ands	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	4a20      	ldr	r2, [pc, #128]	@ (80060b8 <TIM_OC6_SetConfig+0xac>)
 8006038:	4013      	ands	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	021b      	lsls	r3, r3, #8
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4313      	orrs	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	4a1c      	ldr	r2, [pc, #112]	@ (80060bc <TIM_OC6_SetConfig+0xb0>)
 800604c:	4013      	ands	r3, r2
 800604e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	051b      	lsls	r3, r3, #20
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a18      	ldr	r2, [pc, #96]	@ (80060c0 <TIM_OC6_SetConfig+0xb4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00b      	beq.n	800607c <TIM_OC6_SetConfig+0x70>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a17      	ldr	r2, [pc, #92]	@ (80060c4 <TIM_OC6_SetConfig+0xb8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <TIM_OC6_SetConfig+0x70>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a16      	ldr	r2, [pc, #88]	@ (80060c8 <TIM_OC6_SetConfig+0xbc>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d003      	beq.n	800607c <TIM_OC6_SetConfig+0x70>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a15      	ldr	r2, [pc, #84]	@ (80060cc <TIM_OC6_SetConfig+0xc0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d109      	bne.n	8006090 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	4a14      	ldr	r2, [pc, #80]	@ (80060d0 <TIM_OC6_SetConfig+0xc4>)
 8006080:	4013      	ands	r3, r2
 8006082:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	029b      	lsls	r3, r3, #10
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	4313      	orrs	r3, r2
 800608e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	621a      	str	r2, [r3, #32]
}
 80060aa:	46c0      	nop			@ (mov r8, r8)
 80060ac:	46bd      	mov	sp, r7
 80060ae:	b006      	add	sp, #24
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	46c0      	nop			@ (mov r8, r8)
 80060b4:	ffefffff 	.word	0xffefffff
 80060b8:	feff8fff 	.word	0xfeff8fff
 80060bc:	ffdfffff 	.word	0xffdfffff
 80060c0:	40012c00 	.word	0x40012c00
 80060c4:	40014000 	.word	0x40014000
 80060c8:	40014400 	.word	0x40014400
 80060cc:	40014800 	.word	0x40014800
 80060d0:	fffbffff 	.word	0xfffbffff

080060d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	2201      	movs	r2, #1
 80060ec:	4393      	bics	r3, r2
 80060ee:	001a      	movs	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	22f0      	movs	r2, #240	@ 0xf0
 80060fe:	4393      	bics	r3, r2
 8006100:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	011b      	lsls	r3, r3, #4
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	220a      	movs	r2, #10
 8006110:	4393      	bics	r3, r2
 8006112:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	621a      	str	r2, [r3, #32]
}
 8006128:	46c0      	nop			@ (mov r8, r8)
 800612a:	46bd      	mov	sp, r7
 800612c:	b006      	add	sp, #24
 800612e:	bd80      	pop	{r7, pc}

08006130 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	2210      	movs	r2, #16
 8006148:	4393      	bics	r3, r2
 800614a:	001a      	movs	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	4a0d      	ldr	r2, [pc, #52]	@ (8006190 <TIM_TI2_ConfigInputStage+0x60>)
 800615a:	4013      	ands	r3, r2
 800615c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	031b      	lsls	r3, r3, #12
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	22a0      	movs	r2, #160	@ 0xa0
 800616c:	4393      	bics	r3, r2
 800616e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	011b      	lsls	r3, r3, #4
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	621a      	str	r2, [r3, #32]
}
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	46bd      	mov	sp, r7
 800618a:	b006      	add	sp, #24
 800618c:	bd80      	pop	{r7, pc}
 800618e:	46c0      	nop			@ (mov r8, r8)
 8006190:	ffff0fff 	.word	0xffff0fff

08006194 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4a08      	ldr	r2, [pc, #32]	@ (80061c8 <TIM_ITRx_SetConfig+0x34>)
 80061a8:	4013      	ands	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ac:	683a      	ldr	r2, [r7, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	2207      	movs	r2, #7
 80061b4:	4313      	orrs	r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	609a      	str	r2, [r3, #8]
}
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	46bd      	mov	sp, r7
 80061c2:	b004      	add	sp, #16
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	46c0      	nop			@ (mov r8, r8)
 80061c8:	ffcfff8f 	.word	0xffcfff8f

080061cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	4a09      	ldr	r2, [pc, #36]	@ (8006208 <TIM_ETR_SetConfig+0x3c>)
 80061e4:	4013      	ands	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	021a      	lsls	r2, r3, #8
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	431a      	orrs	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	609a      	str	r2, [r3, #8]
}
 8006200:	46c0      	nop			@ (mov r8, r8)
 8006202:	46bd      	mov	sp, r7
 8006204:	b006      	add	sp, #24
 8006206:	bd80      	pop	{r7, pc}
 8006208:	ffff00ff 	.word	0xffff00ff

0800620c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b086      	sub	sp, #24
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	221f      	movs	r2, #31
 800621c:	4013      	ands	r3, r2
 800621e:	2201      	movs	r2, #1
 8006220:	409a      	lsls	r2, r3
 8006222:	0013      	movs	r3, r2
 8006224:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	43d2      	mvns	r2, r2
 800622e:	401a      	ands	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a1a      	ldr	r2, [r3, #32]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	211f      	movs	r1, #31
 800623c:	400b      	ands	r3, r1
 800623e:	6879      	ldr	r1, [r7, #4]
 8006240:	4099      	lsls	r1, r3
 8006242:	000b      	movs	r3, r1
 8006244:	431a      	orrs	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	621a      	str	r2, [r3, #32]
}
 800624a:	46c0      	nop			@ (mov r8, r8)
 800624c:	46bd      	mov	sp, r7
 800624e:	b006      	add	sp, #24
 8006250:	bd80      	pop	{r7, pc}
	...

08006254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	223c      	movs	r2, #60	@ 0x3c
 8006262:	5c9b      	ldrb	r3, [r3, r2]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006268:	2302      	movs	r3, #2
 800626a:	e05a      	b.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	223c      	movs	r2, #60	@ 0x3c
 8006270:	2101      	movs	r1, #1
 8006272:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	223d      	movs	r2, #61	@ 0x3d
 8006278:	2102      	movs	r1, #2
 800627a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a26      	ldr	r2, [pc, #152]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d108      	bne.n	80062a8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4a25      	ldr	r2, [pc, #148]	@ (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800629a:	4013      	ands	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2270      	movs	r2, #112	@ 0x70
 80062ac:	4393      	bics	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a19      	ldr	r2, [pc, #100]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d014      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	2380      	movs	r3, #128	@ 0x80
 80062d2:	05db      	lsls	r3, r3, #23
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d00e      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a15      	ldr	r2, [pc, #84]	@ (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d009      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a14      	ldr	r2, [pc, #80]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a12      	ldr	r2, [pc, #72]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d10c      	bne.n	8006310 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	2280      	movs	r2, #128	@ 0x80
 80062fa:	4393      	bics	r3, r2
 80062fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	4313      	orrs	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	223d      	movs	r2, #61	@ 0x3d
 8006314:	2101      	movs	r1, #1
 8006316:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	223c      	movs	r2, #60	@ 0x3c
 800631c:	2100      	movs	r1, #0
 800631e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	0018      	movs	r0, r3
 8006324:	46bd      	mov	sp, r7
 8006326:	b004      	add	sp, #16
 8006328:	bd80      	pop	{r7, pc}
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	40012c00 	.word	0x40012c00
 8006330:	ff0fffff 	.word	0xff0fffff
 8006334:	40000400 	.word	0x40000400
 8006338:	40000800 	.word	0x40000800
 800633c:	40014000 	.word	0x40014000

08006340 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e046      	b.n	80063e0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2288      	movs	r2, #136	@ 0x88
 8006356:	589b      	ldr	r3, [r3, r2]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d107      	bne.n	800636c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2284      	movs	r2, #132	@ 0x84
 8006360:	2100      	movs	r1, #0
 8006362:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	0018      	movs	r0, r3
 8006368:	f7fa ff20 	bl	80011ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2288      	movs	r2, #136	@ 0x88
 8006370:	2124      	movs	r1, #36	@ 0x24
 8006372:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2101      	movs	r1, #1
 8006380:	438a      	bics	r2, r1
 8006382:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	0018      	movs	r0, r3
 8006390:	f000 fec4 	bl	800711c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	0018      	movs	r0, r3
 8006398:	f000 fb6a 	bl	8006a70 <UART_SetConfig>
 800639c:	0003      	movs	r3, r0
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d101      	bne.n	80063a6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e01c      	b.n	80063e0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	490d      	ldr	r1, [pc, #52]	@ (80063e8 <HAL_UART_Init+0xa8>)
 80063b2:	400a      	ands	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	212a      	movs	r1, #42	@ 0x2a
 80063c2:	438a      	bics	r2, r1
 80063c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2101      	movs	r1, #1
 80063d2:	430a      	orrs	r2, r1
 80063d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	0018      	movs	r0, r3
 80063da:	f000 ff53 	bl	8007284 <UART_CheckIdleState>
 80063de:	0003      	movs	r3, r0
}
 80063e0:	0018      	movs	r0, r3
 80063e2:	46bd      	mov	sp, r7
 80063e4:	b002      	add	sp, #8
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	ffffb7ff 	.word	0xffffb7ff

080063ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063ec:	b5b0      	push	{r4, r5, r7, lr}
 80063ee:	b0aa      	sub	sp, #168	@ 0xa8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	22a4      	movs	r2, #164	@ 0xa4
 80063fc:	18b9      	adds	r1, r7, r2
 80063fe:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	20a0      	movs	r0, #160	@ 0xa0
 8006408:	1839      	adds	r1, r7, r0
 800640a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	249c      	movs	r4, #156	@ 0x9c
 8006414:	1939      	adds	r1, r7, r4
 8006416:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006418:	0011      	movs	r1, r2
 800641a:	18bb      	adds	r3, r7, r2
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4aa2      	ldr	r2, [pc, #648]	@ (80066a8 <HAL_UART_IRQHandler+0x2bc>)
 8006420:	4013      	ands	r3, r2
 8006422:	2298      	movs	r2, #152	@ 0x98
 8006424:	18bd      	adds	r5, r7, r2
 8006426:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006428:	18bb      	adds	r3, r7, r2
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d11a      	bne.n	8006466 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006430:	187b      	adds	r3, r7, r1
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2220      	movs	r2, #32
 8006436:	4013      	ands	r3, r2
 8006438:	d015      	beq.n	8006466 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800643a:	183b      	adds	r3, r7, r0
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2220      	movs	r2, #32
 8006440:	4013      	ands	r3, r2
 8006442:	d105      	bne.n	8006450 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006444:	193b      	adds	r3, r7, r4
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	2380      	movs	r3, #128	@ 0x80
 800644a:	055b      	lsls	r3, r3, #21
 800644c:	4013      	ands	r3, r2
 800644e:	d00a      	beq.n	8006466 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006454:	2b00      	cmp	r3, #0
 8006456:	d100      	bne.n	800645a <HAL_UART_IRQHandler+0x6e>
 8006458:	e2dc      	b.n	8006a14 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	0010      	movs	r0, r2
 8006462:	4798      	blx	r3
      }
      return;
 8006464:	e2d6      	b.n	8006a14 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006466:	2398      	movs	r3, #152	@ 0x98
 8006468:	18fb      	adds	r3, r7, r3
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d100      	bne.n	8006472 <HAL_UART_IRQHandler+0x86>
 8006470:	e122      	b.n	80066b8 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006472:	239c      	movs	r3, #156	@ 0x9c
 8006474:	18fb      	adds	r3, r7, r3
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a8c      	ldr	r2, [pc, #560]	@ (80066ac <HAL_UART_IRQHandler+0x2c0>)
 800647a:	4013      	ands	r3, r2
 800647c:	d106      	bne.n	800648c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800647e:	23a0      	movs	r3, #160	@ 0xa0
 8006480:	18fb      	adds	r3, r7, r3
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a8a      	ldr	r2, [pc, #552]	@ (80066b0 <HAL_UART_IRQHandler+0x2c4>)
 8006486:	4013      	ands	r3, r2
 8006488:	d100      	bne.n	800648c <HAL_UART_IRQHandler+0xa0>
 800648a:	e115      	b.n	80066b8 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800648c:	23a4      	movs	r3, #164	@ 0xa4
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2201      	movs	r2, #1
 8006494:	4013      	ands	r3, r2
 8006496:	d012      	beq.n	80064be <HAL_UART_IRQHandler+0xd2>
 8006498:	23a0      	movs	r3, #160	@ 0xa0
 800649a:	18fb      	adds	r3, r7, r3
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	2380      	movs	r3, #128	@ 0x80
 80064a0:	005b      	lsls	r3, r3, #1
 80064a2:	4013      	ands	r3, r2
 80064a4:	d00b      	beq.n	80064be <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2290      	movs	r2, #144	@ 0x90
 80064b2:	589b      	ldr	r3, [r3, r2]
 80064b4:	2201      	movs	r2, #1
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2190      	movs	r1, #144	@ 0x90
 80064bc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064be:	23a4      	movs	r3, #164	@ 0xa4
 80064c0:	18fb      	adds	r3, r7, r3
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2202      	movs	r2, #2
 80064c6:	4013      	ands	r3, r2
 80064c8:	d011      	beq.n	80064ee <HAL_UART_IRQHandler+0x102>
 80064ca:	239c      	movs	r3, #156	@ 0x9c
 80064cc:	18fb      	adds	r3, r7, r3
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2201      	movs	r2, #1
 80064d2:	4013      	ands	r3, r2
 80064d4:	d00b      	beq.n	80064ee <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2202      	movs	r2, #2
 80064dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2290      	movs	r2, #144	@ 0x90
 80064e2:	589b      	ldr	r3, [r3, r2]
 80064e4:	2204      	movs	r2, #4
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2190      	movs	r1, #144	@ 0x90
 80064ec:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064ee:	23a4      	movs	r3, #164	@ 0xa4
 80064f0:	18fb      	adds	r3, r7, r3
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2204      	movs	r2, #4
 80064f6:	4013      	ands	r3, r2
 80064f8:	d011      	beq.n	800651e <HAL_UART_IRQHandler+0x132>
 80064fa:	239c      	movs	r3, #156	@ 0x9c
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2201      	movs	r2, #1
 8006502:	4013      	ands	r3, r2
 8006504:	d00b      	beq.n	800651e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2204      	movs	r2, #4
 800650c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2290      	movs	r2, #144	@ 0x90
 8006512:	589b      	ldr	r3, [r3, r2]
 8006514:	2202      	movs	r2, #2
 8006516:	431a      	orrs	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2190      	movs	r1, #144	@ 0x90
 800651c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800651e:	23a4      	movs	r3, #164	@ 0xa4
 8006520:	18fb      	adds	r3, r7, r3
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2208      	movs	r2, #8
 8006526:	4013      	ands	r3, r2
 8006528:	d017      	beq.n	800655a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800652a:	23a0      	movs	r3, #160	@ 0xa0
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2220      	movs	r2, #32
 8006532:	4013      	ands	r3, r2
 8006534:	d105      	bne.n	8006542 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006536:	239c      	movs	r3, #156	@ 0x9c
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a5b      	ldr	r2, [pc, #364]	@ (80066ac <HAL_UART_IRQHandler+0x2c0>)
 800653e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006540:	d00b      	beq.n	800655a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2208      	movs	r2, #8
 8006548:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2290      	movs	r2, #144	@ 0x90
 800654e:	589b      	ldr	r3, [r3, r2]
 8006550:	2208      	movs	r2, #8
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2190      	movs	r1, #144	@ 0x90
 8006558:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800655a:	23a4      	movs	r3, #164	@ 0xa4
 800655c:	18fb      	adds	r3, r7, r3
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	2380      	movs	r3, #128	@ 0x80
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	4013      	ands	r3, r2
 8006566:	d013      	beq.n	8006590 <HAL_UART_IRQHandler+0x1a4>
 8006568:	23a0      	movs	r3, #160	@ 0xa0
 800656a:	18fb      	adds	r3, r7, r3
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	2380      	movs	r3, #128	@ 0x80
 8006570:	04db      	lsls	r3, r3, #19
 8006572:	4013      	ands	r3, r2
 8006574:	d00c      	beq.n	8006590 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2280      	movs	r2, #128	@ 0x80
 800657c:	0112      	lsls	r2, r2, #4
 800657e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2290      	movs	r2, #144	@ 0x90
 8006584:	589b      	ldr	r3, [r3, r2]
 8006586:	2220      	movs	r2, #32
 8006588:	431a      	orrs	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2190      	movs	r1, #144	@ 0x90
 800658e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2290      	movs	r2, #144	@ 0x90
 8006594:	589b      	ldr	r3, [r3, r2]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d100      	bne.n	800659c <HAL_UART_IRQHandler+0x1b0>
 800659a:	e23d      	b.n	8006a18 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800659c:	23a4      	movs	r3, #164	@ 0xa4
 800659e:	18fb      	adds	r3, r7, r3
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2220      	movs	r2, #32
 80065a4:	4013      	ands	r3, r2
 80065a6:	d015      	beq.n	80065d4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80065a8:	23a0      	movs	r3, #160	@ 0xa0
 80065aa:	18fb      	adds	r3, r7, r3
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2220      	movs	r2, #32
 80065b0:	4013      	ands	r3, r2
 80065b2:	d106      	bne.n	80065c2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80065b4:	239c      	movs	r3, #156	@ 0x9c
 80065b6:	18fb      	adds	r3, r7, r3
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	2380      	movs	r3, #128	@ 0x80
 80065bc:	055b      	lsls	r3, r3, #21
 80065be:	4013      	ands	r3, r2
 80065c0:	d008      	beq.n	80065d4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d004      	beq.n	80065d4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	0010      	movs	r0, r2
 80065d2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2290      	movs	r2, #144	@ 0x90
 80065d8:	589b      	ldr	r3, [r3, r2]
 80065da:	2194      	movs	r1, #148	@ 0x94
 80065dc:	187a      	adds	r2, r7, r1
 80065de:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	2240      	movs	r2, #64	@ 0x40
 80065e8:	4013      	ands	r3, r2
 80065ea:	2b40      	cmp	r3, #64	@ 0x40
 80065ec:	d004      	beq.n	80065f8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80065ee:	187b      	adds	r3, r7, r1
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2228      	movs	r2, #40	@ 0x28
 80065f4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065f6:	d04c      	beq.n	8006692 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	0018      	movs	r0, r3
 80065fc:	f000 ff5c 	bl	80074b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	2240      	movs	r2, #64	@ 0x40
 8006608:	4013      	ands	r3, r2
 800660a:	2b40      	cmp	r3, #64	@ 0x40
 800660c:	d13c      	bne.n	8006688 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800660e:	f3ef 8310 	mrs	r3, PRIMASK
 8006612:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8006614:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006616:	2090      	movs	r0, #144	@ 0x90
 8006618:	183a      	adds	r2, r7, r0
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	2301      	movs	r3, #1
 800661e:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006622:	f383 8810 	msr	PRIMASK, r3
}
 8006626:	46c0      	nop			@ (mov r8, r8)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2140      	movs	r1, #64	@ 0x40
 8006634:	438a      	bics	r2, r1
 8006636:	609a      	str	r2, [r3, #8]
 8006638:	183b      	adds	r3, r7, r0
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800663e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006640:	f383 8810 	msr	PRIMASK, r3
}
 8006644:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2280      	movs	r2, #128	@ 0x80
 800664a:	589b      	ldr	r3, [r3, r2]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d016      	beq.n	800667e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2280      	movs	r2, #128	@ 0x80
 8006654:	589b      	ldr	r3, [r3, r2]
 8006656:	4a17      	ldr	r2, [pc, #92]	@ (80066b4 <HAL_UART_IRQHandler+0x2c8>)
 8006658:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2280      	movs	r2, #128	@ 0x80
 800665e:	589b      	ldr	r3, [r3, r2]
 8006660:	0018      	movs	r0, r3
 8006662:	f7fb fa03 	bl	8001a6c <HAL_DMA_Abort_IT>
 8006666:	1e03      	subs	r3, r0, #0
 8006668:	d01c      	beq.n	80066a4 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2280      	movs	r2, #128	@ 0x80
 800666e:	589b      	ldr	r3, [r3, r2]
 8006670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	2180      	movs	r1, #128	@ 0x80
 8006676:	5852      	ldr	r2, [r2, r1]
 8006678:	0010      	movs	r0, r2
 800667a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800667c:	e012      	b.n	80066a4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	0018      	movs	r0, r3
 8006682:	f000 f9e1 	bl	8006a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006686:	e00d      	b.n	80066a4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	0018      	movs	r0, r3
 800668c:	f000 f9dc 	bl	8006a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006690:	e008      	b.n	80066a4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	0018      	movs	r0, r3
 8006696:	f000 f9d7 	bl	8006a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2290      	movs	r2, #144	@ 0x90
 800669e:	2100      	movs	r1, #0
 80066a0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80066a2:	e1b9      	b.n	8006a18 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a4:	46c0      	nop			@ (mov r8, r8)
    return;
 80066a6:	e1b7      	b.n	8006a18 <HAL_UART_IRQHandler+0x62c>
 80066a8:	0000080f 	.word	0x0000080f
 80066ac:	10000001 	.word	0x10000001
 80066b0:	04000120 	.word	0x04000120
 80066b4:	08007585 	.word	0x08007585

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d000      	beq.n	80066c2 <HAL_UART_IRQHandler+0x2d6>
 80066c0:	e13e      	b.n	8006940 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066c2:	23a4      	movs	r3, #164	@ 0xa4
 80066c4:	18fb      	adds	r3, r7, r3
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2210      	movs	r2, #16
 80066ca:	4013      	ands	r3, r2
 80066cc:	d100      	bne.n	80066d0 <HAL_UART_IRQHandler+0x2e4>
 80066ce:	e137      	b.n	8006940 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066d0:	23a0      	movs	r3, #160	@ 0xa0
 80066d2:	18fb      	adds	r3, r7, r3
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2210      	movs	r2, #16
 80066d8:	4013      	ands	r3, r2
 80066da:	d100      	bne.n	80066de <HAL_UART_IRQHandler+0x2f2>
 80066dc:	e130      	b.n	8006940 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2210      	movs	r2, #16
 80066e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	2240      	movs	r2, #64	@ 0x40
 80066ee:	4013      	ands	r3, r2
 80066f0:	2b40      	cmp	r3, #64	@ 0x40
 80066f2:	d000      	beq.n	80066f6 <HAL_UART_IRQHandler+0x30a>
 80066f4:	e0a4      	b.n	8006840 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2280      	movs	r2, #128	@ 0x80
 80066fa:	589b      	ldr	r3, [r3, r2]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	217e      	movs	r1, #126	@ 0x7e
 8006702:	187b      	adds	r3, r7, r1
 8006704:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006706:	187b      	adds	r3, r7, r1
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d100      	bne.n	8006710 <HAL_UART_IRQHandler+0x324>
 800670e:	e185      	b.n	8006a1c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	225c      	movs	r2, #92	@ 0x5c
 8006714:	5a9b      	ldrh	r3, [r3, r2]
 8006716:	187a      	adds	r2, r7, r1
 8006718:	8812      	ldrh	r2, [r2, #0]
 800671a:	429a      	cmp	r2, r3
 800671c:	d300      	bcc.n	8006720 <HAL_UART_IRQHandler+0x334>
 800671e:	e17d      	b.n	8006a1c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	187a      	adds	r2, r7, r1
 8006724:	215e      	movs	r1, #94	@ 0x5e
 8006726:	8812      	ldrh	r2, [r2, #0]
 8006728:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2280      	movs	r2, #128	@ 0x80
 800672e:	589b      	ldr	r3, [r3, r2]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2220      	movs	r2, #32
 8006736:	4013      	ands	r3, r2
 8006738:	d170      	bne.n	800681c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800673a:	f3ef 8310 	mrs	r3, PRIMASK
 800673e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006742:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006744:	2301      	movs	r3, #1
 8006746:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800674a:	f383 8810 	msr	PRIMASK, r3
}
 800674e:	46c0      	nop			@ (mov r8, r8)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	49b4      	ldr	r1, [pc, #720]	@ (8006a2c <HAL_UART_IRQHandler+0x640>)
 800675c:	400a      	ands	r2, r1
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006762:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006766:	f383 8810 	msr	PRIMASK, r3
}
 800676a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800676c:	f3ef 8310 	mrs	r3, PRIMASK
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006774:	677b      	str	r3, [r7, #116]	@ 0x74
 8006776:	2301      	movs	r3, #1
 8006778:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800677a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800677c:	f383 8810 	msr	PRIMASK, r3
}
 8006780:	46c0      	nop			@ (mov r8, r8)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2101      	movs	r1, #1
 800678e:	438a      	bics	r2, r1
 8006790:	609a      	str	r2, [r3, #8]
 8006792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006794:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006798:	f383 8810 	msr	PRIMASK, r3
}
 800679c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800679e:	f3ef 8310 	mrs	r3, PRIMASK
 80067a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80067a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80067a8:	2301      	movs	r3, #1
 80067aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ae:	f383 8810 	msr	PRIMASK, r3
}
 80067b2:	46c0      	nop			@ (mov r8, r8)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2140      	movs	r1, #64	@ 0x40
 80067c0:	438a      	bics	r2, r1
 80067c2:	609a      	str	r2, [r3, #8]
 80067c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067c6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ca:	f383 8810 	msr	PRIMASK, r3
}
 80067ce:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	228c      	movs	r2, #140	@ 0x8c
 80067d4:	2120      	movs	r1, #32
 80067d6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067de:	f3ef 8310 	mrs	r3, PRIMASK
 80067e2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80067e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067e8:	2301      	movs	r3, #1
 80067ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067ee:	f383 8810 	msr	PRIMASK, r3
}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2110      	movs	r1, #16
 8006800:	438a      	bics	r2, r1
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006806:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800680a:	f383 8810 	msr	PRIMASK, r3
}
 800680e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2280      	movs	r2, #128	@ 0x80
 8006814:	589b      	ldr	r3, [r3, r2]
 8006816:	0018      	movs	r0, r3
 8006818:	f7fb f8c8 	bl	80019ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2202      	movs	r2, #2
 8006820:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	225c      	movs	r2, #92	@ 0x5c
 8006826:	5a9a      	ldrh	r2, [r3, r2]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	215e      	movs	r1, #94	@ 0x5e
 800682c:	5a5b      	ldrh	r3, [r3, r1]
 800682e:	b29b      	uxth	r3, r3
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	b29a      	uxth	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	0011      	movs	r1, r2
 8006838:	0018      	movs	r0, r3
 800683a:	f000 f90d 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800683e:	e0ed      	b.n	8006a1c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	225c      	movs	r2, #92	@ 0x5c
 8006844:	5a99      	ldrh	r1, [r3, r2]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	225e      	movs	r2, #94	@ 0x5e
 800684a:	5a9b      	ldrh	r3, [r3, r2]
 800684c:	b29a      	uxth	r2, r3
 800684e:	208e      	movs	r0, #142	@ 0x8e
 8006850:	183b      	adds	r3, r7, r0
 8006852:	1a8a      	subs	r2, r1, r2
 8006854:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	225e      	movs	r2, #94	@ 0x5e
 800685a:	5a9b      	ldrh	r3, [r3, r2]
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d100      	bne.n	8006864 <HAL_UART_IRQHandler+0x478>
 8006862:	e0dd      	b.n	8006a20 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006864:	183b      	adds	r3, r7, r0
 8006866:	881b      	ldrh	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d100      	bne.n	800686e <HAL_UART_IRQHandler+0x482>
 800686c:	e0d8      	b.n	8006a20 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800686e:	f3ef 8310 	mrs	r3, PRIMASK
 8006872:	60fb      	str	r3, [r7, #12]
  return(result);
 8006874:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006876:	2488      	movs	r4, #136	@ 0x88
 8006878:	193a      	adds	r2, r7, r4
 800687a:	6013      	str	r3, [r2, #0]
 800687c:	2301      	movs	r3, #1
 800687e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f383 8810 	msr	PRIMASK, r3
}
 8006886:	46c0      	nop			@ (mov r8, r8)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4967      	ldr	r1, [pc, #412]	@ (8006a30 <HAL_UART_IRQHandler+0x644>)
 8006894:	400a      	ands	r2, r1
 8006896:	601a      	str	r2, [r3, #0]
 8006898:	193b      	adds	r3, r7, r4
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f383 8810 	msr	PRIMASK, r3
}
 80068a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068a6:	f3ef 8310 	mrs	r3, PRIMASK
 80068aa:	61bb      	str	r3, [r7, #24]
  return(result);
 80068ac:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068ae:	2484      	movs	r4, #132	@ 0x84
 80068b0:	193a      	adds	r2, r7, r4
 80068b2:	6013      	str	r3, [r2, #0]
 80068b4:	2301      	movs	r3, #1
 80068b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	f383 8810 	msr	PRIMASK, r3
}
 80068be:	46c0      	nop			@ (mov r8, r8)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689a      	ldr	r2, [r3, #8]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	495a      	ldr	r1, [pc, #360]	@ (8006a34 <HAL_UART_IRQHandler+0x648>)
 80068cc:	400a      	ands	r2, r1
 80068ce:	609a      	str	r2, [r3, #8]
 80068d0:	193b      	adds	r3, r7, r4
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d6:	6a3b      	ldr	r3, [r7, #32]
 80068d8:	f383 8810 	msr	PRIMASK, r3
}
 80068dc:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	228c      	movs	r2, #140	@ 0x8c
 80068e2:	2120      	movs	r1, #32
 80068e4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068f2:	f3ef 8310 	mrs	r3, PRIMASK
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80068f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068fa:	2480      	movs	r4, #128	@ 0x80
 80068fc:	193a      	adds	r2, r7, r4
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	2301      	movs	r3, #1
 8006902:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006906:	f383 8810 	msr	PRIMASK, r3
}
 800690a:	46c0      	nop			@ (mov r8, r8)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2110      	movs	r1, #16
 8006918:	438a      	bics	r2, r1
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	193b      	adds	r3, r7, r4
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006924:	f383 8810 	msr	PRIMASK, r3
}
 8006928:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2202      	movs	r2, #2
 800692e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006930:	183b      	adds	r3, r7, r0
 8006932:	881a      	ldrh	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	0011      	movs	r1, r2
 8006938:	0018      	movs	r0, r3
 800693a:	f000 f88d 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800693e:	e06f      	b.n	8006a20 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006940:	23a4      	movs	r3, #164	@ 0xa4
 8006942:	18fb      	adds	r3, r7, r3
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	2380      	movs	r3, #128	@ 0x80
 8006948:	035b      	lsls	r3, r3, #13
 800694a:	4013      	ands	r3, r2
 800694c:	d010      	beq.n	8006970 <HAL_UART_IRQHandler+0x584>
 800694e:	239c      	movs	r3, #156	@ 0x9c
 8006950:	18fb      	adds	r3, r7, r3
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	2380      	movs	r3, #128	@ 0x80
 8006956:	03db      	lsls	r3, r3, #15
 8006958:	4013      	ands	r3, r2
 800695a:	d009      	beq.n	8006970 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2280      	movs	r2, #128	@ 0x80
 8006962:	0352      	lsls	r2, r2, #13
 8006964:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	0018      	movs	r0, r3
 800696a:	f000 fe4e 	bl	800760a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800696e:	e05a      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006970:	23a4      	movs	r3, #164	@ 0xa4
 8006972:	18fb      	adds	r3, r7, r3
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2280      	movs	r2, #128	@ 0x80
 8006978:	4013      	ands	r3, r2
 800697a:	d016      	beq.n	80069aa <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800697c:	23a0      	movs	r3, #160	@ 0xa0
 800697e:	18fb      	adds	r3, r7, r3
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2280      	movs	r2, #128	@ 0x80
 8006984:	4013      	ands	r3, r2
 8006986:	d106      	bne.n	8006996 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006988:	239c      	movs	r3, #156	@ 0x9c
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	2380      	movs	r3, #128	@ 0x80
 8006990:	041b      	lsls	r3, r3, #16
 8006992:	4013      	ands	r3, r2
 8006994:	d009      	beq.n	80069aa <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800699a:	2b00      	cmp	r3, #0
 800699c:	d042      	beq.n	8006a24 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	0010      	movs	r0, r2
 80069a6:	4798      	blx	r3
    }
    return;
 80069a8:	e03c      	b.n	8006a24 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069aa:	23a4      	movs	r3, #164	@ 0xa4
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2240      	movs	r2, #64	@ 0x40
 80069b2:	4013      	ands	r3, r2
 80069b4:	d00a      	beq.n	80069cc <HAL_UART_IRQHandler+0x5e0>
 80069b6:	23a0      	movs	r3, #160	@ 0xa0
 80069b8:	18fb      	adds	r3, r7, r3
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2240      	movs	r2, #64	@ 0x40
 80069be:	4013      	ands	r3, r2
 80069c0:	d004      	beq.n	80069cc <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	0018      	movs	r0, r3
 80069c6:	f000 fdf4 	bl	80075b2 <UART_EndTransmit_IT>
    return;
 80069ca:	e02c      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80069cc:	23a4      	movs	r3, #164	@ 0xa4
 80069ce:	18fb      	adds	r3, r7, r3
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	2380      	movs	r3, #128	@ 0x80
 80069d4:	041b      	lsls	r3, r3, #16
 80069d6:	4013      	ands	r3, r2
 80069d8:	d00b      	beq.n	80069f2 <HAL_UART_IRQHandler+0x606>
 80069da:	23a0      	movs	r3, #160	@ 0xa0
 80069dc:	18fb      	adds	r3, r7, r3
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	2380      	movs	r3, #128	@ 0x80
 80069e2:	05db      	lsls	r3, r3, #23
 80069e4:	4013      	ands	r3, r2
 80069e6:	d004      	beq.n	80069f2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	0018      	movs	r0, r3
 80069ec:	f000 fe1d 	bl	800762a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069f0:	e019      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80069f2:	23a4      	movs	r3, #164	@ 0xa4
 80069f4:	18fb      	adds	r3, r7, r3
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	2380      	movs	r3, #128	@ 0x80
 80069fa:	045b      	lsls	r3, r3, #17
 80069fc:	4013      	ands	r3, r2
 80069fe:	d012      	beq.n	8006a26 <HAL_UART_IRQHandler+0x63a>
 8006a00:	23a0      	movs	r3, #160	@ 0xa0
 8006a02:	18fb      	adds	r3, r7, r3
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	da0d      	bge.n	8006a26 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	f000 fe04 	bl	800761a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a12:	e008      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
      return;
 8006a14:	46c0      	nop			@ (mov r8, r8)
 8006a16:	e006      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
    return;
 8006a18:	46c0      	nop			@ (mov r8, r8)
 8006a1a:	e004      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
      return;
 8006a1c:	46c0      	nop			@ (mov r8, r8)
 8006a1e:	e002      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
      return;
 8006a20:	46c0      	nop			@ (mov r8, r8)
 8006a22:	e000      	b.n	8006a26 <HAL_UART_IRQHandler+0x63a>
    return;
 8006a24:	46c0      	nop			@ (mov r8, r8)
  }
}
 8006a26:	46bd      	mov	sp, r7
 8006a28:	b02a      	add	sp, #168	@ 0xa8
 8006a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a2c:	fffffeff 	.word	0xfffffeff
 8006a30:	fffffedf 	.word	0xfffffedf
 8006a34:	effffffe 	.word	0xeffffffe

08006a38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a40:	46c0      	nop			@ (mov r8, r8)
 8006a42:	46bd      	mov	sp, r7
 8006a44:	b002      	add	sp, #8
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a50:	46c0      	nop			@ (mov r8, r8)
 8006a52:	46bd      	mov	sp, r7
 8006a54:	b002      	add	sp, #8
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	000a      	movs	r2, r1
 8006a62:	1cbb      	adds	r3, r7, #2
 8006a64:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a66:	46c0      	nop			@ (mov r8, r8)
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	b002      	add	sp, #8
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a70:	b5b0      	push	{r4, r5, r7, lr}
 8006a72:	b090      	sub	sp, #64	@ 0x40
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a78:	231a      	movs	r3, #26
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	189b      	adds	r3, r3, r2
 8006a7e:	19db      	adds	r3, r3, r7
 8006a80:	2200      	movs	r2, #0
 8006a82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	431a      	orrs	r2, r3
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	431a      	orrs	r2, r3
 8006a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4ac1      	ldr	r2, [pc, #772]	@ (8006da8 <UART_SetConfig+0x338>)
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	0019      	movs	r1, r3
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	4abc      	ldr	r2, [pc, #752]	@ (8006dac <UART_SetConfig+0x33c>)
 8006aba:	4013      	ands	r3, r2
 8006abc:	0018      	movs	r0, r3
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	68d9      	ldr	r1, [r3, #12]
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	0003      	movs	r3, r0
 8006ac8:	430b      	orrs	r3, r1
 8006aca:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4ab6      	ldr	r2, [pc, #728]	@ (8006db0 <UART_SetConfig+0x340>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d009      	beq.n	8006af0 <UART_SetConfig+0x80>
 8006adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4ab4      	ldr	r2, [pc, #720]	@ (8006db4 <UART_SetConfig+0x344>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d004      	beq.n	8006af0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006aec:	4313      	orrs	r3, r2
 8006aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	4ab0      	ldr	r2, [pc, #704]	@ (8006db8 <UART_SetConfig+0x348>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	0019      	movs	r1, r3
 8006afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b02:	430b      	orrs	r3, r1
 8006b04:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0c:	220f      	movs	r2, #15
 8006b0e:	4393      	bics	r3, r2
 8006b10:	0018      	movs	r0, r3
 8006b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b14:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	0003      	movs	r3, r0
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4aa5      	ldr	r2, [pc, #660]	@ (8006dbc <UART_SetConfig+0x34c>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d131      	bne.n	8006b8e <UART_SetConfig+0x11e>
 8006b2a:	4ba5      	ldr	r3, [pc, #660]	@ (8006dc0 <UART_SetConfig+0x350>)
 8006b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b2e:	2203      	movs	r2, #3
 8006b30:	4013      	ands	r3, r2
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	d01d      	beq.n	8006b72 <UART_SetConfig+0x102>
 8006b36:	d823      	bhi.n	8006b80 <UART_SetConfig+0x110>
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d00c      	beq.n	8006b56 <UART_SetConfig+0xe6>
 8006b3c:	d820      	bhi.n	8006b80 <UART_SetConfig+0x110>
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d002      	beq.n	8006b48 <UART_SetConfig+0xd8>
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d00e      	beq.n	8006b64 <UART_SetConfig+0xf4>
 8006b46:	e01b      	b.n	8006b80 <UART_SetConfig+0x110>
 8006b48:	231b      	movs	r3, #27
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	189b      	adds	r3, r3, r2
 8006b4e:	19db      	adds	r3, r3, r7
 8006b50:	2200      	movs	r2, #0
 8006b52:	701a      	strb	r2, [r3, #0]
 8006b54:	e154      	b.n	8006e00 <UART_SetConfig+0x390>
 8006b56:	231b      	movs	r3, #27
 8006b58:	2220      	movs	r2, #32
 8006b5a:	189b      	adds	r3, r3, r2
 8006b5c:	19db      	adds	r3, r3, r7
 8006b5e:	2202      	movs	r2, #2
 8006b60:	701a      	strb	r2, [r3, #0]
 8006b62:	e14d      	b.n	8006e00 <UART_SetConfig+0x390>
 8006b64:	231b      	movs	r3, #27
 8006b66:	2220      	movs	r2, #32
 8006b68:	189b      	adds	r3, r3, r2
 8006b6a:	19db      	adds	r3, r3, r7
 8006b6c:	2204      	movs	r2, #4
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	e146      	b.n	8006e00 <UART_SetConfig+0x390>
 8006b72:	231b      	movs	r3, #27
 8006b74:	2220      	movs	r2, #32
 8006b76:	189b      	adds	r3, r3, r2
 8006b78:	19db      	adds	r3, r3, r7
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	e13f      	b.n	8006e00 <UART_SetConfig+0x390>
 8006b80:	231b      	movs	r3, #27
 8006b82:	2220      	movs	r2, #32
 8006b84:	189b      	adds	r3, r3, r2
 8006b86:	19db      	adds	r3, r3, r7
 8006b88:	2210      	movs	r2, #16
 8006b8a:	701a      	strb	r2, [r3, #0]
 8006b8c:	e138      	b.n	8006e00 <UART_SetConfig+0x390>
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a8c      	ldr	r2, [pc, #560]	@ (8006dc4 <UART_SetConfig+0x354>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d131      	bne.n	8006bfc <UART_SetConfig+0x18c>
 8006b98:	4b89      	ldr	r3, [pc, #548]	@ (8006dc0 <UART_SetConfig+0x350>)
 8006b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b9c:	220c      	movs	r2, #12
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	2b0c      	cmp	r3, #12
 8006ba2:	d01d      	beq.n	8006be0 <UART_SetConfig+0x170>
 8006ba4:	d823      	bhi.n	8006bee <UART_SetConfig+0x17e>
 8006ba6:	2b08      	cmp	r3, #8
 8006ba8:	d00c      	beq.n	8006bc4 <UART_SetConfig+0x154>
 8006baa:	d820      	bhi.n	8006bee <UART_SetConfig+0x17e>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <UART_SetConfig+0x146>
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d00e      	beq.n	8006bd2 <UART_SetConfig+0x162>
 8006bb4:	e01b      	b.n	8006bee <UART_SetConfig+0x17e>
 8006bb6:	231b      	movs	r3, #27
 8006bb8:	2220      	movs	r2, #32
 8006bba:	189b      	adds	r3, r3, r2
 8006bbc:	19db      	adds	r3, r3, r7
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	701a      	strb	r2, [r3, #0]
 8006bc2:	e11d      	b.n	8006e00 <UART_SetConfig+0x390>
 8006bc4:	231b      	movs	r3, #27
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	189b      	adds	r3, r3, r2
 8006bca:	19db      	adds	r3, r3, r7
 8006bcc:	2202      	movs	r2, #2
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e116      	b.n	8006e00 <UART_SetConfig+0x390>
 8006bd2:	231b      	movs	r3, #27
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	189b      	adds	r3, r3, r2
 8006bd8:	19db      	adds	r3, r3, r7
 8006bda:	2204      	movs	r2, #4
 8006bdc:	701a      	strb	r2, [r3, #0]
 8006bde:	e10f      	b.n	8006e00 <UART_SetConfig+0x390>
 8006be0:	231b      	movs	r3, #27
 8006be2:	2220      	movs	r2, #32
 8006be4:	189b      	adds	r3, r3, r2
 8006be6:	19db      	adds	r3, r3, r7
 8006be8:	2208      	movs	r2, #8
 8006bea:	701a      	strb	r2, [r3, #0]
 8006bec:	e108      	b.n	8006e00 <UART_SetConfig+0x390>
 8006bee:	231b      	movs	r3, #27
 8006bf0:	2220      	movs	r2, #32
 8006bf2:	189b      	adds	r3, r3, r2
 8006bf4:	19db      	adds	r3, r3, r7
 8006bf6:	2210      	movs	r2, #16
 8006bf8:	701a      	strb	r2, [r3, #0]
 8006bfa:	e101      	b.n	8006e00 <UART_SetConfig+0x390>
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a71      	ldr	r2, [pc, #452]	@ (8006dc8 <UART_SetConfig+0x358>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d131      	bne.n	8006c6a <UART_SetConfig+0x1fa>
 8006c06:	4b6e      	ldr	r3, [pc, #440]	@ (8006dc0 <UART_SetConfig+0x350>)
 8006c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0a:	2230      	movs	r2, #48	@ 0x30
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	2b30      	cmp	r3, #48	@ 0x30
 8006c10:	d01d      	beq.n	8006c4e <UART_SetConfig+0x1de>
 8006c12:	d823      	bhi.n	8006c5c <UART_SetConfig+0x1ec>
 8006c14:	2b20      	cmp	r3, #32
 8006c16:	d00c      	beq.n	8006c32 <UART_SetConfig+0x1c2>
 8006c18:	d820      	bhi.n	8006c5c <UART_SetConfig+0x1ec>
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <UART_SetConfig+0x1b4>
 8006c1e:	2b10      	cmp	r3, #16
 8006c20:	d00e      	beq.n	8006c40 <UART_SetConfig+0x1d0>
 8006c22:	e01b      	b.n	8006c5c <UART_SetConfig+0x1ec>
 8006c24:	231b      	movs	r3, #27
 8006c26:	2220      	movs	r2, #32
 8006c28:	189b      	adds	r3, r3, r2
 8006c2a:	19db      	adds	r3, r3, r7
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]
 8006c30:	e0e6      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c32:	231b      	movs	r3, #27
 8006c34:	2220      	movs	r2, #32
 8006c36:	189b      	adds	r3, r3, r2
 8006c38:	19db      	adds	r3, r3, r7
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	e0df      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c40:	231b      	movs	r3, #27
 8006c42:	2220      	movs	r2, #32
 8006c44:	189b      	adds	r3, r3, r2
 8006c46:	19db      	adds	r3, r3, r7
 8006c48:	2204      	movs	r2, #4
 8006c4a:	701a      	strb	r2, [r3, #0]
 8006c4c:	e0d8      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c4e:	231b      	movs	r3, #27
 8006c50:	2220      	movs	r2, #32
 8006c52:	189b      	adds	r3, r3, r2
 8006c54:	19db      	adds	r3, r3, r7
 8006c56:	2208      	movs	r2, #8
 8006c58:	701a      	strb	r2, [r3, #0]
 8006c5a:	e0d1      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c5c:	231b      	movs	r3, #27
 8006c5e:	2220      	movs	r2, #32
 8006c60:	189b      	adds	r3, r3, r2
 8006c62:	19db      	adds	r3, r3, r7
 8006c64:	2210      	movs	r2, #16
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	e0ca      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a57      	ldr	r2, [pc, #348]	@ (8006dcc <UART_SetConfig+0x35c>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d106      	bne.n	8006c82 <UART_SetConfig+0x212>
 8006c74:	231b      	movs	r3, #27
 8006c76:	2220      	movs	r2, #32
 8006c78:	189b      	adds	r3, r3, r2
 8006c7a:	19db      	adds	r3, r3, r7
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	e0be      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a52      	ldr	r2, [pc, #328]	@ (8006dd0 <UART_SetConfig+0x360>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d106      	bne.n	8006c9a <UART_SetConfig+0x22a>
 8006c8c:	231b      	movs	r3, #27
 8006c8e:	2220      	movs	r2, #32
 8006c90:	189b      	adds	r3, r3, r2
 8006c92:	19db      	adds	r3, r3, r7
 8006c94:	2200      	movs	r2, #0
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e0b2      	b.n	8006e00 <UART_SetConfig+0x390>
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a4d      	ldr	r2, [pc, #308]	@ (8006dd4 <UART_SetConfig+0x364>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d106      	bne.n	8006cb2 <UART_SetConfig+0x242>
 8006ca4:	231b      	movs	r3, #27
 8006ca6:	2220      	movs	r2, #32
 8006ca8:	189b      	adds	r3, r3, r2
 8006caa:	19db      	adds	r3, r3, r7
 8006cac:	2200      	movs	r2, #0
 8006cae:	701a      	strb	r2, [r3, #0]
 8006cb0:	e0a6      	b.n	8006e00 <UART_SetConfig+0x390>
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a3e      	ldr	r2, [pc, #248]	@ (8006db0 <UART_SetConfig+0x340>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d13e      	bne.n	8006d3a <UART_SetConfig+0x2ca>
 8006cbc:	4b40      	ldr	r3, [pc, #256]	@ (8006dc0 <UART_SetConfig+0x350>)
 8006cbe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006cc0:	23c0      	movs	r3, #192	@ 0xc0
 8006cc2:	011b      	lsls	r3, r3, #4
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	22c0      	movs	r2, #192	@ 0xc0
 8006cc8:	0112      	lsls	r2, r2, #4
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d027      	beq.n	8006d1e <UART_SetConfig+0x2ae>
 8006cce:	22c0      	movs	r2, #192	@ 0xc0
 8006cd0:	0112      	lsls	r2, r2, #4
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d82a      	bhi.n	8006d2c <UART_SetConfig+0x2bc>
 8006cd6:	2280      	movs	r2, #128	@ 0x80
 8006cd8:	0112      	lsls	r2, r2, #4
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d011      	beq.n	8006d02 <UART_SetConfig+0x292>
 8006cde:	2280      	movs	r2, #128	@ 0x80
 8006ce0:	0112      	lsls	r2, r2, #4
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d822      	bhi.n	8006d2c <UART_SetConfig+0x2bc>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d004      	beq.n	8006cf4 <UART_SetConfig+0x284>
 8006cea:	2280      	movs	r2, #128	@ 0x80
 8006cec:	00d2      	lsls	r2, r2, #3
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00e      	beq.n	8006d10 <UART_SetConfig+0x2a0>
 8006cf2:	e01b      	b.n	8006d2c <UART_SetConfig+0x2bc>
 8006cf4:	231b      	movs	r3, #27
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	189b      	adds	r3, r3, r2
 8006cfa:	19db      	adds	r3, r3, r7
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	701a      	strb	r2, [r3, #0]
 8006d00:	e07e      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d02:	231b      	movs	r3, #27
 8006d04:	2220      	movs	r2, #32
 8006d06:	189b      	adds	r3, r3, r2
 8006d08:	19db      	adds	r3, r3, r7
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	701a      	strb	r2, [r3, #0]
 8006d0e:	e077      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d10:	231b      	movs	r3, #27
 8006d12:	2220      	movs	r2, #32
 8006d14:	189b      	adds	r3, r3, r2
 8006d16:	19db      	adds	r3, r3, r7
 8006d18:	2204      	movs	r2, #4
 8006d1a:	701a      	strb	r2, [r3, #0]
 8006d1c:	e070      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d1e:	231b      	movs	r3, #27
 8006d20:	2220      	movs	r2, #32
 8006d22:	189b      	adds	r3, r3, r2
 8006d24:	19db      	adds	r3, r3, r7
 8006d26:	2208      	movs	r2, #8
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	e069      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d2c:	231b      	movs	r3, #27
 8006d2e:	2220      	movs	r2, #32
 8006d30:	189b      	adds	r3, r3, r2
 8006d32:	19db      	adds	r3, r3, r7
 8006d34:	2210      	movs	r2, #16
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e062      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8006db4 <UART_SetConfig+0x344>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d157      	bne.n	8006df4 <UART_SetConfig+0x384>
 8006d44:	4b1e      	ldr	r3, [pc, #120]	@ (8006dc0 <UART_SetConfig+0x350>)
 8006d46:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d48:	23c0      	movs	r3, #192	@ 0xc0
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	22c0      	movs	r2, #192	@ 0xc0
 8006d50:	0092      	lsls	r2, r2, #2
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d040      	beq.n	8006dd8 <UART_SetConfig+0x368>
 8006d56:	22c0      	movs	r2, #192	@ 0xc0
 8006d58:	0092      	lsls	r2, r2, #2
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d843      	bhi.n	8006de6 <UART_SetConfig+0x376>
 8006d5e:	2280      	movs	r2, #128	@ 0x80
 8006d60:	0092      	lsls	r2, r2, #2
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d011      	beq.n	8006d8a <UART_SetConfig+0x31a>
 8006d66:	2280      	movs	r2, #128	@ 0x80
 8006d68:	0092      	lsls	r2, r2, #2
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d83b      	bhi.n	8006de6 <UART_SetConfig+0x376>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d004      	beq.n	8006d7c <UART_SetConfig+0x30c>
 8006d72:	2280      	movs	r2, #128	@ 0x80
 8006d74:	0052      	lsls	r2, r2, #1
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d00e      	beq.n	8006d98 <UART_SetConfig+0x328>
 8006d7a:	e034      	b.n	8006de6 <UART_SetConfig+0x376>
 8006d7c:	231b      	movs	r3, #27
 8006d7e:	2220      	movs	r2, #32
 8006d80:	189b      	adds	r3, r3, r2
 8006d82:	19db      	adds	r3, r3, r7
 8006d84:	2200      	movs	r2, #0
 8006d86:	701a      	strb	r2, [r3, #0]
 8006d88:	e03a      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d8a:	231b      	movs	r3, #27
 8006d8c:	2220      	movs	r2, #32
 8006d8e:	189b      	adds	r3, r3, r2
 8006d90:	19db      	adds	r3, r3, r7
 8006d92:	2202      	movs	r2, #2
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	e033      	b.n	8006e00 <UART_SetConfig+0x390>
 8006d98:	231b      	movs	r3, #27
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	189b      	adds	r3, r3, r2
 8006d9e:	19db      	adds	r3, r3, r7
 8006da0:	2204      	movs	r2, #4
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	e02c      	b.n	8006e00 <UART_SetConfig+0x390>
 8006da6:	46c0      	nop			@ (mov r8, r8)
 8006da8:	cfff69f3 	.word	0xcfff69f3
 8006dac:	ffffcfff 	.word	0xffffcfff
 8006db0:	40008000 	.word	0x40008000
 8006db4:	40008400 	.word	0x40008400
 8006db8:	11fff4ff 	.word	0x11fff4ff
 8006dbc:	40013800 	.word	0x40013800
 8006dc0:	40021000 	.word	0x40021000
 8006dc4:	40004400 	.word	0x40004400
 8006dc8:	40004800 	.word	0x40004800
 8006dcc:	40004c00 	.word	0x40004c00
 8006dd0:	40005000 	.word	0x40005000
 8006dd4:	40013c00 	.word	0x40013c00
 8006dd8:	231b      	movs	r3, #27
 8006dda:	2220      	movs	r2, #32
 8006ddc:	189b      	adds	r3, r3, r2
 8006dde:	19db      	adds	r3, r3, r7
 8006de0:	2208      	movs	r2, #8
 8006de2:	701a      	strb	r2, [r3, #0]
 8006de4:	e00c      	b.n	8006e00 <UART_SetConfig+0x390>
 8006de6:	231b      	movs	r3, #27
 8006de8:	2220      	movs	r2, #32
 8006dea:	189b      	adds	r3, r3, r2
 8006dec:	19db      	adds	r3, r3, r7
 8006dee:	2210      	movs	r2, #16
 8006df0:	701a      	strb	r2, [r3, #0]
 8006df2:	e005      	b.n	8006e00 <UART_SetConfig+0x390>
 8006df4:	231b      	movs	r3, #27
 8006df6:	2220      	movs	r2, #32
 8006df8:	189b      	adds	r3, r3, r2
 8006dfa:	19db      	adds	r3, r3, r7
 8006dfc:	2210      	movs	r2, #16
 8006dfe:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4ac1      	ldr	r2, [pc, #772]	@ (800710c <UART_SetConfig+0x69c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d005      	beq.n	8006e16 <UART_SetConfig+0x3a6>
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4ac0      	ldr	r2, [pc, #768]	@ (8007110 <UART_SetConfig+0x6a0>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d000      	beq.n	8006e16 <UART_SetConfig+0x3a6>
 8006e14:	e093      	b.n	8006f3e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e16:	231b      	movs	r3, #27
 8006e18:	2220      	movs	r2, #32
 8006e1a:	189b      	adds	r3, r3, r2
 8006e1c:	19db      	adds	r3, r3, r7
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	d015      	beq.n	8006e50 <UART_SetConfig+0x3e0>
 8006e24:	dc18      	bgt.n	8006e58 <UART_SetConfig+0x3e8>
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d00d      	beq.n	8006e46 <UART_SetConfig+0x3d6>
 8006e2a:	dc15      	bgt.n	8006e58 <UART_SetConfig+0x3e8>
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <UART_SetConfig+0x3c6>
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d005      	beq.n	8006e40 <UART_SetConfig+0x3d0>
 8006e34:	e010      	b.n	8006e58 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e36:	f7fd ff69 	bl	8004d0c <HAL_RCC_GetPCLK1Freq>
 8006e3a:	0003      	movs	r3, r0
 8006e3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e3e:	e014      	b.n	8006e6a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e40:	4bb4      	ldr	r3, [pc, #720]	@ (8007114 <UART_SetConfig+0x6a4>)
 8006e42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e44:	e011      	b.n	8006e6a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e46:	f7fd fed5 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8006e4a:	0003      	movs	r3, r0
 8006e4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e4e:	e00c      	b.n	8006e6a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e50:	2380      	movs	r3, #128	@ 0x80
 8006e52:	021b      	lsls	r3, r3, #8
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e56:	e008      	b.n	8006e6a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006e5c:	231a      	movs	r3, #26
 8006e5e:	2220      	movs	r2, #32
 8006e60:	189b      	adds	r3, r3, r2
 8006e62:	19db      	adds	r3, r3, r7
 8006e64:	2201      	movs	r2, #1
 8006e66:	701a      	strb	r2, [r3, #0]
        break;
 8006e68:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d100      	bne.n	8006e72 <UART_SetConfig+0x402>
 8006e70:	e135      	b.n	80070de <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e76:	4ba8      	ldr	r3, [pc, #672]	@ (8007118 <UART_SetConfig+0x6a8>)
 8006e78:	0052      	lsls	r2, r2, #1
 8006e7a:	5ad3      	ldrh	r3, [r2, r3]
 8006e7c:	0019      	movs	r1, r3
 8006e7e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006e80:	f7f9 f94a 	bl	8000118 <__udivsi3>
 8006e84:	0003      	movs	r3, r0
 8006e86:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	0013      	movs	r3, r2
 8006e8e:	005b      	lsls	r3, r3, #1
 8006e90:	189b      	adds	r3, r3, r2
 8006e92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d305      	bcc.n	8006ea4 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d906      	bls.n	8006eb2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006ea4:	231a      	movs	r3, #26
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	189b      	adds	r3, r3, r2
 8006eaa:	19db      	adds	r3, r3, r7
 8006eac:	2201      	movs	r2, #1
 8006eae:	701a      	strb	r2, [r3, #0]
 8006eb0:	e044      	b.n	8006f3c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	61fb      	str	r3, [r7, #28]
 8006eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ebe:	4b96      	ldr	r3, [pc, #600]	@ (8007118 <UART_SetConfig+0x6a8>)
 8006ec0:	0052      	lsls	r2, r2, #1
 8006ec2:	5ad3      	ldrh	r3, [r2, r3]
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	69b8      	ldr	r0, [r7, #24]
 8006ed0:	69f9      	ldr	r1, [r7, #28]
 8006ed2:	f7f9 fa97 	bl	8000404 <__aeabi_uldivmod>
 8006ed6:	0002      	movs	r2, r0
 8006ed8:	000b      	movs	r3, r1
 8006eda:	0e11      	lsrs	r1, r2, #24
 8006edc:	021d      	lsls	r5, r3, #8
 8006ede:	430d      	orrs	r5, r1
 8006ee0:	0214      	lsls	r4, r2, #8
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	60bb      	str	r3, [r7, #8]
 8006eea:	2300      	movs	r3, #0
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	68b8      	ldr	r0, [r7, #8]
 8006ef0:	68f9      	ldr	r1, [r7, #12]
 8006ef2:	1900      	adds	r0, r0, r4
 8006ef4:	4169      	adcs	r1, r5
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	2300      	movs	r3, #0
 8006efe:	607b      	str	r3, [r7, #4]
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f7f9 fa7e 	bl	8000404 <__aeabi_uldivmod>
 8006f08:	0002      	movs	r2, r0
 8006f0a:	000b      	movs	r3, r1
 8006f0c:	0013      	movs	r3, r2
 8006f0e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f12:	23c0      	movs	r3, #192	@ 0xc0
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d309      	bcc.n	8006f2e <UART_SetConfig+0x4be>
 8006f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f1c:	2380      	movs	r3, #128	@ 0x80
 8006f1e:	035b      	lsls	r3, r3, #13
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d204      	bcs.n	8006f2e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f2a:	60da      	str	r2, [r3, #12]
 8006f2c:	e006      	b.n	8006f3c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006f2e:	231a      	movs	r3, #26
 8006f30:	2220      	movs	r2, #32
 8006f32:	189b      	adds	r3, r3, r2
 8006f34:	19db      	adds	r3, r3, r7
 8006f36:	2201      	movs	r2, #1
 8006f38:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006f3a:	e0d0      	b.n	80070de <UART_SetConfig+0x66e>
 8006f3c:	e0cf      	b.n	80070de <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f40:	69da      	ldr	r2, [r3, #28]
 8006f42:	2380      	movs	r3, #128	@ 0x80
 8006f44:	021b      	lsls	r3, r3, #8
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d000      	beq.n	8006f4c <UART_SetConfig+0x4dc>
 8006f4a:	e070      	b.n	800702e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006f4c:	231b      	movs	r3, #27
 8006f4e:	2220      	movs	r2, #32
 8006f50:	189b      	adds	r3, r3, r2
 8006f52:	19db      	adds	r3, r3, r7
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	2b08      	cmp	r3, #8
 8006f58:	d015      	beq.n	8006f86 <UART_SetConfig+0x516>
 8006f5a:	dc18      	bgt.n	8006f8e <UART_SetConfig+0x51e>
 8006f5c:	2b04      	cmp	r3, #4
 8006f5e:	d00d      	beq.n	8006f7c <UART_SetConfig+0x50c>
 8006f60:	dc15      	bgt.n	8006f8e <UART_SetConfig+0x51e>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <UART_SetConfig+0x4fc>
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d005      	beq.n	8006f76 <UART_SetConfig+0x506>
 8006f6a:	e010      	b.n	8006f8e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f6c:	f7fd fece 	bl	8004d0c <HAL_RCC_GetPCLK1Freq>
 8006f70:	0003      	movs	r3, r0
 8006f72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f74:	e014      	b.n	8006fa0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f76:	4b67      	ldr	r3, [pc, #412]	@ (8007114 <UART_SetConfig+0x6a4>)
 8006f78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f7a:	e011      	b.n	8006fa0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f7c:	f7fd fe3a 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8006f80:	0003      	movs	r3, r0
 8006f82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f84:	e00c      	b.n	8006fa0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f86:	2380      	movs	r3, #128	@ 0x80
 8006f88:	021b      	lsls	r3, r3, #8
 8006f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f8c:	e008      	b.n	8006fa0 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006f92:	231a      	movs	r3, #26
 8006f94:	2220      	movs	r2, #32
 8006f96:	189b      	adds	r3, r3, r2
 8006f98:	19db      	adds	r3, r3, r7
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	701a      	strb	r2, [r3, #0]
        break;
 8006f9e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d100      	bne.n	8006fa8 <UART_SetConfig+0x538>
 8006fa6:	e09a      	b.n	80070de <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006faa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fac:	4b5a      	ldr	r3, [pc, #360]	@ (8007118 <UART_SetConfig+0x6a8>)
 8006fae:	0052      	lsls	r2, r2, #1
 8006fb0:	5ad3      	ldrh	r3, [r2, r3]
 8006fb2:	0019      	movs	r1, r3
 8006fb4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006fb6:	f7f9 f8af 	bl	8000118 <__udivsi3>
 8006fba:	0003      	movs	r3, r0
 8006fbc:	005a      	lsls	r2, r3, #1
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	085b      	lsrs	r3, r3, #1
 8006fc4:	18d2      	adds	r2, r2, r3
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	0019      	movs	r1, r3
 8006fcc:	0010      	movs	r0, r2
 8006fce:	f7f9 f8a3 	bl	8000118 <__udivsi3>
 8006fd2:	0003      	movs	r3, r0
 8006fd4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	2b0f      	cmp	r3, #15
 8006fda:	d921      	bls.n	8007020 <UART_SetConfig+0x5b0>
 8006fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fde:	2380      	movs	r3, #128	@ 0x80
 8006fe0:	025b      	lsls	r3, r3, #9
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d21c      	bcs.n	8007020 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	200e      	movs	r0, #14
 8006fec:	2420      	movs	r4, #32
 8006fee:	1903      	adds	r3, r0, r4
 8006ff0:	19db      	adds	r3, r3, r7
 8006ff2:	210f      	movs	r1, #15
 8006ff4:	438a      	bics	r2, r1
 8006ff6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffa:	085b      	lsrs	r3, r3, #1
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	2207      	movs	r2, #7
 8007000:	4013      	ands	r3, r2
 8007002:	b299      	uxth	r1, r3
 8007004:	1903      	adds	r3, r0, r4
 8007006:	19db      	adds	r3, r3, r7
 8007008:	1902      	adds	r2, r0, r4
 800700a:	19d2      	adds	r2, r2, r7
 800700c:	8812      	ldrh	r2, [r2, #0]
 800700e:	430a      	orrs	r2, r1
 8007010:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	1902      	adds	r2, r0, r4
 8007018:	19d2      	adds	r2, r2, r7
 800701a:	8812      	ldrh	r2, [r2, #0]
 800701c:	60da      	str	r2, [r3, #12]
 800701e:	e05e      	b.n	80070de <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007020:	231a      	movs	r3, #26
 8007022:	2220      	movs	r2, #32
 8007024:	189b      	adds	r3, r3, r2
 8007026:	19db      	adds	r3, r3, r7
 8007028:	2201      	movs	r2, #1
 800702a:	701a      	strb	r2, [r3, #0]
 800702c:	e057      	b.n	80070de <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800702e:	231b      	movs	r3, #27
 8007030:	2220      	movs	r2, #32
 8007032:	189b      	adds	r3, r3, r2
 8007034:	19db      	adds	r3, r3, r7
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	2b08      	cmp	r3, #8
 800703a:	d015      	beq.n	8007068 <UART_SetConfig+0x5f8>
 800703c:	dc18      	bgt.n	8007070 <UART_SetConfig+0x600>
 800703e:	2b04      	cmp	r3, #4
 8007040:	d00d      	beq.n	800705e <UART_SetConfig+0x5ee>
 8007042:	dc15      	bgt.n	8007070 <UART_SetConfig+0x600>
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <UART_SetConfig+0x5de>
 8007048:	2b02      	cmp	r3, #2
 800704a:	d005      	beq.n	8007058 <UART_SetConfig+0x5e8>
 800704c:	e010      	b.n	8007070 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800704e:	f7fd fe5d 	bl	8004d0c <HAL_RCC_GetPCLK1Freq>
 8007052:	0003      	movs	r3, r0
 8007054:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007056:	e014      	b.n	8007082 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007058:	4b2e      	ldr	r3, [pc, #184]	@ (8007114 <UART_SetConfig+0x6a4>)
 800705a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800705c:	e011      	b.n	8007082 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800705e:	f7fd fdc9 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8007062:	0003      	movs	r3, r0
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007066:	e00c      	b.n	8007082 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007068:	2380      	movs	r3, #128	@ 0x80
 800706a:	021b      	lsls	r3, r3, #8
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800706e:	e008      	b.n	8007082 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007070:	2300      	movs	r3, #0
 8007072:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007074:	231a      	movs	r3, #26
 8007076:	2220      	movs	r2, #32
 8007078:	189b      	adds	r3, r3, r2
 800707a:	19db      	adds	r3, r3, r7
 800707c:	2201      	movs	r2, #1
 800707e:	701a      	strb	r2, [r3, #0]
        break;
 8007080:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007084:	2b00      	cmp	r3, #0
 8007086:	d02a      	beq.n	80070de <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800708c:	4b22      	ldr	r3, [pc, #136]	@ (8007118 <UART_SetConfig+0x6a8>)
 800708e:	0052      	lsls	r2, r2, #1
 8007090:	5ad3      	ldrh	r3, [r2, r3]
 8007092:	0019      	movs	r1, r3
 8007094:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007096:	f7f9 f83f 	bl	8000118 <__udivsi3>
 800709a:	0003      	movs	r3, r0
 800709c:	001a      	movs	r2, r3
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	085b      	lsrs	r3, r3, #1
 80070a4:	18d2      	adds	r2, r2, r3
 80070a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	0019      	movs	r1, r3
 80070ac:	0010      	movs	r0, r2
 80070ae:	f7f9 f833 	bl	8000118 <__udivsi3>
 80070b2:	0003      	movs	r3, r0
 80070b4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b8:	2b0f      	cmp	r3, #15
 80070ba:	d90a      	bls.n	80070d2 <UART_SetConfig+0x662>
 80070bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070be:	2380      	movs	r3, #128	@ 0x80
 80070c0:	025b      	lsls	r3, r3, #9
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d205      	bcs.n	80070d2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	60da      	str	r2, [r3, #12]
 80070d0:	e005      	b.n	80070de <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80070d2:	231a      	movs	r3, #26
 80070d4:	2220      	movs	r2, #32
 80070d6:	189b      	adds	r3, r3, r2
 80070d8:	19db      	adds	r3, r3, r7
 80070da:	2201      	movs	r2, #1
 80070dc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	226a      	movs	r2, #106	@ 0x6a
 80070e2:	2101      	movs	r1, #1
 80070e4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80070e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e8:	2268      	movs	r2, #104	@ 0x68
 80070ea:	2101      	movs	r1, #1
 80070ec:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	2200      	movs	r2, #0
 80070f2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	2200      	movs	r2, #0
 80070f8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80070fa:	231a      	movs	r3, #26
 80070fc:	2220      	movs	r2, #32
 80070fe:	189b      	adds	r3, r3, r2
 8007100:	19db      	adds	r3, r3, r7
 8007102:	781b      	ldrb	r3, [r3, #0]
}
 8007104:	0018      	movs	r0, r3
 8007106:	46bd      	mov	sp, r7
 8007108:	b010      	add	sp, #64	@ 0x40
 800710a:	bdb0      	pop	{r4, r5, r7, pc}
 800710c:	40008000 	.word	0x40008000
 8007110:	40008400 	.word	0x40008400
 8007114:	00f42400 	.word	0x00f42400
 8007118:	0800d738 	.word	0x0800d738

0800711c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007128:	2208      	movs	r2, #8
 800712a:	4013      	ands	r3, r2
 800712c:	d00b      	beq.n	8007146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	4a4a      	ldr	r2, [pc, #296]	@ (8007260 <UART_AdvFeatureConfig+0x144>)
 8007136:	4013      	ands	r3, r2
 8007138:	0019      	movs	r1, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714a:	2201      	movs	r2, #1
 800714c:	4013      	ands	r3, r2
 800714e:	d00b      	beq.n	8007168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	4a43      	ldr	r2, [pc, #268]	@ (8007264 <UART_AdvFeatureConfig+0x148>)
 8007158:	4013      	ands	r3, r2
 800715a:	0019      	movs	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	2202      	movs	r2, #2
 800716e:	4013      	ands	r3, r2
 8007170:	d00b      	beq.n	800718a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	4a3b      	ldr	r2, [pc, #236]	@ (8007268 <UART_AdvFeatureConfig+0x14c>)
 800717a:	4013      	ands	r3, r2
 800717c:	0019      	movs	r1, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	2204      	movs	r2, #4
 8007190:	4013      	ands	r3, r2
 8007192:	d00b      	beq.n	80071ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	4a34      	ldr	r2, [pc, #208]	@ (800726c <UART_AdvFeatureConfig+0x150>)
 800719c:	4013      	ands	r3, r2
 800719e:	0019      	movs	r1, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	2210      	movs	r2, #16
 80071b2:	4013      	ands	r3, r2
 80071b4:	d00b      	beq.n	80071ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	4a2c      	ldr	r2, [pc, #176]	@ (8007270 <UART_AdvFeatureConfig+0x154>)
 80071be:	4013      	ands	r3, r2
 80071c0:	0019      	movs	r1, r3
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d2:	2220      	movs	r2, #32
 80071d4:	4013      	ands	r3, r2
 80071d6:	d00b      	beq.n	80071f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	4a25      	ldr	r2, [pc, #148]	@ (8007274 <UART_AdvFeatureConfig+0x158>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	0019      	movs	r1, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	2240      	movs	r2, #64	@ 0x40
 80071f6:	4013      	ands	r3, r2
 80071f8:	d01d      	beq.n	8007236 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	4a1d      	ldr	r2, [pc, #116]	@ (8007278 <UART_AdvFeatureConfig+0x15c>)
 8007202:	4013      	ands	r3, r2
 8007204:	0019      	movs	r1, r3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007216:	2380      	movs	r3, #128	@ 0x80
 8007218:	035b      	lsls	r3, r3, #13
 800721a:	429a      	cmp	r2, r3
 800721c:	d10b      	bne.n	8007236 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	4a15      	ldr	r2, [pc, #84]	@ (800727c <UART_AdvFeatureConfig+0x160>)
 8007226:	4013      	ands	r3, r2
 8007228:	0019      	movs	r1, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	430a      	orrs	r2, r1
 8007234:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723a:	2280      	movs	r2, #128	@ 0x80
 800723c:	4013      	ands	r3, r2
 800723e:	d00b      	beq.n	8007258 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	4a0e      	ldr	r2, [pc, #56]	@ (8007280 <UART_AdvFeatureConfig+0x164>)
 8007248:	4013      	ands	r3, r2
 800724a:	0019      	movs	r1, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	430a      	orrs	r2, r1
 8007256:	605a      	str	r2, [r3, #4]
  }
}
 8007258:	46c0      	nop			@ (mov r8, r8)
 800725a:	46bd      	mov	sp, r7
 800725c:	b002      	add	sp, #8
 800725e:	bd80      	pop	{r7, pc}
 8007260:	ffff7fff 	.word	0xffff7fff
 8007264:	fffdffff 	.word	0xfffdffff
 8007268:	fffeffff 	.word	0xfffeffff
 800726c:	fffbffff 	.word	0xfffbffff
 8007270:	ffffefff 	.word	0xffffefff
 8007274:	ffffdfff 	.word	0xffffdfff
 8007278:	ffefffff 	.word	0xffefffff
 800727c:	ff9fffff 	.word	0xff9fffff
 8007280:	fff7ffff 	.word	0xfff7ffff

08007284 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b092      	sub	sp, #72	@ 0x48
 8007288:	af02      	add	r7, sp, #8
 800728a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2290      	movs	r2, #144	@ 0x90
 8007290:	2100      	movs	r1, #0
 8007292:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007294:	f7fa f9e0 	bl	8001658 <HAL_GetTick>
 8007298:	0003      	movs	r3, r0
 800729a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2208      	movs	r2, #8
 80072a4:	4013      	ands	r3, r2
 80072a6:	2b08      	cmp	r3, #8
 80072a8:	d12d      	bne.n	8007306 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ac:	2280      	movs	r2, #128	@ 0x80
 80072ae:	0391      	lsls	r1, r2, #14
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	4a47      	ldr	r2, [pc, #284]	@ (80073d0 <UART_CheckIdleState+0x14c>)
 80072b4:	9200      	str	r2, [sp, #0]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f000 f88e 	bl	80073d8 <UART_WaitOnFlagUntilTimeout>
 80072bc:	1e03      	subs	r3, r0, #0
 80072be:	d022      	beq.n	8007306 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072c0:	f3ef 8310 	mrs	r3, PRIMASK
 80072c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072ca:	2301      	movs	r3, #1
 80072cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d0:	f383 8810 	msr	PRIMASK, r3
}
 80072d4:	46c0      	nop			@ (mov r8, r8)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2180      	movs	r1, #128	@ 0x80
 80072e2:	438a      	bics	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ec:	f383 8810 	msr	PRIMASK, r3
}
 80072f0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2288      	movs	r2, #136	@ 0x88
 80072f6:	2120      	movs	r1, #32
 80072f8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2284      	movs	r2, #132	@ 0x84
 80072fe:	2100      	movs	r1, #0
 8007300:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e060      	b.n	80073c8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2204      	movs	r2, #4
 800730e:	4013      	ands	r3, r2
 8007310:	2b04      	cmp	r3, #4
 8007312:	d146      	bne.n	80073a2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007316:	2280      	movs	r2, #128	@ 0x80
 8007318:	03d1      	lsls	r1, r2, #15
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	4a2c      	ldr	r2, [pc, #176]	@ (80073d0 <UART_CheckIdleState+0x14c>)
 800731e:	9200      	str	r2, [sp, #0]
 8007320:	2200      	movs	r2, #0
 8007322:	f000 f859 	bl	80073d8 <UART_WaitOnFlagUntilTimeout>
 8007326:	1e03      	subs	r3, r0, #0
 8007328:	d03b      	beq.n	80073a2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800732a:	f3ef 8310 	mrs	r3, PRIMASK
 800732e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007330:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007332:	637b      	str	r3, [r7, #52]	@ 0x34
 8007334:	2301      	movs	r3, #1
 8007336:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	f383 8810 	msr	PRIMASK, r3
}
 800733e:	46c0      	nop			@ (mov r8, r8)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4922      	ldr	r1, [pc, #136]	@ (80073d4 <UART_CheckIdleState+0x150>)
 800734c:	400a      	ands	r2, r1
 800734e:	601a      	str	r2, [r3, #0]
 8007350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007352:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f383 8810 	msr	PRIMASK, r3
}
 800735a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800735c:	f3ef 8310 	mrs	r3, PRIMASK
 8007360:	61bb      	str	r3, [r7, #24]
  return(result);
 8007362:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007364:	633b      	str	r3, [r7, #48]	@ 0x30
 8007366:	2301      	movs	r3, #1
 8007368:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	f383 8810 	msr	PRIMASK, r3
}
 8007370:	46c0      	nop			@ (mov r8, r8)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689a      	ldr	r2, [r3, #8]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2101      	movs	r1, #1
 800737e:	438a      	bics	r2, r1
 8007380:	609a      	str	r2, [r3, #8]
 8007382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007384:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007386:	6a3b      	ldr	r3, [r7, #32]
 8007388:	f383 8810 	msr	PRIMASK, r3
}
 800738c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	228c      	movs	r2, #140	@ 0x8c
 8007392:	2120      	movs	r1, #32
 8007394:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2284      	movs	r2, #132	@ 0x84
 800739a:	2100      	movs	r1, #0
 800739c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e012      	b.n	80073c8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2288      	movs	r2, #136	@ 0x88
 80073a6:	2120      	movs	r1, #32
 80073a8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	228c      	movs	r2, #140	@ 0x8c
 80073ae:	2120      	movs	r1, #32
 80073b0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2284      	movs	r2, #132	@ 0x84
 80073c2:	2100      	movs	r1, #0
 80073c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	0018      	movs	r0, r3
 80073ca:	46bd      	mov	sp, r7
 80073cc:	b010      	add	sp, #64	@ 0x40
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	01ffffff 	.word	0x01ffffff
 80073d4:	fffffedf 	.word	0xfffffedf

080073d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	603b      	str	r3, [r7, #0]
 80073e4:	1dfb      	adds	r3, r7, #7
 80073e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073e8:	e051      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	3301      	adds	r3, #1
 80073ee:	d04e      	beq.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073f0:	f7fa f932 	bl	8001658 <HAL_GetTick>
 80073f4:	0002      	movs	r2, r0
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d302      	bcc.n	8007406 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d101      	bne.n	800740a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e051      	b.n	80074ae <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2204      	movs	r2, #4
 8007412:	4013      	ands	r3, r2
 8007414:	d03b      	beq.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	2b80      	cmp	r3, #128	@ 0x80
 800741a:	d038      	beq.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2b40      	cmp	r3, #64	@ 0x40
 8007420:	d035      	beq.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69db      	ldr	r3, [r3, #28]
 8007428:	2208      	movs	r2, #8
 800742a:	4013      	ands	r3, r2
 800742c:	2b08      	cmp	r3, #8
 800742e:	d111      	bne.n	8007454 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2208      	movs	r2, #8
 8007436:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	0018      	movs	r0, r3
 800743c:	f000 f83c 	bl	80074b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2290      	movs	r2, #144	@ 0x90
 8007444:	2108      	movs	r1, #8
 8007446:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2284      	movs	r2, #132	@ 0x84
 800744c:	2100      	movs	r1, #0
 800744e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e02c      	b.n	80074ae <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	69da      	ldr	r2, [r3, #28]
 800745a:	2380      	movs	r3, #128	@ 0x80
 800745c:	011b      	lsls	r3, r3, #4
 800745e:	401a      	ands	r2, r3
 8007460:	2380      	movs	r3, #128	@ 0x80
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	429a      	cmp	r2, r3
 8007466:	d112      	bne.n	800748e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2280      	movs	r2, #128	@ 0x80
 800746e:	0112      	lsls	r2, r2, #4
 8007470:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	0018      	movs	r0, r3
 8007476:	f000 f81f 	bl	80074b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2290      	movs	r2, #144	@ 0x90
 800747e:	2120      	movs	r1, #32
 8007480:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2284      	movs	r2, #132	@ 0x84
 8007486:	2100      	movs	r1, #0
 8007488:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e00f      	b.n	80074ae <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	69db      	ldr	r3, [r3, #28]
 8007494:	68ba      	ldr	r2, [r7, #8]
 8007496:	4013      	ands	r3, r2
 8007498:	68ba      	ldr	r2, [r7, #8]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	425a      	negs	r2, r3
 800749e:	4153      	adcs	r3, r2
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	001a      	movs	r2, r3
 80074a4:	1dfb      	adds	r3, r7, #7
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d09e      	beq.n	80073ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	0018      	movs	r0, r3
 80074b0:	46bd      	mov	sp, r7
 80074b2:	b004      	add	sp, #16
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b08e      	sub	sp, #56	@ 0x38
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074c0:	f3ef 8310 	mrs	r3, PRIMASK
 80074c4:	617b      	str	r3, [r7, #20]
  return(result);
 80074c6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ca:	2301      	movs	r3, #1
 80074cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	f383 8810 	msr	PRIMASK, r3
}
 80074d4:	46c0      	nop			@ (mov r8, r8)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4926      	ldr	r1, [pc, #152]	@ (800757c <UART_EndRxTransfer+0xc4>)
 80074e2:	400a      	ands	r2, r1
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	f383 8810 	msr	PRIMASK, r3
}
 80074f0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074f2:	f3ef 8310 	mrs	r3, PRIMASK
 80074f6:	623b      	str	r3, [r7, #32]
  return(result);
 80074f8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80074fc:	2301      	movs	r3, #1
 80074fe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007502:	f383 8810 	msr	PRIMASK, r3
}
 8007506:	46c0      	nop			@ (mov r8, r8)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689a      	ldr	r2, [r3, #8]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	491b      	ldr	r1, [pc, #108]	@ (8007580 <UART_EndRxTransfer+0xc8>)
 8007514:	400a      	ands	r2, r1
 8007516:	609a      	str	r2, [r3, #8]
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800751c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800751e:	f383 8810 	msr	PRIMASK, r3
}
 8007522:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007528:	2b01      	cmp	r3, #1
 800752a:	d118      	bne.n	800755e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800752c:	f3ef 8310 	mrs	r3, PRIMASK
 8007530:	60bb      	str	r3, [r7, #8]
  return(result);
 8007532:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007534:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007536:	2301      	movs	r3, #1
 8007538:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f383 8810 	msr	PRIMASK, r3
}
 8007540:	46c0      	nop			@ (mov r8, r8)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2110      	movs	r1, #16
 800754e:	438a      	bics	r2, r1
 8007550:	601a      	str	r2, [r3, #0]
 8007552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007554:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	f383 8810 	msr	PRIMASK, r3
}
 800755c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	228c      	movs	r2, #140	@ 0x8c
 8007562:	2120      	movs	r1, #32
 8007564:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007572:	46c0      	nop			@ (mov r8, r8)
 8007574:	46bd      	mov	sp, r7
 8007576:	b00e      	add	sp, #56	@ 0x38
 8007578:	bd80      	pop	{r7, pc}
 800757a:	46c0      	nop			@ (mov r8, r8)
 800757c:	fffffedf 	.word	0xfffffedf
 8007580:	effffffe 	.word	0xeffffffe

08007584 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007590:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	225e      	movs	r2, #94	@ 0x5e
 8007596:	2100      	movs	r1, #0
 8007598:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2256      	movs	r2, #86	@ 0x56
 800759e:	2100      	movs	r1, #0
 80075a0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	0018      	movs	r0, r3
 80075a6:	f7ff fa4f 	bl	8006a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075aa:	46c0      	nop			@ (mov r8, r8)
 80075ac:	46bd      	mov	sp, r7
 80075ae:	b004      	add	sp, #16
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b086      	sub	sp, #24
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ba:	f3ef 8310 	mrs	r3, PRIMASK
 80075be:	60bb      	str	r3, [r7, #8]
  return(result);
 80075c0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075c2:	617b      	str	r3, [r7, #20]
 80075c4:	2301      	movs	r3, #1
 80075c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f383 8810 	msr	PRIMASK, r3
}
 80075ce:	46c0      	nop			@ (mov r8, r8)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2140      	movs	r1, #64	@ 0x40
 80075dc:	438a      	bics	r2, r1
 80075de:	601a      	str	r2, [r3, #0]
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f383 8810 	msr	PRIMASK, r3
}
 80075ea:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2288      	movs	r2, #136	@ 0x88
 80075f0:	2120      	movs	r1, #32
 80075f2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	0018      	movs	r0, r3
 80075fe:	f7ff fa1b 	bl	8006a38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007602:	46c0      	nop			@ (mov r8, r8)
 8007604:	46bd      	mov	sp, r7
 8007606:	b006      	add	sp, #24
 8007608:	bd80      	pop	{r7, pc}

0800760a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b082      	sub	sp, #8
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007612:	46c0      	nop			@ (mov r8, r8)
 8007614:	46bd      	mov	sp, r7
 8007616:	b002      	add	sp, #8
 8007618:	bd80      	pop	{r7, pc}

0800761a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b082      	sub	sp, #8
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007622:	46c0      	nop			@ (mov r8, r8)
 8007624:	46bd      	mov	sp, r7
 8007626:	b002      	add	sp, #8
 8007628:	bd80      	pop	{r7, pc}

0800762a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800762a:	b580      	push	{r7, lr}
 800762c:	b082      	sub	sp, #8
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007632:	46c0      	nop			@ (mov r8, r8)
 8007634:	46bd      	mov	sp, r7
 8007636:	b002      	add	sp, #8
 8007638:	bd80      	pop	{r7, pc}
	...

0800763c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2284      	movs	r2, #132	@ 0x84
 8007648:	5c9b      	ldrb	r3, [r3, r2]
 800764a:	2b01      	cmp	r3, #1
 800764c:	d101      	bne.n	8007652 <HAL_UARTEx_DisableFifoMode+0x16>
 800764e:	2302      	movs	r3, #2
 8007650:	e027      	b.n	80076a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2284      	movs	r2, #132	@ 0x84
 8007656:	2101      	movs	r1, #1
 8007658:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2288      	movs	r2, #136	@ 0x88
 800765e:	2124      	movs	r1, #36	@ 0x24
 8007660:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2101      	movs	r1, #1
 8007676:	438a      	bics	r2, r1
 8007678:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	4a0b      	ldr	r2, [pc, #44]	@ (80076ac <HAL_UARTEx_DisableFifoMode+0x70>)
 800767e:	4013      	ands	r3, r2
 8007680:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2288      	movs	r2, #136	@ 0x88
 8007694:	2120      	movs	r1, #32
 8007696:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2284      	movs	r2, #132	@ 0x84
 800769c:	2100      	movs	r1, #0
 800769e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	0018      	movs	r0, r3
 80076a4:	46bd      	mov	sp, r7
 80076a6:	b004      	add	sp, #16
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	46c0      	nop			@ (mov r8, r8)
 80076ac:	dfffffff 	.word	0xdfffffff

080076b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2284      	movs	r2, #132	@ 0x84
 80076be:	5c9b      	ldrb	r3, [r3, r2]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e02e      	b.n	8007726 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2284      	movs	r2, #132	@ 0x84
 80076cc:	2101      	movs	r1, #1
 80076ce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2288      	movs	r2, #136	@ 0x88
 80076d4:	2124      	movs	r1, #36	@ 0x24
 80076d6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2101      	movs	r1, #1
 80076ec:	438a      	bics	r2, r1
 80076ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	00db      	lsls	r3, r3, #3
 80076f8:	08d9      	lsrs	r1, r3, #3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	430a      	orrs	r2, r1
 8007702:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	0018      	movs	r0, r3
 8007708:	f000 f854 	bl	80077b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2288      	movs	r2, #136	@ 0x88
 8007718:	2120      	movs	r1, #32
 800771a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2284      	movs	r2, #132	@ 0x84
 8007720:	2100      	movs	r1, #0
 8007722:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	0018      	movs	r0, r3
 8007728:	46bd      	mov	sp, r7
 800772a:	b004      	add	sp, #16
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2284      	movs	r2, #132	@ 0x84
 800773e:	5c9b      	ldrb	r3, [r3, r2]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d101      	bne.n	8007748 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007744:	2302      	movs	r3, #2
 8007746:	e02f      	b.n	80077a8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2284      	movs	r2, #132	@ 0x84
 800774c:	2101      	movs	r1, #1
 800774e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2288      	movs	r2, #136	@ 0x88
 8007754:	2124      	movs	r1, #36	@ 0x24
 8007756:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2101      	movs	r1, #1
 800776c:	438a      	bics	r2, r1
 800776e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	4a0e      	ldr	r2, [pc, #56]	@ (80077b0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007778:	4013      	ands	r3, r2
 800777a:	0019      	movs	r1, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	683a      	ldr	r2, [r7, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	0018      	movs	r0, r3
 800778a:	f000 f813 	bl	80077b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2288      	movs	r2, #136	@ 0x88
 800779a:	2120      	movs	r1, #32
 800779c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2284      	movs	r2, #132	@ 0x84
 80077a2:	2100      	movs	r1, #0
 80077a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	0018      	movs	r0, r3
 80077aa:	46bd      	mov	sp, r7
 80077ac:	b004      	add	sp, #16
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	f1ffffff 	.word	0xf1ffffff

080077b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d108      	bne.n	80077d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	226a      	movs	r2, #106	@ 0x6a
 80077c8:	2101      	movs	r1, #1
 80077ca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2268      	movs	r2, #104	@ 0x68
 80077d0:	2101      	movs	r1, #1
 80077d2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077d4:	e043      	b.n	800785e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077d6:	260f      	movs	r6, #15
 80077d8:	19bb      	adds	r3, r7, r6
 80077da:	2208      	movs	r2, #8
 80077dc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80077de:	200e      	movs	r0, #14
 80077e0:	183b      	adds	r3, r7, r0
 80077e2:	2208      	movs	r2, #8
 80077e4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	0e5b      	lsrs	r3, r3, #25
 80077ee:	b2da      	uxtb	r2, r3
 80077f0:	240d      	movs	r4, #13
 80077f2:	193b      	adds	r3, r7, r4
 80077f4:	2107      	movs	r1, #7
 80077f6:	400a      	ands	r2, r1
 80077f8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	0f5b      	lsrs	r3, r3, #29
 8007802:	b2da      	uxtb	r2, r3
 8007804:	250c      	movs	r5, #12
 8007806:	197b      	adds	r3, r7, r5
 8007808:	2107      	movs	r1, #7
 800780a:	400a      	ands	r2, r1
 800780c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800780e:	183b      	adds	r3, r7, r0
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	197a      	adds	r2, r7, r5
 8007814:	7812      	ldrb	r2, [r2, #0]
 8007816:	4914      	ldr	r1, [pc, #80]	@ (8007868 <UARTEx_SetNbDataToProcess+0xb4>)
 8007818:	5c8a      	ldrb	r2, [r1, r2]
 800781a:	435a      	muls	r2, r3
 800781c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800781e:	197b      	adds	r3, r7, r5
 8007820:	781b      	ldrb	r3, [r3, #0]
 8007822:	4a12      	ldr	r2, [pc, #72]	@ (800786c <UARTEx_SetNbDataToProcess+0xb8>)
 8007824:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007826:	0019      	movs	r1, r3
 8007828:	f7f8 fd00 	bl	800022c <__divsi3>
 800782c:	0003      	movs	r3, r0
 800782e:	b299      	uxth	r1, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	226a      	movs	r2, #106	@ 0x6a
 8007834:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007836:	19bb      	adds	r3, r7, r6
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	193a      	adds	r2, r7, r4
 800783c:	7812      	ldrb	r2, [r2, #0]
 800783e:	490a      	ldr	r1, [pc, #40]	@ (8007868 <UARTEx_SetNbDataToProcess+0xb4>)
 8007840:	5c8a      	ldrb	r2, [r1, r2]
 8007842:	435a      	muls	r2, r3
 8007844:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007846:	193b      	adds	r3, r7, r4
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	4a08      	ldr	r2, [pc, #32]	@ (800786c <UARTEx_SetNbDataToProcess+0xb8>)
 800784c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800784e:	0019      	movs	r1, r3
 8007850:	f7f8 fcec 	bl	800022c <__divsi3>
 8007854:	0003      	movs	r3, r0
 8007856:	b299      	uxth	r1, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2268      	movs	r2, #104	@ 0x68
 800785c:	5299      	strh	r1, [r3, r2]
}
 800785e:	46c0      	nop			@ (mov r8, r8)
 8007860:	46bd      	mov	sp, r7
 8007862:	b005      	add	sp, #20
 8007864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007866:	46c0      	nop			@ (mov r8, r8)
 8007868:	0800d750 	.word	0x0800d750
 800786c:	0800d758 	.word	0x0800d758

08007870 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800787e:	4b05      	ldr	r3, [pc, #20]	@ (8007894 <USB_EnableGlobalInt+0x24>)
 8007880:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	0018      	movs	r0, r3
 800788c:	46bd      	mov	sp, r7
 800788e:	b004      	add	sp, #16
 8007890:	bd80      	pop	{r7, pc}
 8007892:	46c0      	nop			@ (mov r8, r8)
 8007894:	0000bf80 	.word	0x0000bf80

08007898 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80078a0:	4b06      	ldr	r3, [pc, #24]	@ (80078bc <USB_DisableGlobalInt+0x24>)
 80078a2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	43d2      	mvns	r2, r2
 80078ac:	401a      	ands	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078b2:	2300      	movs	r3, #0
}
 80078b4:	0018      	movs	r0, r3
 80078b6:	46bd      	mov	sp, r7
 80078b8:	b004      	add	sp, #16
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	0000bf80 	.word	0x0000bf80

080078c0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b082      	sub	sp, #8
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	000a      	movs	r2, r1
 80078ca:	1cfb      	adds	r3, r7, #3
 80078cc:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 80078ce:	1cfb      	adds	r3, r7, #3
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d106      	bne.n	80078e4 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078da:	005b      	lsls	r3, r3, #1
 80078dc:	085a      	lsrs	r2, r3, #1
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80078e2:	e00d      	b.n	8007900 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 80078e4:	1cfb      	adds	r3, r7, #3
 80078e6:	781b      	ldrb	r3, [r3, #0]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d107      	bne.n	80078fc <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f0:	2280      	movs	r2, #128	@ 0x80
 80078f2:	0612      	lsls	r2, r2, #24
 80078f4:	431a      	orrs	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80078fa:	e001      	b.n	8007900 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e000      	b.n	8007902 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	0018      	movs	r0, r3
 8007904:	46bd      	mov	sp, r7
 8007906:	b002      	add	sp, #8
 8007908:	bd80      	pop	{r7, pc}

0800790a <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800790a:	b084      	sub	sp, #16
 800790c:	b5b0      	push	{r4, r5, r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	2004      	movs	r0, #4
 8007916:	2420      	movs	r4, #32
 8007918:	1900      	adds	r0, r0, r4
 800791a:	19c0      	adds	r0, r0, r7
 800791c:	6001      	str	r1, [r0, #0]
 800791e:	6042      	str	r2, [r0, #4]
 8007920:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800792c:	2201      	movs	r2, #1
 800792e:	4393      	bics	r3, r2
 8007930:	001a      	movs	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8007936:	250f      	movs	r5, #15
 8007938:	197c      	adds	r4, r7, r5
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2100      	movs	r1, #0
 800793e:	0018      	movs	r0, r3
 8007940:	f7ff ffbe 	bl	80078c0 <USB_SetCurrentMode>
 8007944:	0003      	movs	r3, r0
 8007946:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800794e:	197b      	adds	r3, r7, r5
 8007950:	781b      	ldrb	r3, [r3, #0]
}
 8007952:	0018      	movs	r0, r3
 8007954:	46bd      	mov	sp, r7
 8007956:	b004      	add	sp, #16
 8007958:	bcb0      	pop	{r4, r5, r7}
 800795a:	bc08      	pop	{r3}
 800795c:	b004      	add	sp, #16
 800795e:	4718      	bx	r3

08007960 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b09e      	sub	sp, #120	@ 0x78
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800796a:	2377      	movs	r3, #119	@ 0x77
 800796c:	18fb      	adds	r3, r7, r3
 800796e:	2200      	movs	r2, #0
 8007970:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	18d3      	adds	r3, r2, r3
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4adc      	ldr	r2, [pc, #880]	@ (8007cf0 <USB_ActivateEndpoint+0x390>)
 8007980:	4013      	ands	r3, r2
 8007982:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	78db      	ldrb	r3, [r3, #3]
 8007988:	2b03      	cmp	r3, #3
 800798a:	d00e      	beq.n	80079aa <USB_ActivateEndpoint+0x4a>
 800798c:	dc19      	bgt.n	80079c2 <USB_ActivateEndpoint+0x62>
 800798e:	2b02      	cmp	r3, #2
 8007990:	d01c      	beq.n	80079cc <USB_ActivateEndpoint+0x6c>
 8007992:	dc16      	bgt.n	80079c2 <USB_ActivateEndpoint+0x62>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d002      	beq.n	800799e <USB_ActivateEndpoint+0x3e>
 8007998:	2b01      	cmp	r3, #1
 800799a:	d00c      	beq.n	80079b6 <USB_ActivateEndpoint+0x56>
 800799c:	e011      	b.n	80079c2 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800799e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079a0:	2280      	movs	r2, #128	@ 0x80
 80079a2:	0092      	lsls	r2, r2, #2
 80079a4:	4313      	orrs	r3, r2
 80079a6:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079a8:	e011      	b.n	80079ce <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80079aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079ac:	22c0      	movs	r2, #192	@ 0xc0
 80079ae:	00d2      	lsls	r2, r2, #3
 80079b0:	4313      	orrs	r3, r2
 80079b2:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079b4:	e00b      	b.n	80079ce <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80079b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079b8:	2280      	movs	r2, #128	@ 0x80
 80079ba:	00d2      	lsls	r2, r2, #3
 80079bc:	4313      	orrs	r3, r2
 80079be:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079c0:	e005      	b.n	80079ce <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 80079c2:	2377      	movs	r3, #119	@ 0x77
 80079c4:	18fb      	adds	r3, r7, r3
 80079c6:	2201      	movs	r2, #1
 80079c8:	701a      	strb	r2, [r3, #0]
      break;
 80079ca:	e000      	b.n	80079ce <USB_ActivateEndpoint+0x6e>
      break;
 80079cc:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	18d3      	adds	r3, r2, r3
 80079d8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80079da:	49c6      	ldr	r1, [pc, #792]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 80079dc:	430a      	orrs	r2, r1
 80079de:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	18d3      	adds	r3, r2, r3
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4ac2      	ldr	r2, [pc, #776]	@ (8007cf8 <USB_ActivateEndpoint+0x398>)
 80079ee:	4013      	ands	r3, r2
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	7812      	ldrb	r2, [r2, #0]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	18d3      	adds	r3, r2, r3
 8007a02:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a04:	49bb      	ldr	r1, [pc, #748]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 8007a06:	430a      	orrs	r2, r1
 8007a08:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	7b1b      	ldrb	r3, [r3, #12]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d000      	beq.n	8007a14 <USB_ActivateEndpoint+0xb4>
 8007a12:	e155      	b.n	8007cc0 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	785b      	ldrb	r3, [r3, #1]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d06e      	beq.n	8007afa <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	00db      	lsls	r3, r3, #3
 8007a22:	4ab6      	ldr	r2, [pc, #728]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007a24:	4694      	mov	ip, r2
 8007a26:	4463      	add	r3, ip
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	00db      	lsls	r3, r3, #3
 8007a30:	49b2      	ldr	r1, [pc, #712]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007a32:	468c      	mov	ip, r1
 8007a34:	4463      	add	r3, ip
 8007a36:	0c12      	lsrs	r2, r2, #16
 8007a38:	0412      	lsls	r2, r2, #16
 8007a3a:	601a      	str	r2, [r3, #0]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	00db      	lsls	r3, r3, #3
 8007a42:	4aae      	ldr	r2, [pc, #696]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007a44:	4694      	mov	ip, r2
 8007a46:	4463      	add	r3, ip
 8007a48:	6819      	ldr	r1, [r3, #0]
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	88db      	ldrh	r3, [r3, #6]
 8007a4e:	089b      	lsrs	r3, r3, #2
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	009a      	lsls	r2, r3, #2
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	00db      	lsls	r3, r3, #3
 8007a5a:	48a8      	ldr	r0, [pc, #672]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007a5c:	4684      	mov	ip, r0
 8007a5e:	4463      	add	r3, ip
 8007a60:	430a      	orrs	r2, r1
 8007a62:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	18d3      	adds	r3, r2, r3
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	61bb      	str	r3, [r7, #24]
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	2240      	movs	r2, #64	@ 0x40
 8007a76:	4013      	ands	r3, r2
 8007a78:	d011      	beq.n	8007a9e <USB_ActivateEndpoint+0x13e>
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	18d3      	adds	r3, r2, r3
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a9c      	ldr	r2, [pc, #624]	@ (8007cf8 <USB_ActivateEndpoint+0x398>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	18d3      	adds	r3, r2, r3
 8007a96:	697a      	ldr	r2, [r7, #20]
 8007a98:	4999      	ldr	r1, [pc, #612]	@ (8007d00 <USB_ActivateEndpoint+0x3a0>)
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	78db      	ldrb	r3, [r3, #3]
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d016      	beq.n	8007ad4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	18d3      	adds	r3, r2, r3
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a94      	ldr	r2, [pc, #592]	@ (8007d04 <USB_ActivateEndpoint+0x3a4>)
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2220      	movs	r2, #32
 8007abc:	4053      	eors	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	18d3      	adds	r3, r2, r3
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	4989      	ldr	r1, [pc, #548]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	601a      	str	r2, [r3, #0]
 8007ad2:	e261      	b.n	8007f98 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	18d3      	adds	r3, r2, r3
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a88      	ldr	r2, [pc, #544]	@ (8007d04 <USB_ActivateEndpoint+0x3a4>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	18d3      	adds	r3, r2, r3
 8007af0:	693a      	ldr	r2, [r7, #16]
 8007af2:	4980      	ldr	r1, [pc, #512]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 8007af4:	430a      	orrs	r2, r1
 8007af6:	601a      	str	r2, [r3, #0]
 8007af8:	e24e      	b.n	8007f98 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	00db      	lsls	r3, r3, #3
 8007b00:	4a7e      	ldr	r2, [pc, #504]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b02:	4694      	mov	ip, r2
 8007b04:	4463      	add	r3, ip
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	00db      	lsls	r3, r3, #3
 8007b0e:	497b      	ldr	r1, [pc, #492]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b10:	468c      	mov	ip, r1
 8007b12:	4463      	add	r3, ip
 8007b14:	0c12      	lsrs	r2, r2, #16
 8007b16:	0412      	lsls	r2, r2, #16
 8007b18:	605a      	str	r2, [r3, #4]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	00db      	lsls	r3, r3, #3
 8007b20:	4a76      	ldr	r2, [pc, #472]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b22:	4694      	mov	ip, r2
 8007b24:	4463      	add	r3, ip
 8007b26:	6859      	ldr	r1, [r3, #4]
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	88db      	ldrh	r3, [r3, #6]
 8007b2c:	089b      	lsrs	r3, r3, #2
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	009a      	lsls	r2, r3, #2
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	4870      	ldr	r0, [pc, #448]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b3a:	4684      	mov	ip, r0
 8007b3c:	4463      	add	r3, ip
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	00db      	lsls	r3, r3, #3
 8007b48:	4a6c      	ldr	r2, [pc, #432]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b4a:	4694      	mov	ip, r2
 8007b4c:	4463      	add	r3, ip
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	00db      	lsls	r3, r3, #3
 8007b56:	4969      	ldr	r1, [pc, #420]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b58:	468c      	mov	ip, r1
 8007b5a:	4463      	add	r3, ip
 8007b5c:	0192      	lsls	r2, r2, #6
 8007b5e:	0992      	lsrs	r2, r2, #6
 8007b60:	605a      	str	r2, [r3, #4]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b68:	d920      	bls.n	8007bac <USB_ActivateEndpoint+0x24c>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	095b      	lsrs	r3, r3, #5
 8007b70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	221f      	movs	r2, #31
 8007b78:	4013      	ands	r3, r2
 8007b7a:	d102      	bne.n	8007b82 <USB_ActivateEndpoint+0x222>
 8007b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	00db      	lsls	r3, r3, #3
 8007b88:	4a5c      	ldr	r2, [pc, #368]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b8a:	4694      	mov	ip, r2
 8007b8c:	4463      	add	r3, ip
 8007b8e:	685a      	ldr	r2, [r3, #4]
 8007b90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b92:	069b      	lsls	r3, r3, #26
 8007b94:	431a      	orrs	r2, r3
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	00db      	lsls	r3, r3, #3
 8007b9c:	4957      	ldr	r1, [pc, #348]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007b9e:	468c      	mov	ip, r1
 8007ba0:	4463      	add	r3, ip
 8007ba2:	2180      	movs	r1, #128	@ 0x80
 8007ba4:	0609      	lsls	r1, r1, #24
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]
 8007baa:	e032      	b.n	8007c12 <USB_ActivateEndpoint+0x2b2>
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d111      	bne.n	8007bd8 <USB_ActivateEndpoint+0x278>
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	00db      	lsls	r3, r3, #3
 8007bba:	4a50      	ldr	r2, [pc, #320]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007bbc:	4694      	mov	ip, r2
 8007bbe:	4463      	add	r3, ip
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	00db      	lsls	r3, r3, #3
 8007bc8:	494c      	ldr	r1, [pc, #304]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007bca:	468c      	mov	ip, r1
 8007bcc:	4463      	add	r3, ip
 8007bce:	2180      	movs	r1, #128	@ 0x80
 8007bd0:	0609      	lsls	r1, r1, #24
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	605a      	str	r2, [r3, #4]
 8007bd6:	e01c      	b.n	8007c12 <USB_ActivateEndpoint+0x2b2>
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	085b      	lsrs	r3, r3, #1
 8007bde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2201      	movs	r2, #1
 8007be6:	4013      	ands	r3, r2
 8007be8:	d002      	beq.n	8007bf0 <USB_ActivateEndpoint+0x290>
 8007bea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bec:	3301      	adds	r3, #1
 8007bee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	00db      	lsls	r3, r3, #3
 8007bf6:	4a41      	ldr	r2, [pc, #260]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007bf8:	4694      	mov	ip, r2
 8007bfa:	4463      	add	r3, ip
 8007bfc:	6859      	ldr	r1, [r3, #4]
 8007bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c00:	069a      	lsls	r2, r3, #26
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	00db      	lsls	r3, r3, #3
 8007c08:	483c      	ldr	r0, [pc, #240]	@ (8007cfc <USB_ActivateEndpoint+0x39c>)
 8007c0a:	4684      	mov	ip, r0
 8007c0c:	4463      	add	r3, ip
 8007c0e:	430a      	orrs	r2, r1
 8007c10:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	18d3      	adds	r3, r2, r3
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c22:	2380      	movs	r3, #128	@ 0x80
 8007c24:	01db      	lsls	r3, r3, #7
 8007c26:	4013      	ands	r3, r2
 8007c28:	d011      	beq.n	8007c4e <USB_ActivateEndpoint+0x2ee>
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	18d3      	adds	r3, r2, r3
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a30      	ldr	r2, [pc, #192]	@ (8007cf8 <USB_ActivateEndpoint+0x398>)
 8007c38:	4013      	ands	r3, r2
 8007c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	18d3      	adds	r3, r2, r3
 8007c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c48:	492f      	ldr	r1, [pc, #188]	@ (8007d08 <USB_ActivateEndpoint+0x3a8>)
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d11c      	bne.n	8007c90 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	18d3      	adds	r3, r2, r3
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a2a      	ldr	r2, [pc, #168]	@ (8007d0c <USB_ActivateEndpoint+0x3ac>)
 8007c64:	4013      	ands	r3, r2
 8007c66:	61fb      	str	r3, [r7, #28]
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	2280      	movs	r2, #128	@ 0x80
 8007c6c:	0152      	lsls	r2, r2, #5
 8007c6e:	4053      	eors	r3, r2
 8007c70:	61fb      	str	r3, [r7, #28]
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	2280      	movs	r2, #128	@ 0x80
 8007c76:	0192      	lsls	r2, r2, #6
 8007c78:	4053      	eors	r3, r2
 8007c7a:	61fb      	str	r3, [r7, #28]
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	18d3      	adds	r3, r2, r3
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	491a      	ldr	r1, [pc, #104]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	601a      	str	r2, [r3, #0]
 8007c8e:	e183      	b.n	8007f98 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	18d3      	adds	r3, r2, r3
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8007d0c <USB_ActivateEndpoint+0x3ac>)
 8007c9e:	4013      	ands	r3, r2
 8007ca0:	623b      	str	r3, [r7, #32]
 8007ca2:	6a3b      	ldr	r3, [r7, #32]
 8007ca4:	2280      	movs	r2, #128	@ 0x80
 8007ca6:	0192      	lsls	r2, r2, #6
 8007ca8:	4053      	eors	r3, r2
 8007caa:	623b      	str	r3, [r7, #32]
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	18d3      	adds	r3, r2, r3
 8007cb6:	6a3a      	ldr	r2, [r7, #32]
 8007cb8:	490e      	ldr	r1, [pc, #56]	@ (8007cf4 <USB_ActivateEndpoint+0x394>)
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	601a      	str	r2, [r3, #0]
 8007cbe:	e16b      	b.n	8007f98 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	78db      	ldrb	r3, [r3, #3]
 8007cc4:	2b02      	cmp	r3, #2
 8007cc6:	d125      	bne.n	8007d14 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	18d3      	adds	r3, r2, r3
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a08      	ldr	r2, [pc, #32]	@ (8007cf8 <USB_ActivateEndpoint+0x398>)
 8007cd6:	4013      	ands	r3, r2
 8007cd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	18d3      	adds	r3, r2, r3
 8007ce4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007ce6:	490a      	ldr	r1, [pc, #40]	@ (8007d10 <USB_ActivateEndpoint+0x3b0>)
 8007ce8:	430a      	orrs	r2, r1
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	e024      	b.n	8007d38 <USB_ActivateEndpoint+0x3d8>
 8007cee:	46c0      	nop			@ (mov r8, r8)
 8007cf0:	07ff898f 	.word	0x07ff898f
 8007cf4:	00008080 	.word	0x00008080
 8007cf8:	07ff8f8f 	.word	0x07ff8f8f
 8007cfc:	40009800 	.word	0x40009800
 8007d00:	000080c0 	.word	0x000080c0
 8007d04:	07ff8fbf 	.word	0x07ff8fbf
 8007d08:	0000c080 	.word	0x0000c080
 8007d0c:	07ffbf8f 	.word	0x07ffbf8f
 8007d10:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	18d3      	adds	r3, r2, r3
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4aa1      	ldr	r2, [pc, #644]	@ (8007fa8 <USB_ActivateEndpoint+0x648>)
 8007d22:	4013      	ands	r3, r2
 8007d24:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	18d3      	adds	r3, r2, r3
 8007d30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d32:	499e      	ldr	r1, [pc, #632]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007d34:	430a      	orrs	r2, r1
 8007d36:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	00db      	lsls	r3, r3, #3
 8007d3e:	4a9c      	ldr	r2, [pc, #624]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d40:	4694      	mov	ip, r2
 8007d42:	4463      	add	r3, ip
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	00db      	lsls	r3, r3, #3
 8007d4c:	4998      	ldr	r1, [pc, #608]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d4e:	468c      	mov	ip, r1
 8007d50:	4463      	add	r3, ip
 8007d52:	0c12      	lsrs	r2, r2, #16
 8007d54:	0412      	lsls	r2, r2, #16
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	00db      	lsls	r3, r3, #3
 8007d5e:	4a94      	ldr	r2, [pc, #592]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d60:	4694      	mov	ip, r2
 8007d62:	4463      	add	r3, ip
 8007d64:	6819      	ldr	r1, [r3, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	891b      	ldrh	r3, [r3, #8]
 8007d6a:	089b      	lsrs	r3, r3, #2
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	009a      	lsls	r2, r3, #2
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	488e      	ldr	r0, [pc, #568]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d78:	4684      	mov	ip, r0
 8007d7a:	4463      	add	r3, ip
 8007d7c:	430a      	orrs	r2, r1
 8007d7e:	601a      	str	r2, [r3, #0]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	00db      	lsls	r3, r3, #3
 8007d86:	4a8a      	ldr	r2, [pc, #552]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d88:	4694      	mov	ip, r2
 8007d8a:	4463      	add	r3, ip
 8007d8c:	685a      	ldr	r2, [r3, #4]
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	00db      	lsls	r3, r3, #3
 8007d94:	4986      	ldr	r1, [pc, #536]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007d96:	468c      	mov	ip, r1
 8007d98:	4463      	add	r3, ip
 8007d9a:	0c12      	lsrs	r2, r2, #16
 8007d9c:	0412      	lsls	r2, r2, #16
 8007d9e:	605a      	str	r2, [r3, #4]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	00db      	lsls	r3, r3, #3
 8007da6:	4a82      	ldr	r2, [pc, #520]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007da8:	4694      	mov	ip, r2
 8007daa:	4463      	add	r3, ip
 8007dac:	6859      	ldr	r1, [r3, #4]
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	895b      	ldrh	r3, [r3, #10]
 8007db2:	089b      	lsrs	r3, r3, #2
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	009a      	lsls	r2, r3, #2
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	487c      	ldr	r0, [pc, #496]	@ (8007fb0 <USB_ActivateEndpoint+0x650>)
 8007dc0:	4684      	mov	ip, r0
 8007dc2:	4463      	add	r3, ip
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	785b      	ldrb	r3, [r3, #1]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d169      	bne.n	8007ea4 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	18d3      	adds	r3, r2, r3
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007de0:	2380      	movs	r3, #128	@ 0x80
 8007de2:	01db      	lsls	r3, r3, #7
 8007de4:	4013      	ands	r3, r2
 8007de6:	d011      	beq.n	8007e0c <USB_ActivateEndpoint+0x4ac>
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	18d3      	adds	r3, r2, r3
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a6f      	ldr	r2, [pc, #444]	@ (8007fb4 <USB_ActivateEndpoint+0x654>)
 8007df6:	4013      	ands	r3, r2
 8007df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	18d3      	adds	r3, r2, r3
 8007e04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e06:	496c      	ldr	r1, [pc, #432]	@ (8007fb8 <USB_ActivateEndpoint+0x658>)
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	18d3      	adds	r3, r2, r3
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e1c:	2240      	movs	r2, #64	@ 0x40
 8007e1e:	4013      	ands	r3, r2
 8007e20:	d011      	beq.n	8007e46 <USB_ActivateEndpoint+0x4e6>
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	18d3      	adds	r3, r2, r3
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a61      	ldr	r2, [pc, #388]	@ (8007fb4 <USB_ActivateEndpoint+0x654>)
 8007e30:	4013      	ands	r3, r2
 8007e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	18d3      	adds	r3, r2, r3
 8007e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e40:	495e      	ldr	r1, [pc, #376]	@ (8007fbc <USB_ActivateEndpoint+0x65c>)
 8007e42:	430a      	orrs	r2, r1
 8007e44:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	18d3      	adds	r3, r2, r3
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a5b      	ldr	r2, [pc, #364]	@ (8007fc0 <USB_ActivateEndpoint+0x660>)
 8007e54:	4013      	ands	r3, r2
 8007e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5a:	2280      	movs	r2, #128	@ 0x80
 8007e5c:	0152      	lsls	r2, r2, #5
 8007e5e:	4053      	eors	r3, r2
 8007e60:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e64:	2280      	movs	r2, #128	@ 0x80
 8007e66:	0192      	lsls	r2, r2, #6
 8007e68:	4053      	eors	r3, r2
 8007e6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	18d3      	adds	r3, r2, r3
 8007e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e78:	494c      	ldr	r1, [pc, #304]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	18d3      	adds	r3, r2, r3
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a4e      	ldr	r2, [pc, #312]	@ (8007fc4 <USB_ActivateEndpoint+0x664>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	18d3      	adds	r3, r2, r3
 8007e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9c:	4943      	ldr	r1, [pc, #268]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007e9e:	430a      	orrs	r2, r1
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	e079      	b.n	8007f98 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	18d3      	adds	r3, r2, r3
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eb2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007eb4:	2380      	movs	r3, #128	@ 0x80
 8007eb6:	01db      	lsls	r3, r3, #7
 8007eb8:	4013      	ands	r3, r2
 8007eba:	d011      	beq.n	8007ee0 <USB_ActivateEndpoint+0x580>
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	18d3      	adds	r3, r2, r3
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a3a      	ldr	r2, [pc, #232]	@ (8007fb4 <USB_ActivateEndpoint+0x654>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	18d3      	adds	r3, r2, r3
 8007ed8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007eda:	4937      	ldr	r1, [pc, #220]	@ (8007fb8 <USB_ActivateEndpoint+0x658>)
 8007edc:	430a      	orrs	r2, r1
 8007ede:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	18d3      	adds	r3, r2, r3
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	657b      	str	r3, [r7, #84]	@ 0x54
 8007eee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ef0:	2240      	movs	r2, #64	@ 0x40
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	d011      	beq.n	8007f1a <USB_ActivateEndpoint+0x5ba>
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	18d3      	adds	r3, r2, r3
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a2c      	ldr	r2, [pc, #176]	@ (8007fb4 <USB_ActivateEndpoint+0x654>)
 8007f04:	4013      	ands	r3, r2
 8007f06:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	18d3      	adds	r3, r2, r3
 8007f12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007f14:	4929      	ldr	r1, [pc, #164]	@ (8007fbc <USB_ActivateEndpoint+0x65c>)
 8007f16:	430a      	orrs	r2, r1
 8007f18:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	78db      	ldrb	r3, [r3, #3]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d016      	beq.n	8007f50 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	18d3      	adds	r3, r2, r3
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a25      	ldr	r2, [pc, #148]	@ (8007fc4 <USB_ActivateEndpoint+0x664>)
 8007f30:	4013      	ands	r3, r2
 8007f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f36:	2220      	movs	r2, #32
 8007f38:	4053      	eors	r3, r2
 8007f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	18d3      	adds	r3, r2, r3
 8007f46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f48:	4918      	ldr	r1, [pc, #96]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	e011      	b.n	8007f74 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	18d3      	adds	r3, r2, r3
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a19      	ldr	r2, [pc, #100]	@ (8007fc4 <USB_ActivateEndpoint+0x664>)
 8007f5e:	4013      	ands	r3, r2
 8007f60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	18d3      	adds	r3, r2, r3
 8007f6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f6e:	490f      	ldr	r1, [pc, #60]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007f70:	430a      	orrs	r2, r1
 8007f72:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	18d3      	adds	r3, r2, r3
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a0f      	ldr	r2, [pc, #60]	@ (8007fc0 <USB_ActivateEndpoint+0x660>)
 8007f82:	4013      	ands	r3, r2
 8007f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	18d3      	adds	r3, r2, r3
 8007f90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f92:	4906      	ldr	r1, [pc, #24]	@ (8007fac <USB_ActivateEndpoint+0x64c>)
 8007f94:	430a      	orrs	r2, r1
 8007f96:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007f98:	2377      	movs	r3, #119	@ 0x77
 8007f9a:	18fb      	adds	r3, r7, r3
 8007f9c:	781b      	ldrb	r3, [r3, #0]
}
 8007f9e:	0018      	movs	r0, r3
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	b01e      	add	sp, #120	@ 0x78
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	46c0      	nop			@ (mov r8, r8)
 8007fa8:	07ff8e8f 	.word	0x07ff8e8f
 8007fac:	00008080 	.word	0x00008080
 8007fb0:	40009800 	.word	0x40009800
 8007fb4:	07ff8f8f 	.word	0x07ff8f8f
 8007fb8:	0000c080 	.word	0x0000c080
 8007fbc:	000080c0 	.word	0x000080c0
 8007fc0:	07ffbf8f 	.word	0x07ffbf8f
 8007fc4:	07ff8fbf 	.word	0x07ff8fbf

08007fc8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b096      	sub	sp, #88	@ 0x58
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	7b1b      	ldrb	r3, [r3, #12]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d164      	bne.n	80080a4 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	785b      	ldrb	r3, [r3, #1]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d02f      	beq.n	8008042 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	18d3      	adds	r3, r2, r3
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	613b      	str	r3, [r7, #16]
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	2240      	movs	r2, #64	@ 0x40
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	d011      	beq.n	800801c <USB_DeactivateEndpoint+0x54>
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	18d3      	adds	r3, r2, r3
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a9d      	ldr	r2, [pc, #628]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 8008006:	4013      	ands	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	18d3      	adds	r3, r2, r3
 8008014:	68fa      	ldr	r2, [r7, #12]
 8008016:	499a      	ldr	r1, [pc, #616]	@ (8008280 <USB_DeactivateEndpoint+0x2b8>)
 8008018:	430a      	orrs	r2, r1
 800801a:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	18d3      	adds	r3, r2, r3
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a96      	ldr	r2, [pc, #600]	@ (8008284 <USB_DeactivateEndpoint+0x2bc>)
 800802a:	4013      	ands	r3, r2
 800802c:	60bb      	str	r3, [r7, #8]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	18d3      	adds	r3, r2, r3
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	4993      	ldr	r1, [pc, #588]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 800803c:	430a      	orrs	r2, r1
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	e117      	b.n	8008272 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	18d3      	adds	r3, r2, r3
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	61fb      	str	r3, [r7, #28]
 8008050:	69fa      	ldr	r2, [r7, #28]
 8008052:	2380      	movs	r3, #128	@ 0x80
 8008054:	01db      	lsls	r3, r3, #7
 8008056:	4013      	ands	r3, r2
 8008058:	d011      	beq.n	800807e <USB_DeactivateEndpoint+0xb6>
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	18d3      	adds	r3, r2, r3
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a85      	ldr	r2, [pc, #532]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 8008068:	4013      	ands	r3, r2
 800806a:	61bb      	str	r3, [r7, #24]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	18d3      	adds	r3, r2, r3
 8008076:	69ba      	ldr	r2, [r7, #24]
 8008078:	4984      	ldr	r1, [pc, #528]	@ (800828c <USB_DeactivateEndpoint+0x2c4>)
 800807a:	430a      	orrs	r2, r1
 800807c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	18d3      	adds	r3, r2, r3
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a81      	ldr	r2, [pc, #516]	@ (8008290 <USB_DeactivateEndpoint+0x2c8>)
 800808c:	4013      	ands	r3, r2
 800808e:	617b      	str	r3, [r7, #20]
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	18d3      	adds	r3, r2, r3
 800809a:	697a      	ldr	r2, [r7, #20]
 800809c:	497a      	ldr	r1, [pc, #488]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 800809e:	430a      	orrs	r2, r1
 80080a0:	601a      	str	r2, [r3, #0]
 80080a2:	e0e6      	b.n	8008272 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	785b      	ldrb	r3, [r3, #1]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d171      	bne.n	8008190 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	18d3      	adds	r3, r2, r3
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080bc:	2380      	movs	r3, #128	@ 0x80
 80080be:	01db      	lsls	r3, r3, #7
 80080c0:	4013      	ands	r3, r2
 80080c2:	d011      	beq.n	80080e8 <USB_DeactivateEndpoint+0x120>
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	18d3      	adds	r3, r2, r3
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a6a      	ldr	r2, [pc, #424]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 80080d2:	4013      	ands	r3, r2
 80080d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	18d3      	adds	r3, r2, r3
 80080e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080e2:	496a      	ldr	r1, [pc, #424]	@ (800828c <USB_DeactivateEndpoint+0x2c4>)
 80080e4:	430a      	orrs	r2, r1
 80080e6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	18d3      	adds	r3, r2, r3
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80080f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f8:	2240      	movs	r2, #64	@ 0x40
 80080fa:	4013      	ands	r3, r2
 80080fc:	d011      	beq.n	8008122 <USB_DeactivateEndpoint+0x15a>
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	18d3      	adds	r3, r2, r3
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a5c      	ldr	r2, [pc, #368]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 800810c:	4013      	ands	r3, r2
 800810e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	18d3      	adds	r3, r2, r3
 800811a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800811c:	4958      	ldr	r1, [pc, #352]	@ (8008280 <USB_DeactivateEndpoint+0x2b8>)
 800811e:	430a      	orrs	r2, r1
 8008120:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	18d3      	adds	r3, r2, r3
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a53      	ldr	r2, [pc, #332]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 8008130:	4013      	ands	r3, r2
 8008132:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	18d3      	adds	r3, r2, r3
 800813e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008140:	494f      	ldr	r1, [pc, #316]	@ (8008280 <USB_DeactivateEndpoint+0x2b8>)
 8008142:	430a      	orrs	r2, r1
 8008144:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	18d3      	adds	r3, r2, r3
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a4f      	ldr	r2, [pc, #316]	@ (8008290 <USB_DeactivateEndpoint+0x2c8>)
 8008154:	4013      	ands	r3, r2
 8008156:	627b      	str	r3, [r7, #36]	@ 0x24
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	18d3      	adds	r3, r2, r3
 8008162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008164:	4948      	ldr	r1, [pc, #288]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 8008166:	430a      	orrs	r2, r1
 8008168:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	18d3      	adds	r3, r2, r3
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a43      	ldr	r2, [pc, #268]	@ (8008284 <USB_DeactivateEndpoint+0x2bc>)
 8008178:	4013      	ands	r3, r2
 800817a:	623b      	str	r3, [r7, #32]
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	18d3      	adds	r3, r2, r3
 8008186:	6a3a      	ldr	r2, [r7, #32]
 8008188:	493f      	ldr	r1, [pc, #252]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 800818a:	430a      	orrs	r2, r1
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	e070      	b.n	8008272 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	18d3      	adds	r3, r2, r3
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	657b      	str	r3, [r7, #84]	@ 0x54
 800819e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081a0:	2380      	movs	r3, #128	@ 0x80
 80081a2:	01db      	lsls	r3, r3, #7
 80081a4:	4013      	ands	r3, r2
 80081a6:	d011      	beq.n	80081cc <USB_DeactivateEndpoint+0x204>
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	18d3      	adds	r3, r2, r3
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a31      	ldr	r2, [pc, #196]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 80081b6:	4013      	ands	r3, r2
 80081b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	18d3      	adds	r3, r2, r3
 80081c4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80081c6:	4931      	ldr	r1, [pc, #196]	@ (800828c <USB_DeactivateEndpoint+0x2c4>)
 80081c8:	430a      	orrs	r2, r1
 80081ca:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	18d3      	adds	r3, r2, r3
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081dc:	2240      	movs	r2, #64	@ 0x40
 80081de:	4013      	ands	r3, r2
 80081e0:	d011      	beq.n	8008206 <USB_DeactivateEndpoint+0x23e>
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	781b      	ldrb	r3, [r3, #0]
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	18d3      	adds	r3, r2, r3
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a23      	ldr	r2, [pc, #140]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 80081f0:	4013      	ands	r3, r2
 80081f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	18d3      	adds	r3, r2, r3
 80081fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008200:	491f      	ldr	r1, [pc, #124]	@ (8008280 <USB_DeactivateEndpoint+0x2b8>)
 8008202:	430a      	orrs	r2, r1
 8008204:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	18d3      	adds	r3, r2, r3
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a1a      	ldr	r2, [pc, #104]	@ (800827c <USB_DeactivateEndpoint+0x2b4>)
 8008214:	4013      	ands	r3, r2
 8008216:	647b      	str	r3, [r7, #68]	@ 0x44
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	18d3      	adds	r3, r2, r3
 8008222:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008224:	4919      	ldr	r1, [pc, #100]	@ (800828c <USB_DeactivateEndpoint+0x2c4>)
 8008226:	430a      	orrs	r2, r1
 8008228:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	18d3      	adds	r3, r2, r3
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a13      	ldr	r2, [pc, #76]	@ (8008284 <USB_DeactivateEndpoint+0x2bc>)
 8008238:	4013      	ands	r3, r2
 800823a:	643b      	str	r3, [r7, #64]	@ 0x40
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	18d3      	adds	r3, r2, r3
 8008246:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008248:	490f      	ldr	r1, [pc, #60]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 800824a:	430a      	orrs	r2, r1
 800824c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	18d3      	adds	r3, r2, r3
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a0d      	ldr	r2, [pc, #52]	@ (8008290 <USB_DeactivateEndpoint+0x2c8>)
 800825c:	4013      	ands	r3, r2
 800825e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	18d3      	adds	r3, r2, r3
 800826a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800826c:	4906      	ldr	r1, [pc, #24]	@ (8008288 <USB_DeactivateEndpoint+0x2c0>)
 800826e:	430a      	orrs	r2, r1
 8008270:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	0018      	movs	r0, r3
 8008276:	46bd      	mov	sp, r7
 8008278:	b016      	add	sp, #88	@ 0x58
 800827a:	bd80      	pop	{r7, pc}
 800827c:	07ff8f8f 	.word	0x07ff8f8f
 8008280:	000080c0 	.word	0x000080c0
 8008284:	07ff8fbf 	.word	0x07ff8fbf
 8008288:	00008080 	.word	0x00008080
 800828c:	0000c080 	.word	0x0000c080
 8008290:	07ffbf8f 	.word	0x07ffbf8f

08008294 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008294:	b590      	push	{r4, r7, lr}
 8008296:	b097      	sub	sp, #92	@ 0x5c
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	785b      	ldrb	r3, [r3, #1]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d001      	beq.n	80082aa <USB_EPStartXfer+0x16>
 80082a6:	f000 fcbf 	bl	8008c28 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	699a      	ldr	r2, [r3, #24]
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d903      	bls.n	80082be <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80082bc:	e002      	b.n	80082c4 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	7b1b      	ldrb	r3, [r3, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d12b      	bne.n	8008324 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	6959      	ldr	r1, [r3, #20]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	88da      	ldrh	r2, [r3, #6]
 80082d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f001 f8f5 	bl	80094c8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	00db      	lsls	r3, r3, #3
 80082e4:	4ace      	ldr	r2, [pc, #824]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80082e6:	4694      	mov	ip, r2
 80082e8:	4463      	add	r3, ip
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	00db      	lsls	r3, r3, #3
 80082f2:	49cb      	ldr	r1, [pc, #812]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80082f4:	468c      	mov	ip, r1
 80082f6:	4463      	add	r3, ip
 80082f8:	0412      	lsls	r2, r2, #16
 80082fa:	0c12      	lsrs	r2, r2, #16
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	00db      	lsls	r3, r3, #3
 8008304:	4ac6      	ldr	r2, [pc, #792]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008306:	4694      	mov	ip, r2
 8008308:	4463      	add	r3, ip
 800830a:	6819      	ldr	r1, [r3, #0]
 800830c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800830e:	041a      	lsls	r2, r3, #16
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	00db      	lsls	r3, r3, #3
 8008316:	48c2      	ldr	r0, [pc, #776]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008318:	4684      	mov	ip, r0
 800831a:	4463      	add	r3, ip
 800831c:	430a      	orrs	r2, r1
 800831e:	601a      	str	r2, [r3, #0]
 8008320:	f000 fc67 	bl	8008bf2 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	78db      	ldrb	r3, [r3, #3]
 8008328:	2b02      	cmp	r3, #2
 800832a:	d000      	beq.n	800832e <USB_EPStartXfer+0x9a>
 800832c:	e31a      	b.n	8008964 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	6a1a      	ldr	r2, [r3, #32]
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	429a      	cmp	r2, r3
 8008338:	d800      	bhi.n	800833c <USB_EPStartXfer+0xa8>
 800833a:	e2c7      	b.n	80088cc <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	18d3      	adds	r3, r2, r3
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4ab6      	ldr	r2, [pc, #728]	@ (8008624 <USB_EPStartXfer+0x390>)
 800834a:	4013      	ands	r3, r2
 800834c:	613b      	str	r3, [r7, #16]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	18d3      	adds	r3, r2, r3
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	49b3      	ldr	r1, [pc, #716]	@ (8008628 <USB_EPStartXfer+0x394>)
 800835c:	430a      	orrs	r2, r1
 800835e:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	6a1a      	ldr	r2, [r3, #32]
 8008364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008366:	1ad2      	subs	r2, r2, r3
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	18d3      	adds	r3, r2, r3
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2240      	movs	r2, #64	@ 0x40
 800837a:	4013      	ands	r3, r2
 800837c:	d100      	bne.n	8008380 <USB_EPStartXfer+0xec>
 800837e:	e155      	b.n	800862c <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d162      	bne.n	800844e <USB_EPStartXfer+0x1ba>
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	00db      	lsls	r3, r3, #3
 800838e:	4aa4      	ldr	r2, [pc, #656]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008390:	4694      	mov	ip, r2
 8008392:	4463      	add	r3, ip
 8008394:	685a      	ldr	r2, [r3, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	00db      	lsls	r3, r3, #3
 800839c:	49a0      	ldr	r1, [pc, #640]	@ (8008620 <USB_EPStartXfer+0x38c>)
 800839e:	468c      	mov	ip, r1
 80083a0:	4463      	add	r3, ip
 80083a2:	0192      	lsls	r2, r2, #6
 80083a4:	0992      	lsrs	r2, r2, #6
 80083a6:	605a      	str	r2, [r3, #4]
 80083a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80083ac:	d91e      	bls.n	80083ec <USB_EPStartXfer+0x158>
 80083ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083b0:	095b      	lsrs	r3, r3, #5
 80083b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083b6:	221f      	movs	r2, #31
 80083b8:	4013      	ands	r3, r2
 80083ba:	d102      	bne.n	80083c2 <USB_EPStartXfer+0x12e>
 80083bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083be:	3b01      	subs	r3, #1
 80083c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	00db      	lsls	r3, r3, #3
 80083c8:	4a95      	ldr	r2, [pc, #596]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80083ca:	4694      	mov	ip, r2
 80083cc:	4463      	add	r3, ip
 80083ce:	685a      	ldr	r2, [r3, #4]
 80083d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083d2:	069b      	lsls	r3, r3, #26
 80083d4:	431a      	orrs	r2, r3
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	00db      	lsls	r3, r3, #3
 80083dc:	4990      	ldr	r1, [pc, #576]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80083de:	468c      	mov	ip, r1
 80083e0:	4463      	add	r3, ip
 80083e2:	2180      	movs	r1, #128	@ 0x80
 80083e4:	0609      	lsls	r1, r1, #24
 80083e6:	430a      	orrs	r2, r1
 80083e8:	605a      	str	r2, [r3, #4]
 80083ea:	e055      	b.n	8008498 <USB_EPStartXfer+0x204>
 80083ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d111      	bne.n	8008416 <USB_EPStartXfer+0x182>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	4a89      	ldr	r2, [pc, #548]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80083fa:	4694      	mov	ip, r2
 80083fc:	4463      	add	r3, ip
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	00db      	lsls	r3, r3, #3
 8008406:	4986      	ldr	r1, [pc, #536]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008408:	468c      	mov	ip, r1
 800840a:	4463      	add	r3, ip
 800840c:	2180      	movs	r1, #128	@ 0x80
 800840e:	0609      	lsls	r1, r1, #24
 8008410:	430a      	orrs	r2, r1
 8008412:	605a      	str	r2, [r3, #4]
 8008414:	e040      	b.n	8008498 <USB_EPStartXfer+0x204>
 8008416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008418:	085b      	lsrs	r3, r3, #1
 800841a:	653b      	str	r3, [r7, #80]	@ 0x50
 800841c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800841e:	2201      	movs	r2, #1
 8008420:	4013      	ands	r3, r2
 8008422:	d002      	beq.n	800842a <USB_EPStartXfer+0x196>
 8008424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008426:	3301      	adds	r3, #1
 8008428:	653b      	str	r3, [r7, #80]	@ 0x50
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	00db      	lsls	r3, r3, #3
 8008430:	4a7b      	ldr	r2, [pc, #492]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008432:	4694      	mov	ip, r2
 8008434:	4463      	add	r3, ip
 8008436:	6859      	ldr	r1, [r3, #4]
 8008438:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800843a:	069a      	lsls	r2, r3, #26
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	00db      	lsls	r3, r3, #3
 8008442:	4877      	ldr	r0, [pc, #476]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008444:	4684      	mov	ip, r0
 8008446:	4463      	add	r3, ip
 8008448:	430a      	orrs	r2, r1
 800844a:	605a      	str	r2, [r3, #4]
 800844c:	e024      	b.n	8008498 <USB_EPStartXfer+0x204>
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	785b      	ldrb	r3, [r3, #1]
 8008452:	2b01      	cmp	r3, #1
 8008454:	d120      	bne.n	8008498 <USB_EPStartXfer+0x204>
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	00db      	lsls	r3, r3, #3
 800845c:	4a70      	ldr	r2, [pc, #448]	@ (8008620 <USB_EPStartXfer+0x38c>)
 800845e:	4694      	mov	ip, r2
 8008460:	4463      	add	r3, ip
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	00db      	lsls	r3, r3, #3
 800846a:	496d      	ldr	r1, [pc, #436]	@ (8008620 <USB_EPStartXfer+0x38c>)
 800846c:	468c      	mov	ip, r1
 800846e:	4463      	add	r3, ip
 8008470:	0412      	lsls	r2, r2, #16
 8008472:	0c12      	lsrs	r2, r2, #16
 8008474:	605a      	str	r2, [r3, #4]
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	00db      	lsls	r3, r3, #3
 800847c:	4a68      	ldr	r2, [pc, #416]	@ (8008620 <USB_EPStartXfer+0x38c>)
 800847e:	4694      	mov	ip, r2
 8008480:	4463      	add	r3, ip
 8008482:	6859      	ldr	r1, [r3, #4]
 8008484:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008486:	041a      	lsls	r2, r3, #16
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	00db      	lsls	r3, r3, #3
 800848e:	4864      	ldr	r0, [pc, #400]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008490:	4684      	mov	ip, r0
 8008492:	4463      	add	r3, ip
 8008494:	430a      	orrs	r2, r1
 8008496:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008498:	201a      	movs	r0, #26
 800849a:	183b      	adds	r3, r7, r0
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	8952      	ldrh	r2, [r2, #10]
 80084a0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	6959      	ldr	r1, [r3, #20]
 80084a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084a8:	b29c      	uxth	r4, r3
 80084aa:	183b      	adds	r3, r7, r0
 80084ac:	881a      	ldrh	r2, [r3, #0]
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	0023      	movs	r3, r4
 80084b2:	f001 f809 	bl	80094c8 <USB_WritePMA>
            ep->xfer_buff += len;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	695a      	ldr	r2, [r3, #20]
 80084ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084bc:	18d2      	adds	r2, r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	6a1a      	ldr	r2, [r3, #32]
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d906      	bls.n	80084dc <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	6a1a      	ldr	r2, [r3, #32]
 80084d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084d4:	1ad2      	subs	r2, r2, r3
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	621a      	str	r2, [r3, #32]
 80084da:	e005      	b.n	80084e8 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	6a1b      	ldr	r3, [r3, #32]
 80084e0:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2200      	movs	r2, #0
 80084e6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	785b      	ldrb	r3, [r3, #1]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d162      	bne.n	80085b6 <USB_EPStartXfer+0x322>
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	00db      	lsls	r3, r3, #3
 80084f6:	4a4a      	ldr	r2, [pc, #296]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80084f8:	4694      	mov	ip, r2
 80084fa:	4463      	add	r3, ip
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	00db      	lsls	r3, r3, #3
 8008504:	4946      	ldr	r1, [pc, #280]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008506:	468c      	mov	ip, r1
 8008508:	4463      	add	r3, ip
 800850a:	0192      	lsls	r2, r2, #6
 800850c:	0992      	lsrs	r2, r2, #6
 800850e:	601a      	str	r2, [r3, #0]
 8008510:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008512:	2b3e      	cmp	r3, #62	@ 0x3e
 8008514:	d91e      	bls.n	8008554 <USB_EPStartXfer+0x2c0>
 8008516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008518:	095b      	lsrs	r3, r3, #5
 800851a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800851c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800851e:	221f      	movs	r2, #31
 8008520:	4013      	ands	r3, r2
 8008522:	d102      	bne.n	800852a <USB_EPStartXfer+0x296>
 8008524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008526:	3b01      	subs	r3, #1
 8008528:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	00db      	lsls	r3, r3, #3
 8008530:	4a3b      	ldr	r2, [pc, #236]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008532:	4694      	mov	ip, r2
 8008534:	4463      	add	r3, ip
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800853a:	069b      	lsls	r3, r3, #26
 800853c:	431a      	orrs	r2, r3
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	4936      	ldr	r1, [pc, #216]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008546:	468c      	mov	ip, r1
 8008548:	4463      	add	r3, ip
 800854a:	2180      	movs	r1, #128	@ 0x80
 800854c:	0609      	lsls	r1, r1, #24
 800854e:	430a      	orrs	r2, r1
 8008550:	601a      	str	r2, [r3, #0]
 8008552:	e055      	b.n	8008600 <USB_EPStartXfer+0x36c>
 8008554:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008556:	2b00      	cmp	r3, #0
 8008558:	d111      	bne.n	800857e <USB_EPStartXfer+0x2ea>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	00db      	lsls	r3, r3, #3
 8008560:	4a2f      	ldr	r2, [pc, #188]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008562:	4694      	mov	ip, r2
 8008564:	4463      	add	r3, ip
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	00db      	lsls	r3, r3, #3
 800856e:	492c      	ldr	r1, [pc, #176]	@ (8008620 <USB_EPStartXfer+0x38c>)
 8008570:	468c      	mov	ip, r1
 8008572:	4463      	add	r3, ip
 8008574:	2180      	movs	r1, #128	@ 0x80
 8008576:	0609      	lsls	r1, r1, #24
 8008578:	430a      	orrs	r2, r1
 800857a:	601a      	str	r2, [r3, #0]
 800857c:	e040      	b.n	8008600 <USB_EPStartXfer+0x36c>
 800857e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008580:	085b      	lsrs	r3, r3, #1
 8008582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008586:	2201      	movs	r2, #1
 8008588:	4013      	ands	r3, r2
 800858a:	d002      	beq.n	8008592 <USB_EPStartXfer+0x2fe>
 800858c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800858e:	3301      	adds	r3, #1
 8008590:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	00db      	lsls	r3, r3, #3
 8008598:	4a21      	ldr	r2, [pc, #132]	@ (8008620 <USB_EPStartXfer+0x38c>)
 800859a:	4694      	mov	ip, r2
 800859c:	4463      	add	r3, ip
 800859e:	6819      	ldr	r1, [r3, #0]
 80085a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a2:	069a      	lsls	r2, r3, #26
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	00db      	lsls	r3, r3, #3
 80085aa:	481d      	ldr	r0, [pc, #116]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80085ac:	4684      	mov	ip, r0
 80085ae:	4463      	add	r3, ip
 80085b0:	430a      	orrs	r2, r1
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	e024      	b.n	8008600 <USB_EPStartXfer+0x36c>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	785b      	ldrb	r3, [r3, #1]
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d120      	bne.n	8008600 <USB_EPStartXfer+0x36c>
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	4a16      	ldr	r2, [pc, #88]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80085c6:	4694      	mov	ip, r2
 80085c8:	4463      	add	r3, ip
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	00db      	lsls	r3, r3, #3
 80085d2:	4913      	ldr	r1, [pc, #76]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80085d4:	468c      	mov	ip, r1
 80085d6:	4463      	add	r3, ip
 80085d8:	0412      	lsls	r2, r2, #16
 80085da:	0c12      	lsrs	r2, r2, #16
 80085dc:	601a      	str	r2, [r3, #0]
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	00db      	lsls	r3, r3, #3
 80085e4:	4a0e      	ldr	r2, [pc, #56]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80085e6:	4694      	mov	ip, r2
 80085e8:	4463      	add	r3, ip
 80085ea:	6819      	ldr	r1, [r3, #0]
 80085ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085ee:	041a      	lsls	r2, r3, #16
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	00db      	lsls	r3, r3, #3
 80085f6:	480a      	ldr	r0, [pc, #40]	@ (8008620 <USB_EPStartXfer+0x38c>)
 80085f8:	4684      	mov	ip, r0
 80085fa:	4463      	add	r3, ip
 80085fc:	430a      	orrs	r2, r1
 80085fe:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008600:	201a      	movs	r0, #26
 8008602:	183b      	adds	r3, r7, r0
 8008604:	683a      	ldr	r2, [r7, #0]
 8008606:	8912      	ldrh	r2, [r2, #8]
 8008608:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	6959      	ldr	r1, [r3, #20]
 800860e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008610:	b29c      	uxth	r4, r3
 8008612:	183b      	adds	r3, r7, r0
 8008614:	881a      	ldrh	r2, [r3, #0]
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	0023      	movs	r3, r4
 800861a:	f000 ff55 	bl	80094c8 <USB_WritePMA>
 800861e:	e2e8      	b.n	8008bf2 <USB_EPStartXfer+0x95e>
 8008620:	40009800 	.word	0x40009800
 8008624:	07ff8f8f 	.word	0x07ff8f8f
 8008628:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	785b      	ldrb	r3, [r3, #1]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d162      	bne.n	80086fa <USB_EPStartXfer+0x466>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	781b      	ldrb	r3, [r3, #0]
 8008638:	00db      	lsls	r3, r3, #3
 800863a:	4ac7      	ldr	r2, [pc, #796]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800863c:	4694      	mov	ip, r2
 800863e:	4463      	add	r3, ip
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	00db      	lsls	r3, r3, #3
 8008648:	49c3      	ldr	r1, [pc, #780]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800864a:	468c      	mov	ip, r1
 800864c:	4463      	add	r3, ip
 800864e:	0192      	lsls	r2, r2, #6
 8008650:	0992      	lsrs	r2, r2, #6
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008656:	2b3e      	cmp	r3, #62	@ 0x3e
 8008658:	d91e      	bls.n	8008698 <USB_EPStartXfer+0x404>
 800865a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800865c:	095b      	lsrs	r3, r3, #5
 800865e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008660:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008662:	221f      	movs	r2, #31
 8008664:	4013      	ands	r3, r2
 8008666:	d102      	bne.n	800866e <USB_EPStartXfer+0x3da>
 8008668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800866a:	3b01      	subs	r3, #1
 800866c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	00db      	lsls	r3, r3, #3
 8008674:	4ab8      	ldr	r2, [pc, #736]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008676:	4694      	mov	ip, r2
 8008678:	4463      	add	r3, ip
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800867e:	069b      	lsls	r3, r3, #26
 8008680:	431a      	orrs	r2, r3
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	00db      	lsls	r3, r3, #3
 8008688:	49b3      	ldr	r1, [pc, #716]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800868a:	468c      	mov	ip, r1
 800868c:	4463      	add	r3, ip
 800868e:	2180      	movs	r1, #128	@ 0x80
 8008690:	0609      	lsls	r1, r1, #24
 8008692:	430a      	orrs	r2, r1
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	e055      	b.n	8008744 <USB_EPStartXfer+0x4b0>
 8008698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800869a:	2b00      	cmp	r3, #0
 800869c:	d111      	bne.n	80086c2 <USB_EPStartXfer+0x42e>
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	00db      	lsls	r3, r3, #3
 80086a4:	4aac      	ldr	r2, [pc, #688]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80086a6:	4694      	mov	ip, r2
 80086a8:	4463      	add	r3, ip
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	00db      	lsls	r3, r3, #3
 80086b2:	49a9      	ldr	r1, [pc, #676]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80086b4:	468c      	mov	ip, r1
 80086b6:	4463      	add	r3, ip
 80086b8:	2180      	movs	r1, #128	@ 0x80
 80086ba:	0609      	lsls	r1, r1, #24
 80086bc:	430a      	orrs	r2, r1
 80086be:	601a      	str	r2, [r3, #0]
 80086c0:	e040      	b.n	8008744 <USB_EPStartXfer+0x4b0>
 80086c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086c4:	085b      	lsrs	r3, r3, #1
 80086c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086ca:	2201      	movs	r2, #1
 80086cc:	4013      	ands	r3, r2
 80086ce:	d002      	beq.n	80086d6 <USB_EPStartXfer+0x442>
 80086d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086d2:	3301      	adds	r3, #1
 80086d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	00db      	lsls	r3, r3, #3
 80086dc:	4a9e      	ldr	r2, [pc, #632]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80086de:	4694      	mov	ip, r2
 80086e0:	4463      	add	r3, ip
 80086e2:	6819      	ldr	r1, [r3, #0]
 80086e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086e6:	069a      	lsls	r2, r3, #26
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	489a      	ldr	r0, [pc, #616]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80086f0:	4684      	mov	ip, r0
 80086f2:	4463      	add	r3, ip
 80086f4:	430a      	orrs	r2, r1
 80086f6:	601a      	str	r2, [r3, #0]
 80086f8:	e024      	b.n	8008744 <USB_EPStartXfer+0x4b0>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	785b      	ldrb	r3, [r3, #1]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d120      	bne.n	8008744 <USB_EPStartXfer+0x4b0>
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	00db      	lsls	r3, r3, #3
 8008708:	4a93      	ldr	r2, [pc, #588]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800870a:	4694      	mov	ip, r2
 800870c:	4463      	add	r3, ip
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	00db      	lsls	r3, r3, #3
 8008716:	4990      	ldr	r1, [pc, #576]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008718:	468c      	mov	ip, r1
 800871a:	4463      	add	r3, ip
 800871c:	0412      	lsls	r2, r2, #16
 800871e:	0c12      	lsrs	r2, r2, #16
 8008720:	601a      	str	r2, [r3, #0]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	00db      	lsls	r3, r3, #3
 8008728:	4a8b      	ldr	r2, [pc, #556]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800872a:	4694      	mov	ip, r2
 800872c:	4463      	add	r3, ip
 800872e:	6819      	ldr	r1, [r3, #0]
 8008730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008732:	041a      	lsls	r2, r3, #16
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	00db      	lsls	r3, r3, #3
 800873a:	4887      	ldr	r0, [pc, #540]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800873c:	4684      	mov	ip, r0
 800873e:	4463      	add	r3, ip
 8008740:	430a      	orrs	r2, r1
 8008742:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008744:	201a      	movs	r0, #26
 8008746:	183b      	adds	r3, r7, r0
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	8912      	ldrh	r2, [r2, #8]
 800874c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	6959      	ldr	r1, [r3, #20]
 8008752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008754:	b29c      	uxth	r4, r3
 8008756:	183b      	adds	r3, r7, r0
 8008758:	881a      	ldrh	r2, [r3, #0]
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	0023      	movs	r3, r4
 800875e:	f000 feb3 	bl	80094c8 <USB_WritePMA>
            ep->xfer_buff += len;
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	695a      	ldr	r2, [r3, #20]
 8008766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008768:	18d2      	adds	r2, r2, r3
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	6a1a      	ldr	r2, [r3, #32]
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	429a      	cmp	r2, r3
 8008778:	d906      	bls.n	8008788 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	6a1a      	ldr	r2, [r3, #32]
 800877e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008780:	1ad2      	subs	r2, r2, r3
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	621a      	str	r2, [r3, #32]
 8008786:	e005      	b.n	8008794 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	2200      	movs	r2, #0
 8008792:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	785b      	ldrb	r3, [r3, #1]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d162      	bne.n	8008862 <USB_EPStartXfer+0x5ce>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	4a6d      	ldr	r2, [pc, #436]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80087a4:	4694      	mov	ip, r2
 80087a6:	4463      	add	r3, ip
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	4969      	ldr	r1, [pc, #420]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80087b2:	468c      	mov	ip, r1
 80087b4:	4463      	add	r3, ip
 80087b6:	0192      	lsls	r2, r2, #6
 80087b8:	0992      	lsrs	r2, r2, #6
 80087ba:	605a      	str	r2, [r3, #4]
 80087bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087be:	2b3e      	cmp	r3, #62	@ 0x3e
 80087c0:	d91e      	bls.n	8008800 <USB_EPStartXfer+0x56c>
 80087c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087c4:	095b      	lsrs	r3, r3, #5
 80087c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80087c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087ca:	221f      	movs	r2, #31
 80087cc:	4013      	ands	r3, r2
 80087ce:	d102      	bne.n	80087d6 <USB_EPStartXfer+0x542>
 80087d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087d2:	3b01      	subs	r3, #1
 80087d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	781b      	ldrb	r3, [r3, #0]
 80087da:	00db      	lsls	r3, r3, #3
 80087dc:	4a5e      	ldr	r2, [pc, #376]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80087de:	4694      	mov	ip, r2
 80087e0:	4463      	add	r3, ip
 80087e2:	685a      	ldr	r2, [r3, #4]
 80087e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087e6:	069b      	lsls	r3, r3, #26
 80087e8:	431a      	orrs	r2, r3
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	00db      	lsls	r3, r3, #3
 80087f0:	4959      	ldr	r1, [pc, #356]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80087f2:	468c      	mov	ip, r1
 80087f4:	4463      	add	r3, ip
 80087f6:	2180      	movs	r1, #128	@ 0x80
 80087f8:	0609      	lsls	r1, r1, #24
 80087fa:	430a      	orrs	r2, r1
 80087fc:	605a      	str	r2, [r3, #4]
 80087fe:	e055      	b.n	80088ac <USB_EPStartXfer+0x618>
 8008800:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008802:	2b00      	cmp	r3, #0
 8008804:	d111      	bne.n	800882a <USB_EPStartXfer+0x596>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	00db      	lsls	r3, r3, #3
 800880c:	4a52      	ldr	r2, [pc, #328]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800880e:	4694      	mov	ip, r2
 8008810:	4463      	add	r3, ip
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	00db      	lsls	r3, r3, #3
 800881a:	494f      	ldr	r1, [pc, #316]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800881c:	468c      	mov	ip, r1
 800881e:	4463      	add	r3, ip
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	0609      	lsls	r1, r1, #24
 8008824:	430a      	orrs	r2, r1
 8008826:	605a      	str	r2, [r3, #4]
 8008828:	e040      	b.n	80088ac <USB_EPStartXfer+0x618>
 800882a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800882c:	085b      	lsrs	r3, r3, #1
 800882e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008830:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008832:	2201      	movs	r2, #1
 8008834:	4013      	ands	r3, r2
 8008836:	d002      	beq.n	800883e <USB_EPStartXfer+0x5aa>
 8008838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800883a:	3301      	adds	r3, #1
 800883c:	647b      	str	r3, [r7, #68]	@ 0x44
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	00db      	lsls	r3, r3, #3
 8008844:	4a44      	ldr	r2, [pc, #272]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008846:	4694      	mov	ip, r2
 8008848:	4463      	add	r3, ip
 800884a:	6859      	ldr	r1, [r3, #4]
 800884c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800884e:	069a      	lsls	r2, r3, #26
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	00db      	lsls	r3, r3, #3
 8008856:	4840      	ldr	r0, [pc, #256]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008858:	4684      	mov	ip, r0
 800885a:	4463      	add	r3, ip
 800885c:	430a      	orrs	r2, r1
 800885e:	605a      	str	r2, [r3, #4]
 8008860:	e024      	b.n	80088ac <USB_EPStartXfer+0x618>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	785b      	ldrb	r3, [r3, #1]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d120      	bne.n	80088ac <USB_EPStartXfer+0x618>
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	00db      	lsls	r3, r3, #3
 8008870:	4a39      	ldr	r2, [pc, #228]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008872:	4694      	mov	ip, r2
 8008874:	4463      	add	r3, ip
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	00db      	lsls	r3, r3, #3
 800887e:	4936      	ldr	r1, [pc, #216]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008880:	468c      	mov	ip, r1
 8008882:	4463      	add	r3, ip
 8008884:	0412      	lsls	r2, r2, #16
 8008886:	0c12      	lsrs	r2, r2, #16
 8008888:	605a      	str	r2, [r3, #4]
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	00db      	lsls	r3, r3, #3
 8008890:	4a31      	ldr	r2, [pc, #196]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008892:	4694      	mov	ip, r2
 8008894:	4463      	add	r3, ip
 8008896:	6859      	ldr	r1, [r3, #4]
 8008898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800889a:	041a      	lsls	r2, r3, #16
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	00db      	lsls	r3, r3, #3
 80088a2:	482d      	ldr	r0, [pc, #180]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80088a4:	4684      	mov	ip, r0
 80088a6:	4463      	add	r3, ip
 80088a8:	430a      	orrs	r2, r1
 80088aa:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 80088ac:	201a      	movs	r0, #26
 80088ae:	183b      	adds	r3, r7, r0
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	8952      	ldrh	r2, [r2, #10]
 80088b4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	6959      	ldr	r1, [r3, #20]
 80088ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088bc:	b29c      	uxth	r4, r3
 80088be:	183b      	adds	r3, r7, r0
 80088c0:	881a      	ldrh	r2, [r3, #0]
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	0023      	movs	r3, r4
 80088c6:	f000 fdff 	bl	80094c8 <USB_WritePMA>
 80088ca:	e192      	b.n	8008bf2 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	6a1b      	ldr	r3, [r3, #32]
 80088d0:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	18d3      	adds	r3, r2, r3
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a1f      	ldr	r2, [pc, #124]	@ (800895c <USB_EPStartXfer+0x6c8>)
 80088e0:	4013      	ands	r3, r2
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	18d3      	adds	r3, r2, r3
 80088ee:	697a      	ldr	r2, [r7, #20]
 80088f0:	491b      	ldr	r1, [pc, #108]	@ (8008960 <USB_EPStartXfer+0x6cc>)
 80088f2:	430a      	orrs	r2, r1
 80088f4:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	00db      	lsls	r3, r3, #3
 80088fc:	4a16      	ldr	r2, [pc, #88]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 80088fe:	4694      	mov	ip, r2
 8008900:	4463      	add	r3, ip
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	00db      	lsls	r3, r3, #3
 800890a:	4913      	ldr	r1, [pc, #76]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800890c:	468c      	mov	ip, r1
 800890e:	4463      	add	r3, ip
 8008910:	0412      	lsls	r2, r2, #16
 8008912:	0c12      	lsrs	r2, r2, #16
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4a0e      	ldr	r2, [pc, #56]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 800891e:	4694      	mov	ip, r2
 8008920:	4463      	add	r3, ip
 8008922:	6819      	ldr	r1, [r3, #0]
 8008924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008926:	041a      	lsls	r2, r3, #16
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	00db      	lsls	r3, r3, #3
 800892e:	480a      	ldr	r0, [pc, #40]	@ (8008958 <USB_EPStartXfer+0x6c4>)
 8008930:	4684      	mov	ip, r0
 8008932:	4463      	add	r3, ip
 8008934:	430a      	orrs	r2, r1
 8008936:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008938:	201a      	movs	r0, #26
 800893a:	183b      	adds	r3, r7, r0
 800893c:	683a      	ldr	r2, [r7, #0]
 800893e:	8912      	ldrh	r2, [r2, #8]
 8008940:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	6959      	ldr	r1, [r3, #20]
 8008946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008948:	b29c      	uxth	r4, r3
 800894a:	183b      	adds	r3, r7, r0
 800894c:	881a      	ldrh	r2, [r3, #0]
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	0023      	movs	r3, r4
 8008952:	f000 fdb9 	bl	80094c8 <USB_WritePMA>
 8008956:	e14c      	b.n	8008bf2 <USB_EPStartXfer+0x95e>
 8008958:	40009800 	.word	0x40009800
 800895c:	07ff8e8f 	.word	0x07ff8e8f
 8008960:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	6a1a      	ldr	r2, [r3, #32]
 8008968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800896a:	1ad2      	subs	r2, r2, r3
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	18d3      	adds	r3, r2, r3
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2240      	movs	r2, #64	@ 0x40
 800897e:	4013      	ands	r3, r2
 8008980:	d100      	bne.n	8008984 <USB_EPStartXfer+0x6f0>
 8008982:	e09b      	b.n	8008abc <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	785b      	ldrb	r3, [r3, #1]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d162      	bne.n	8008a52 <USB_EPStartXfer+0x7be>
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	00db      	lsls	r3, r3, #3
 8008992:	4ad6      	ldr	r2, [pc, #856]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008994:	4694      	mov	ip, r2
 8008996:	4463      	add	r3, ip
 8008998:	685a      	ldr	r2, [r3, #4]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	00db      	lsls	r3, r3, #3
 80089a0:	49d2      	ldr	r1, [pc, #840]	@ (8008cec <USB_EPStartXfer+0xa58>)
 80089a2:	468c      	mov	ip, r1
 80089a4:	4463      	add	r3, ip
 80089a6:	0192      	lsls	r2, r2, #6
 80089a8:	0992      	lsrs	r2, r2, #6
 80089aa:	605a      	str	r2, [r3, #4]
 80089ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80089b0:	d91e      	bls.n	80089f0 <USB_EPStartXfer+0x75c>
 80089b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089b4:	095b      	lsrs	r3, r3, #5
 80089b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80089b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089ba:	221f      	movs	r2, #31
 80089bc:	4013      	ands	r3, r2
 80089be:	d102      	bne.n	80089c6 <USB_EPStartXfer+0x732>
 80089c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c2:	3b01      	subs	r3, #1
 80089c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	00db      	lsls	r3, r3, #3
 80089cc:	4ac7      	ldr	r2, [pc, #796]	@ (8008cec <USB_EPStartXfer+0xa58>)
 80089ce:	4694      	mov	ip, r2
 80089d0:	4463      	add	r3, ip
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089d6:	069b      	lsls	r3, r3, #26
 80089d8:	431a      	orrs	r2, r3
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	00db      	lsls	r3, r3, #3
 80089e0:	49c2      	ldr	r1, [pc, #776]	@ (8008cec <USB_EPStartXfer+0xa58>)
 80089e2:	468c      	mov	ip, r1
 80089e4:	4463      	add	r3, ip
 80089e6:	2180      	movs	r1, #128	@ 0x80
 80089e8:	0609      	lsls	r1, r1, #24
 80089ea:	430a      	orrs	r2, r1
 80089ec:	605a      	str	r2, [r3, #4]
 80089ee:	e055      	b.n	8008a9c <USB_EPStartXfer+0x808>
 80089f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d111      	bne.n	8008a1a <USB_EPStartXfer+0x786>
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	00db      	lsls	r3, r3, #3
 80089fc:	4abb      	ldr	r2, [pc, #748]	@ (8008cec <USB_EPStartXfer+0xa58>)
 80089fe:	4694      	mov	ip, r2
 8008a00:	4463      	add	r3, ip
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	00db      	lsls	r3, r3, #3
 8008a0a:	49b8      	ldr	r1, [pc, #736]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a0c:	468c      	mov	ip, r1
 8008a0e:	4463      	add	r3, ip
 8008a10:	2180      	movs	r1, #128	@ 0x80
 8008a12:	0609      	lsls	r1, r1, #24
 8008a14:	430a      	orrs	r2, r1
 8008a16:	605a      	str	r2, [r3, #4]
 8008a18:	e040      	b.n	8008a9c <USB_EPStartXfer+0x808>
 8008a1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a1c:	085b      	lsrs	r3, r3, #1
 8008a1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a22:	2201      	movs	r2, #1
 8008a24:	4013      	ands	r3, r2
 8008a26:	d002      	beq.n	8008a2e <USB_EPStartXfer+0x79a>
 8008a28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	00db      	lsls	r3, r3, #3
 8008a34:	4aad      	ldr	r2, [pc, #692]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a36:	4694      	mov	ip, r2
 8008a38:	4463      	add	r3, ip
 8008a3a:	6859      	ldr	r1, [r3, #4]
 8008a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a3e:	069a      	lsls	r2, r3, #26
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	00db      	lsls	r3, r3, #3
 8008a46:	48a9      	ldr	r0, [pc, #676]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a48:	4684      	mov	ip, r0
 8008a4a:	4463      	add	r3, ip
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	605a      	str	r2, [r3, #4]
 8008a50:	e024      	b.n	8008a9c <USB_EPStartXfer+0x808>
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d120      	bne.n	8008a9c <USB_EPStartXfer+0x808>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	00db      	lsls	r3, r3, #3
 8008a60:	4aa2      	ldr	r2, [pc, #648]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a62:	4694      	mov	ip, r2
 8008a64:	4463      	add	r3, ip
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	00db      	lsls	r3, r3, #3
 8008a6e:	499f      	ldr	r1, [pc, #636]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a70:	468c      	mov	ip, r1
 8008a72:	4463      	add	r3, ip
 8008a74:	0412      	lsls	r2, r2, #16
 8008a76:	0c12      	lsrs	r2, r2, #16
 8008a78:	605a      	str	r2, [r3, #4]
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	00db      	lsls	r3, r3, #3
 8008a80:	4a9a      	ldr	r2, [pc, #616]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a82:	4694      	mov	ip, r2
 8008a84:	4463      	add	r3, ip
 8008a86:	6859      	ldr	r1, [r3, #4]
 8008a88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a8a:	041a      	lsls	r2, r3, #16
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	00db      	lsls	r3, r3, #3
 8008a92:	4896      	ldr	r0, [pc, #600]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008a94:	4684      	mov	ip, r0
 8008a96:	4463      	add	r3, ip
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8008a9c:	201a      	movs	r0, #26
 8008a9e:	183b      	adds	r3, r7, r0
 8008aa0:	683a      	ldr	r2, [r7, #0]
 8008aa2:	8952      	ldrh	r2, [r2, #10]
 8008aa4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	6959      	ldr	r1, [r3, #20]
 8008aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008aac:	b29c      	uxth	r4, r3
 8008aae:	183b      	adds	r3, r7, r0
 8008ab0:	881a      	ldrh	r2, [r3, #0]
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	0023      	movs	r3, r4
 8008ab6:	f000 fd07 	bl	80094c8 <USB_WritePMA>
 8008aba:	e09a      	b.n	8008bf2 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	785b      	ldrb	r3, [r3, #1]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d162      	bne.n	8008b8a <USB_EPStartXfer+0x8f6>
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	00db      	lsls	r3, r3, #3
 8008aca:	4a88      	ldr	r2, [pc, #544]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008acc:	4694      	mov	ip, r2
 8008ace:	4463      	add	r3, ip
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	4984      	ldr	r1, [pc, #528]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008ada:	468c      	mov	ip, r1
 8008adc:	4463      	add	r3, ip
 8008ade:	0192      	lsls	r2, r2, #6
 8008ae0:	0992      	lsrs	r2, r2, #6
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ae6:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ae8:	d91e      	bls.n	8008b28 <USB_EPStartXfer+0x894>
 8008aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008aec:	095b      	lsrs	r3, r3, #5
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008af2:	221f      	movs	r2, #31
 8008af4:	4013      	ands	r3, r2
 8008af6:	d102      	bne.n	8008afe <USB_EPStartXfer+0x86a>
 8008af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008afa:	3b01      	subs	r3, #1
 8008afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	00db      	lsls	r3, r3, #3
 8008b04:	4a79      	ldr	r2, [pc, #484]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b06:	4694      	mov	ip, r2
 8008b08:	4463      	add	r3, ip
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b0e:	069b      	lsls	r3, r3, #26
 8008b10:	431a      	orrs	r2, r3
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	00db      	lsls	r3, r3, #3
 8008b18:	4974      	ldr	r1, [pc, #464]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b1a:	468c      	mov	ip, r1
 8008b1c:	4463      	add	r3, ip
 8008b1e:	2180      	movs	r1, #128	@ 0x80
 8008b20:	0609      	lsls	r1, r1, #24
 8008b22:	430a      	orrs	r2, r1
 8008b24:	601a      	str	r2, [r3, #0]
 8008b26:	e055      	b.n	8008bd4 <USB_EPStartXfer+0x940>
 8008b28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d111      	bne.n	8008b52 <USB_EPStartXfer+0x8be>
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	00db      	lsls	r3, r3, #3
 8008b34:	4a6d      	ldr	r2, [pc, #436]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b36:	4694      	mov	ip, r2
 8008b38:	4463      	add	r3, ip
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	496a      	ldr	r1, [pc, #424]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b44:	468c      	mov	ip, r1
 8008b46:	4463      	add	r3, ip
 8008b48:	2180      	movs	r1, #128	@ 0x80
 8008b4a:	0609      	lsls	r1, r1, #24
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	e040      	b.n	8008bd4 <USB_EPStartXfer+0x940>
 8008b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b54:	085b      	lsrs	r3, r3, #1
 8008b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	d002      	beq.n	8008b66 <USB_EPStartXfer+0x8d2>
 8008b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b62:	3301      	adds	r3, #1
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	00db      	lsls	r3, r3, #3
 8008b6c:	4a5f      	ldr	r2, [pc, #380]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b6e:	4694      	mov	ip, r2
 8008b70:	4463      	add	r3, ip
 8008b72:	6819      	ldr	r1, [r3, #0]
 8008b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b76:	069a      	lsls	r2, r3, #26
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	00db      	lsls	r3, r3, #3
 8008b7e:	485b      	ldr	r0, [pc, #364]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b80:	4684      	mov	ip, r0
 8008b82:	4463      	add	r3, ip
 8008b84:	430a      	orrs	r2, r1
 8008b86:	601a      	str	r2, [r3, #0]
 8008b88:	e024      	b.n	8008bd4 <USB_EPStartXfer+0x940>
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	785b      	ldrb	r3, [r3, #1]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d120      	bne.n	8008bd4 <USB_EPStartXfer+0x940>
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	00db      	lsls	r3, r3, #3
 8008b98:	4a54      	ldr	r2, [pc, #336]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008b9a:	4694      	mov	ip, r2
 8008b9c:	4463      	add	r3, ip
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	00db      	lsls	r3, r3, #3
 8008ba6:	4951      	ldr	r1, [pc, #324]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008ba8:	468c      	mov	ip, r1
 8008baa:	4463      	add	r3, ip
 8008bac:	0412      	lsls	r2, r2, #16
 8008bae:	0c12      	lsrs	r2, r2, #16
 8008bb0:	601a      	str	r2, [r3, #0]
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	4a4c      	ldr	r2, [pc, #304]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008bba:	4694      	mov	ip, r2
 8008bbc:	4463      	add	r3, ip
 8008bbe:	6819      	ldr	r1, [r3, #0]
 8008bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bc2:	041a      	lsls	r2, r3, #16
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	00db      	lsls	r3, r3, #3
 8008bca:	4848      	ldr	r0, [pc, #288]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008bcc:	4684      	mov	ip, r0
 8008bce:	4463      	add	r3, ip
 8008bd0:	430a      	orrs	r2, r1
 8008bd2:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008bd4:	201a      	movs	r0, #26
 8008bd6:	183b      	adds	r3, r7, r0
 8008bd8:	683a      	ldr	r2, [r7, #0]
 8008bda:	8912      	ldrh	r2, [r2, #8]
 8008bdc:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	6959      	ldr	r1, [r3, #20]
 8008be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008be4:	b29c      	uxth	r4, r3
 8008be6:	183b      	adds	r3, r7, r0
 8008be8:	881a      	ldrh	r2, [r3, #0]
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	0023      	movs	r3, r4
 8008bee:	f000 fc6b 	bl	80094c8 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	18d3      	adds	r3, r2, r3
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a3c      	ldr	r2, [pc, #240]	@ (8008cf0 <USB_EPStartXfer+0xa5c>)
 8008c00:	4013      	ands	r3, r2
 8008c02:	60fb      	str	r3, [r7, #12]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2210      	movs	r2, #16
 8008c08:	4053      	eors	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2220      	movs	r2, #32
 8008c10:	4053      	eors	r3, r2
 8008c12:	60fb      	str	r3, [r7, #12]
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	18d3      	adds	r3, r2, r3
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	4934      	ldr	r1, [pc, #208]	@ (8008cf4 <USB_EPStartXfer+0xa60>)
 8008c22:	430a      	orrs	r2, r1
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	e340      	b.n	80092aa <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	7b1b      	ldrb	r3, [r3, #12]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d000      	beq.n	8008c32 <USB_EPStartXfer+0x99e>
 8008c30:	e07e      	b.n	8008d30 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	699a      	ldr	r2, [r3, #24]
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d909      	bls.n	8008c52 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	699a      	ldr	r2, [r3, #24]
 8008c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c4a:	1ad2      	subs	r2, r2, r3
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	619a      	str	r2, [r3, #24]
 8008c50:	e005      	b.n	8008c5e <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	00db      	lsls	r3, r3, #3
 8008c64:	4a21      	ldr	r2, [pc, #132]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008c66:	4694      	mov	ip, r2
 8008c68:	4463      	add	r3, ip
 8008c6a:	685a      	ldr	r2, [r3, #4]
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	00db      	lsls	r3, r3, #3
 8008c72:	491e      	ldr	r1, [pc, #120]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008c74:	468c      	mov	ip, r1
 8008c76:	4463      	add	r3, ip
 8008c78:	0192      	lsls	r2, r2, #6
 8008c7a:	0992      	lsrs	r2, r2, #6
 8008c7c:	605a      	str	r2, [r3, #4]
 8008c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c80:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c82:	d91e      	bls.n	8008cc2 <USB_EPStartXfer+0xa2e>
 8008c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c86:	095b      	lsrs	r3, r3, #5
 8008c88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c8c:	221f      	movs	r2, #31
 8008c8e:	4013      	ands	r3, r2
 8008c90:	d102      	bne.n	8008c98 <USB_EPStartXfer+0xa04>
 8008c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c94:	3b01      	subs	r3, #1
 8008c96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	00db      	lsls	r3, r3, #3
 8008c9e:	4a13      	ldr	r2, [pc, #76]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008ca0:	4694      	mov	ip, r2
 8008ca2:	4463      	add	r3, ip
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca8:	069b      	lsls	r3, r3, #26
 8008caa:	431a      	orrs	r2, r3
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	00db      	lsls	r3, r3, #3
 8008cb2:	490e      	ldr	r1, [pc, #56]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008cb4:	468c      	mov	ip, r1
 8008cb6:	4463      	add	r3, ip
 8008cb8:	2180      	movs	r1, #128	@ 0x80
 8008cba:	0609      	lsls	r1, r1, #24
 8008cbc:	430a      	orrs	r2, r1
 8008cbe:	605a      	str	r2, [r3, #4]
 8008cc0:	e2d7      	b.n	8009272 <USB_EPStartXfer+0xfde>
 8008cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d117      	bne.n	8008cf8 <USB_EPStartXfer+0xa64>
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	00db      	lsls	r3, r3, #3
 8008cce:	4a07      	ldr	r2, [pc, #28]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008cd0:	4694      	mov	ip, r2
 8008cd2:	4463      	add	r3, ip
 8008cd4:	685a      	ldr	r2, [r3, #4]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	00db      	lsls	r3, r3, #3
 8008cdc:	4903      	ldr	r1, [pc, #12]	@ (8008cec <USB_EPStartXfer+0xa58>)
 8008cde:	468c      	mov	ip, r1
 8008ce0:	4463      	add	r3, ip
 8008ce2:	2180      	movs	r1, #128	@ 0x80
 8008ce4:	0609      	lsls	r1, r1, #24
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	605a      	str	r2, [r3, #4]
 8008cea:	e2c2      	b.n	8009272 <USB_EPStartXfer+0xfde>
 8008cec:	40009800 	.word	0x40009800
 8008cf0:	07ff8fbf 	.word	0x07ff8fbf
 8008cf4:	00008080 	.word	0x00008080
 8008cf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cfa:	085b      	lsrs	r3, r3, #1
 8008cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d00:	2201      	movs	r2, #1
 8008d02:	4013      	ands	r3, r2
 8008d04:	d002      	beq.n	8008d0c <USB_EPStartXfer+0xa78>
 8008d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d08:	3301      	adds	r3, #1
 8008d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	4ac4      	ldr	r2, [pc, #784]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d14:	4694      	mov	ip, r2
 8008d16:	4463      	add	r3, ip
 8008d18:	6859      	ldr	r1, [r3, #4]
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1c:	069a      	lsls	r2, r3, #26
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	00db      	lsls	r3, r3, #3
 8008d24:	48bf      	ldr	r0, [pc, #764]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d26:	4684      	mov	ip, r0
 8008d28:	4463      	add	r3, ip
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	605a      	str	r2, [r3, #4]
 8008d2e:	e2a0      	b.n	8009272 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	78db      	ldrb	r3, [r3, #3]
 8008d34:	2b02      	cmp	r3, #2
 8008d36:	d000      	beq.n	8008d3a <USB_EPStartXfer+0xaa6>
 8008d38:	e15f      	b.n	8008ffa <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	785b      	ldrb	r3, [r3, #1]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d168      	bne.n	8008e14 <USB_EPStartXfer+0xb80>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	00db      	lsls	r3, r3, #3
 8008d48:	4ab6      	ldr	r2, [pc, #728]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d4a:	4694      	mov	ip, r2
 8008d4c:	4463      	add	r3, ip
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	00db      	lsls	r3, r3, #3
 8008d56:	49b3      	ldr	r1, [pc, #716]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d58:	468c      	mov	ip, r1
 8008d5a:	4463      	add	r3, ip
 8008d5c:	0192      	lsls	r2, r2, #6
 8008d5e:	0992      	lsrs	r2, r2, #6
 8008d60:	601a      	str	r2, [r3, #0]
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	691b      	ldr	r3, [r3, #16]
 8008d66:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d68:	d920      	bls.n	8008dac <USB_EPStartXfer+0xb18>
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	691b      	ldr	r3, [r3, #16]
 8008d6e:	095b      	lsrs	r3, r3, #5
 8008d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	221f      	movs	r2, #31
 8008d78:	4013      	ands	r3, r2
 8008d7a:	d102      	bne.n	8008d82 <USB_EPStartXfer+0xaee>
 8008d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	00db      	lsls	r3, r3, #3
 8008d88:	4aa6      	ldr	r2, [pc, #664]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d8a:	4694      	mov	ip, r2
 8008d8c:	4463      	add	r3, ip
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d92:	069b      	lsls	r3, r3, #26
 8008d94:	431a      	orrs	r2, r3
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	49a1      	ldr	r1, [pc, #644]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008d9e:	468c      	mov	ip, r1
 8008da0:	4463      	add	r3, ip
 8008da2:	2180      	movs	r1, #128	@ 0x80
 8008da4:	0609      	lsls	r1, r1, #24
 8008da6:	430a      	orrs	r2, r1
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	e059      	b.n	8008e60 <USB_EPStartXfer+0xbcc>
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	691b      	ldr	r3, [r3, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d111      	bne.n	8008dd8 <USB_EPStartXfer+0xb44>
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	00db      	lsls	r3, r3, #3
 8008dba:	4a9a      	ldr	r2, [pc, #616]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008dbc:	4694      	mov	ip, r2
 8008dbe:	4463      	add	r3, ip
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	00db      	lsls	r3, r3, #3
 8008dc8:	4996      	ldr	r1, [pc, #600]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008dca:	468c      	mov	ip, r1
 8008dcc:	4463      	add	r3, ip
 8008dce:	2180      	movs	r1, #128	@ 0x80
 8008dd0:	0609      	lsls	r1, r1, #24
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	e043      	b.n	8008e60 <USB_EPStartXfer+0xbcc>
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	085b      	lsrs	r3, r3, #1
 8008dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	2201      	movs	r2, #1
 8008de6:	4013      	ands	r3, r2
 8008de8:	d002      	beq.n	8008df0 <USB_EPStartXfer+0xb5c>
 8008dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dec:	3301      	adds	r3, #1
 8008dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	4a8b      	ldr	r2, [pc, #556]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008df8:	4694      	mov	ip, r2
 8008dfa:	4463      	add	r3, ip
 8008dfc:	6819      	ldr	r1, [r3, #0]
 8008dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e00:	069a      	lsls	r2, r3, #26
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	4886      	ldr	r0, [pc, #536]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e0a:	4684      	mov	ip, r0
 8008e0c:	4463      	add	r3, ip
 8008e0e:	430a      	orrs	r2, r1
 8008e10:	601a      	str	r2, [r3, #0]
 8008e12:	e025      	b.n	8008e60 <USB_EPStartXfer+0xbcc>
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	785b      	ldrb	r3, [r3, #1]
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d121      	bne.n	8008e60 <USB_EPStartXfer+0xbcc>
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	00db      	lsls	r3, r3, #3
 8008e22:	4a80      	ldr	r2, [pc, #512]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e24:	4694      	mov	ip, r2
 8008e26:	4463      	add	r3, ip
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	497c      	ldr	r1, [pc, #496]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e32:	468c      	mov	ip, r1
 8008e34:	4463      	add	r3, ip
 8008e36:	0412      	lsls	r2, r2, #16
 8008e38:	0c12      	lsrs	r2, r2, #16
 8008e3a:	601a      	str	r2, [r3, #0]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	00db      	lsls	r3, r3, #3
 8008e42:	4a78      	ldr	r2, [pc, #480]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e44:	4694      	mov	ip, r2
 8008e46:	4463      	add	r3, ip
 8008e48:	6819      	ldr	r1, [r3, #0]
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	041a      	lsls	r2, r3, #16
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	00db      	lsls	r3, r3, #3
 8008e56:	4873      	ldr	r0, [pc, #460]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e58:	4684      	mov	ip, r0
 8008e5a:	4463      	add	r3, ip
 8008e5c:	430a      	orrs	r2, r1
 8008e5e:	601a      	str	r2, [r3, #0]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	785b      	ldrb	r3, [r3, #1]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d168      	bne.n	8008f3a <USB_EPStartXfer+0xca6>
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	00db      	lsls	r3, r3, #3
 8008e6e:	4a6d      	ldr	r2, [pc, #436]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e70:	4694      	mov	ip, r2
 8008e72:	4463      	add	r3, ip
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	00db      	lsls	r3, r3, #3
 8008e7c:	4969      	ldr	r1, [pc, #420]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008e7e:	468c      	mov	ip, r1
 8008e80:	4463      	add	r3, ip
 8008e82:	0192      	lsls	r2, r2, #6
 8008e84:	0992      	lsrs	r2, r2, #6
 8008e86:	605a      	str	r2, [r3, #4]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e8e:	d920      	bls.n	8008ed2 <USB_EPStartXfer+0xc3e>
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	095b      	lsrs	r3, r3, #5
 8008e96:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	221f      	movs	r2, #31
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	d102      	bne.n	8008ea8 <USB_EPStartXfer+0xc14>
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea4:	3b01      	subs	r3, #1
 8008ea6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	00db      	lsls	r3, r3, #3
 8008eae:	4a5d      	ldr	r2, [pc, #372]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008eb0:	4694      	mov	ip, r2
 8008eb2:	4463      	add	r3, ip
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb8:	069b      	lsls	r3, r3, #26
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	00db      	lsls	r3, r3, #3
 8008ec2:	4958      	ldr	r1, [pc, #352]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008ec4:	468c      	mov	ip, r1
 8008ec6:	4463      	add	r3, ip
 8008ec8:	2180      	movs	r1, #128	@ 0x80
 8008eca:	0609      	lsls	r1, r1, #24
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	605a      	str	r2, [r3, #4]
 8008ed0:	e059      	b.n	8008f86 <USB_EPStartXfer+0xcf2>
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d111      	bne.n	8008efe <USB_EPStartXfer+0xc6a>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	00db      	lsls	r3, r3, #3
 8008ee0:	4a50      	ldr	r2, [pc, #320]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008ee2:	4694      	mov	ip, r2
 8008ee4:	4463      	add	r3, ip
 8008ee6:	685a      	ldr	r2, [r3, #4]
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	00db      	lsls	r3, r3, #3
 8008eee:	494d      	ldr	r1, [pc, #308]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008ef0:	468c      	mov	ip, r1
 8008ef2:	4463      	add	r3, ip
 8008ef4:	2180      	movs	r1, #128	@ 0x80
 8008ef6:	0609      	lsls	r1, r1, #24
 8008ef8:	430a      	orrs	r2, r1
 8008efa:	605a      	str	r2, [r3, #4]
 8008efc:	e043      	b.n	8008f86 <USB_EPStartXfer+0xcf2>
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	085b      	lsrs	r3, r3, #1
 8008f04:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	d002      	beq.n	8008f16 <USB_EPStartXfer+0xc82>
 8008f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f12:	3301      	adds	r3, #1
 8008f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	00db      	lsls	r3, r3, #3
 8008f1c:	4a41      	ldr	r2, [pc, #260]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f1e:	4694      	mov	ip, r2
 8008f20:	4463      	add	r3, ip
 8008f22:	6859      	ldr	r1, [r3, #4]
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	069a      	lsls	r2, r3, #26
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	00db      	lsls	r3, r3, #3
 8008f2e:	483d      	ldr	r0, [pc, #244]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f30:	4684      	mov	ip, r0
 8008f32:	4463      	add	r3, ip
 8008f34:	430a      	orrs	r2, r1
 8008f36:	605a      	str	r2, [r3, #4]
 8008f38:	e025      	b.n	8008f86 <USB_EPStartXfer+0xcf2>
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	785b      	ldrb	r3, [r3, #1]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d121      	bne.n	8008f86 <USB_EPStartXfer+0xcf2>
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	00db      	lsls	r3, r3, #3
 8008f48:	4a36      	ldr	r2, [pc, #216]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f4a:	4694      	mov	ip, r2
 8008f4c:	4463      	add	r3, ip
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	00db      	lsls	r3, r3, #3
 8008f56:	4933      	ldr	r1, [pc, #204]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f58:	468c      	mov	ip, r1
 8008f5a:	4463      	add	r3, ip
 8008f5c:	0412      	lsls	r2, r2, #16
 8008f5e:	0c12      	lsrs	r2, r2, #16
 8008f60:	605a      	str	r2, [r3, #4]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	00db      	lsls	r3, r3, #3
 8008f68:	4a2e      	ldr	r2, [pc, #184]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f6a:	4694      	mov	ip, r2
 8008f6c:	4463      	add	r3, ip
 8008f6e:	6859      	ldr	r1, [r3, #4]
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	691b      	ldr	r3, [r3, #16]
 8008f74:	041a      	lsls	r2, r3, #16
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	4829      	ldr	r0, [pc, #164]	@ (8009024 <USB_EPStartXfer+0xd90>)
 8008f7e:	4684      	mov	ip, r0
 8008f80:	4463      	add	r3, ip
 8008f82:	430a      	orrs	r2, r1
 8008f84:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	69db      	ldr	r3, [r3, #28]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d100      	bne.n	8008f90 <USB_EPStartXfer+0xcfc>
 8008f8e:	e170      	b.n	8009272 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	18d3      	adds	r3, r2, r3
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	2126      	movs	r1, #38	@ 0x26
 8008f9e:	187b      	adds	r3, r7, r1
 8008fa0:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fa2:	187b      	adds	r3, r7, r1
 8008fa4:	881a      	ldrh	r2, [r3, #0]
 8008fa6:	2380      	movs	r3, #128	@ 0x80
 8008fa8:	01db      	lsls	r3, r3, #7
 8008faa:	4013      	ands	r3, r2
 8008fac:	d004      	beq.n	8008fb8 <USB_EPStartXfer+0xd24>
 8008fae:	187b      	adds	r3, r7, r1
 8008fb0:	881b      	ldrh	r3, [r3, #0]
 8008fb2:	2240      	movs	r2, #64	@ 0x40
 8008fb4:	4013      	ands	r3, r2
 8008fb6:	d10d      	bne.n	8008fd4 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008fb8:	2126      	movs	r1, #38	@ 0x26
 8008fba:	187b      	adds	r3, r7, r1
 8008fbc:	881a      	ldrh	r2, [r3, #0]
 8008fbe:	2380      	movs	r3, #128	@ 0x80
 8008fc0:	01db      	lsls	r3, r3, #7
 8008fc2:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fc4:	d000      	beq.n	8008fc8 <USB_EPStartXfer+0xd34>
 8008fc6:	e154      	b.n	8009272 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008fc8:	187b      	adds	r3, r7, r1
 8008fca:	881b      	ldrh	r3, [r3, #0]
 8008fcc:	2240      	movs	r2, #64	@ 0x40
 8008fce:	4013      	ands	r3, r2
 8008fd0:	d000      	beq.n	8008fd4 <USB_EPStartXfer+0xd40>
 8008fd2:	e14e      	b.n	8009272 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	18d3      	adds	r3, r2, r3
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a11      	ldr	r2, [pc, #68]	@ (8009028 <USB_EPStartXfer+0xd94>)
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	623b      	str	r3, [r7, #32]
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	18d3      	adds	r3, r2, r3
 8008ff0:	6a3a      	ldr	r2, [r7, #32]
 8008ff2:	490e      	ldr	r1, [pc, #56]	@ (800902c <USB_EPStartXfer+0xd98>)
 8008ff4:	430a      	orrs	r2, r1
 8008ff6:	601a      	str	r2, [r3, #0]
 8008ff8:	e13b      	b.n	8009272 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	78db      	ldrb	r3, [r3, #3]
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d000      	beq.n	8009004 <USB_EPStartXfer+0xd70>
 8009002:	e134      	b.n	800926e <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	699a      	ldr	r2, [r3, #24]
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	429a      	cmp	r2, r3
 800900e:	d90f      	bls.n	8009030 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	691b      	ldr	r3, [r3, #16]
 8009014:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	699a      	ldr	r2, [r3, #24]
 800901a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800901c:	1ad2      	subs	r2, r2, r3
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	619a      	str	r2, [r3, #24]
 8009022:	e00b      	b.n	800903c <USB_EPStartXfer+0xda8>
 8009024:	40009800 	.word	0x40009800
 8009028:	07ff8f8f 	.word	0x07ff8f8f
 800902c:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	2200      	movs	r2, #0
 800903a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	785b      	ldrb	r3, [r3, #1]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d162      	bne.n	800910a <USB_EPStartXfer+0xe76>
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	00db      	lsls	r3, r3, #3
 800904a:	4a9a      	ldr	r2, [pc, #616]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800904c:	4694      	mov	ip, r2
 800904e:	4463      	add	r3, ip
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	4996      	ldr	r1, [pc, #600]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800905a:	468c      	mov	ip, r1
 800905c:	4463      	add	r3, ip
 800905e:	0192      	lsls	r2, r2, #6
 8009060:	0992      	lsrs	r2, r2, #6
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009066:	2b3e      	cmp	r3, #62	@ 0x3e
 8009068:	d91e      	bls.n	80090a8 <USB_EPStartXfer+0xe14>
 800906a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800906c:	095b      	lsrs	r3, r3, #5
 800906e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009072:	221f      	movs	r2, #31
 8009074:	4013      	ands	r3, r2
 8009076:	d102      	bne.n	800907e <USB_EPStartXfer+0xdea>
 8009078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800907a:	3b01      	subs	r3, #1
 800907c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	00db      	lsls	r3, r3, #3
 8009084:	4a8b      	ldr	r2, [pc, #556]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009086:	4694      	mov	ip, r2
 8009088:	4463      	add	r3, ip
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908e:	069b      	lsls	r3, r3, #26
 8009090:	431a      	orrs	r2, r3
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	00db      	lsls	r3, r3, #3
 8009098:	4986      	ldr	r1, [pc, #536]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800909a:	468c      	mov	ip, r1
 800909c:	4463      	add	r3, ip
 800909e:	2180      	movs	r1, #128	@ 0x80
 80090a0:	0609      	lsls	r1, r1, #24
 80090a2:	430a      	orrs	r2, r1
 80090a4:	601a      	str	r2, [r3, #0]
 80090a6:	e055      	b.n	8009154 <USB_EPStartXfer+0xec0>
 80090a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d111      	bne.n	80090d2 <USB_EPStartXfer+0xe3e>
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	4a7f      	ldr	r2, [pc, #508]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80090b6:	4694      	mov	ip, r2
 80090b8:	4463      	add	r3, ip
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	00db      	lsls	r3, r3, #3
 80090c2:	497c      	ldr	r1, [pc, #496]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80090c4:	468c      	mov	ip, r1
 80090c6:	4463      	add	r3, ip
 80090c8:	2180      	movs	r1, #128	@ 0x80
 80090ca:	0609      	lsls	r1, r1, #24
 80090cc:	430a      	orrs	r2, r1
 80090ce:	601a      	str	r2, [r3, #0]
 80090d0:	e040      	b.n	8009154 <USB_EPStartXfer+0xec0>
 80090d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090d4:	085b      	lsrs	r3, r3, #1
 80090d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090da:	2201      	movs	r2, #1
 80090dc:	4013      	ands	r3, r2
 80090de:	d002      	beq.n	80090e6 <USB_EPStartXfer+0xe52>
 80090e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e2:	3301      	adds	r3, #1
 80090e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	00db      	lsls	r3, r3, #3
 80090ec:	4a71      	ldr	r2, [pc, #452]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80090ee:	4694      	mov	ip, r2
 80090f0:	4463      	add	r3, ip
 80090f2:	6819      	ldr	r1, [r3, #0]
 80090f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f6:	069a      	lsls	r2, r3, #26
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	00db      	lsls	r3, r3, #3
 80090fe:	486d      	ldr	r0, [pc, #436]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009100:	4684      	mov	ip, r0
 8009102:	4463      	add	r3, ip
 8009104:	430a      	orrs	r2, r1
 8009106:	601a      	str	r2, [r3, #0]
 8009108:	e024      	b.n	8009154 <USB_EPStartXfer+0xec0>
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	2b01      	cmp	r3, #1
 8009110:	d120      	bne.n	8009154 <USB_EPStartXfer+0xec0>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	00db      	lsls	r3, r3, #3
 8009118:	4a66      	ldr	r2, [pc, #408]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800911a:	4694      	mov	ip, r2
 800911c:	4463      	add	r3, ip
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	4963      	ldr	r1, [pc, #396]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009128:	468c      	mov	ip, r1
 800912a:	4463      	add	r3, ip
 800912c:	0412      	lsls	r2, r2, #16
 800912e:	0c12      	lsrs	r2, r2, #16
 8009130:	601a      	str	r2, [r3, #0]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	00db      	lsls	r3, r3, #3
 8009138:	4a5e      	ldr	r2, [pc, #376]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800913a:	4694      	mov	ip, r2
 800913c:	4463      	add	r3, ip
 800913e:	6819      	ldr	r1, [r3, #0]
 8009140:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009142:	041a      	lsls	r2, r3, #16
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	00db      	lsls	r3, r3, #3
 800914a:	485a      	ldr	r0, [pc, #360]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800914c:	4684      	mov	ip, r0
 800914e:	4463      	add	r3, ip
 8009150:	430a      	orrs	r2, r1
 8009152:	601a      	str	r2, [r3, #0]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	785b      	ldrb	r3, [r3, #1]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d162      	bne.n	8009222 <USB_EPStartXfer+0xf8e>
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	00db      	lsls	r3, r3, #3
 8009162:	4a54      	ldr	r2, [pc, #336]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009164:	4694      	mov	ip, r2
 8009166:	4463      	add	r3, ip
 8009168:	685a      	ldr	r2, [r3, #4]
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	00db      	lsls	r3, r3, #3
 8009170:	4950      	ldr	r1, [pc, #320]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009172:	468c      	mov	ip, r1
 8009174:	4463      	add	r3, ip
 8009176:	0192      	lsls	r2, r2, #6
 8009178:	0992      	lsrs	r2, r2, #6
 800917a:	605a      	str	r2, [r3, #4]
 800917c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800917e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009180:	d91e      	bls.n	80091c0 <USB_EPStartXfer+0xf2c>
 8009182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009184:	095b      	lsrs	r3, r3, #5
 8009186:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800918a:	221f      	movs	r2, #31
 800918c:	4013      	ands	r3, r2
 800918e:	d102      	bne.n	8009196 <USB_EPStartXfer+0xf02>
 8009190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009192:	3b01      	subs	r3, #1
 8009194:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	00db      	lsls	r3, r3, #3
 800919c:	4a45      	ldr	r2, [pc, #276]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 800919e:	4694      	mov	ip, r2
 80091a0:	4463      	add	r3, ip
 80091a2:	685a      	ldr	r2, [r3, #4]
 80091a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a6:	069b      	lsls	r3, r3, #26
 80091a8:	431a      	orrs	r2, r3
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	4940      	ldr	r1, [pc, #256]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80091b2:	468c      	mov	ip, r1
 80091b4:	4463      	add	r3, ip
 80091b6:	2180      	movs	r1, #128	@ 0x80
 80091b8:	0609      	lsls	r1, r1, #24
 80091ba:	430a      	orrs	r2, r1
 80091bc:	605a      	str	r2, [r3, #4]
 80091be:	e058      	b.n	8009272 <USB_EPStartXfer+0xfde>
 80091c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d111      	bne.n	80091ea <USB_EPStartXfer+0xf56>
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	00db      	lsls	r3, r3, #3
 80091cc:	4a39      	ldr	r2, [pc, #228]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80091ce:	4694      	mov	ip, r2
 80091d0:	4463      	add	r3, ip
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	4936      	ldr	r1, [pc, #216]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 80091dc:	468c      	mov	ip, r1
 80091de:	4463      	add	r3, ip
 80091e0:	2180      	movs	r1, #128	@ 0x80
 80091e2:	0609      	lsls	r1, r1, #24
 80091e4:	430a      	orrs	r2, r1
 80091e6:	605a      	str	r2, [r3, #4]
 80091e8:	e043      	b.n	8009272 <USB_EPStartXfer+0xfde>
 80091ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091ec:	085b      	lsrs	r3, r3, #1
 80091ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091f2:	2201      	movs	r2, #1
 80091f4:	4013      	ands	r3, r2
 80091f6:	d002      	beq.n	80091fe <USB_EPStartXfer+0xf6a>
 80091f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fa:	3301      	adds	r3, #1
 80091fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	00db      	lsls	r3, r3, #3
 8009204:	4a2b      	ldr	r2, [pc, #172]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009206:	4694      	mov	ip, r2
 8009208:	4463      	add	r3, ip
 800920a:	6859      	ldr	r1, [r3, #4]
 800920c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920e:	069a      	lsls	r2, r3, #26
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	00db      	lsls	r3, r3, #3
 8009216:	4827      	ldr	r0, [pc, #156]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009218:	4684      	mov	ip, r0
 800921a:	4463      	add	r3, ip
 800921c:	430a      	orrs	r2, r1
 800921e:	605a      	str	r2, [r3, #4]
 8009220:	e027      	b.n	8009272 <USB_EPStartXfer+0xfde>
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	785b      	ldrb	r3, [r3, #1]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d123      	bne.n	8009272 <USB_EPStartXfer+0xfde>
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	00db      	lsls	r3, r3, #3
 8009230:	4a20      	ldr	r2, [pc, #128]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009232:	4694      	mov	ip, r2
 8009234:	4463      	add	r3, ip
 8009236:	685a      	ldr	r2, [r3, #4]
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	00db      	lsls	r3, r3, #3
 800923e:	491d      	ldr	r1, [pc, #116]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009240:	468c      	mov	ip, r1
 8009242:	4463      	add	r3, ip
 8009244:	0412      	lsls	r2, r2, #16
 8009246:	0c12      	lsrs	r2, r2, #16
 8009248:	605a      	str	r2, [r3, #4]
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	00db      	lsls	r3, r3, #3
 8009250:	4a18      	ldr	r2, [pc, #96]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009252:	4694      	mov	ip, r2
 8009254:	4463      	add	r3, ip
 8009256:	6859      	ldr	r1, [r3, #4]
 8009258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800925a:	041a      	lsls	r2, r3, #16
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	00db      	lsls	r3, r3, #3
 8009262:	4814      	ldr	r0, [pc, #80]	@ (80092b4 <USB_EPStartXfer+0x1020>)
 8009264:	4684      	mov	ip, r0
 8009266:	4463      	add	r3, ip
 8009268:	430a      	orrs	r2, r1
 800926a:	605a      	str	r2, [r3, #4]
 800926c:	e001      	b.n	8009272 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e01c      	b.n	80092ac <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	18d3      	adds	r3, r2, r3
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a0e      	ldr	r2, [pc, #56]	@ (80092b8 <USB_EPStartXfer+0x1024>)
 8009280:	4013      	ands	r3, r2
 8009282:	61fb      	str	r3, [r7, #28]
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	2280      	movs	r2, #128	@ 0x80
 8009288:	0152      	lsls	r2, r2, #5
 800928a:	4053      	eors	r3, r2
 800928c:	61fb      	str	r3, [r7, #28]
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	2280      	movs	r2, #128	@ 0x80
 8009292:	0192      	lsls	r2, r2, #6
 8009294:	4053      	eors	r3, r2
 8009296:	61fb      	str	r3, [r7, #28]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	18d3      	adds	r3, r2, r3
 80092a2:	69fa      	ldr	r2, [r7, #28]
 80092a4:	4905      	ldr	r1, [pc, #20]	@ (80092bc <USB_EPStartXfer+0x1028>)
 80092a6:	430a      	orrs	r2, r1
 80092a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	0018      	movs	r0, r3
 80092ae:	46bd      	mov	sp, r7
 80092b0:	b017      	add	sp, #92	@ 0x5c
 80092b2:	bd90      	pop	{r4, r7, pc}
 80092b4:	40009800 	.word	0x40009800
 80092b8:	07ffbf8f 	.word	0x07ffbf8f
 80092bc:	00008080 	.word	0x00008080

080092c0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
 80092c8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	785b      	ldrb	r3, [r3, #1]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d016      	beq.n	8009300 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	18d3      	adds	r3, r2, r3
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a16      	ldr	r2, [pc, #88]	@ (8009338 <USB_EPSetStall+0x78>)
 80092e0:	4013      	ands	r3, r2
 80092e2:	60bb      	str	r3, [r7, #8]
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	2210      	movs	r2, #16
 80092e8:	4053      	eors	r3, r2
 80092ea:	60bb      	str	r3, [r7, #8]
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	18d3      	adds	r3, r2, r3
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	4910      	ldr	r1, [pc, #64]	@ (800933c <USB_EPSetStall+0x7c>)
 80092fa:	430a      	orrs	r2, r1
 80092fc:	601a      	str	r2, [r3, #0]
 80092fe:	e016      	b.n	800932e <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	18d3      	adds	r3, r2, r3
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a0c      	ldr	r2, [pc, #48]	@ (8009340 <USB_EPSetStall+0x80>)
 800930e:	4013      	ands	r3, r2
 8009310:	60fb      	str	r3, [r7, #12]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2280      	movs	r2, #128	@ 0x80
 8009316:	0152      	lsls	r2, r2, #5
 8009318:	4053      	eors	r3, r2
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	009b      	lsls	r3, r3, #2
 8009324:	18d3      	adds	r3, r2, r3
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	4904      	ldr	r1, [pc, #16]	@ (800933c <USB_EPSetStall+0x7c>)
 800932a:	430a      	orrs	r2, r1
 800932c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800932e:	2300      	movs	r3, #0
}
 8009330:	0018      	movs	r0, r3
 8009332:	46bd      	mov	sp, r7
 8009334:	b004      	add	sp, #16
 8009336:	bd80      	pop	{r7, pc}
 8009338:	07ff8fbf 	.word	0x07ff8fbf
 800933c:	00008080 	.word	0x00008080
 8009340:	07ffbf8f 	.word	0x07ffbf8f

08009344 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b088      	sub	sp, #32
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	7b1b      	ldrb	r3, [r3, #12]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d000      	beq.n	8009358 <USB_EPClearStall+0x14>
 8009356:	e075      	b.n	8009444 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	785b      	ldrb	r3, [r3, #1]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d037      	beq.n	80093d0 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	18d3      	adds	r3, r2, r3
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	613b      	str	r3, [r7, #16]
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	2240      	movs	r2, #64	@ 0x40
 8009372:	4013      	ands	r3, r2
 8009374:	d011      	beq.n	800939a <USB_EPClearStall+0x56>
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	18d3      	adds	r3, r2, r3
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a33      	ldr	r2, [pc, #204]	@ (8009450 <USB_EPClearStall+0x10c>)
 8009384:	4013      	ands	r3, r2
 8009386:	60fb      	str	r3, [r7, #12]
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	18d3      	adds	r3, r2, r3
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	492f      	ldr	r1, [pc, #188]	@ (8009454 <USB_EPClearStall+0x110>)
 8009396:	430a      	orrs	r2, r1
 8009398:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	78db      	ldrb	r3, [r3, #3]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d050      	beq.n	8009444 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	18d3      	adds	r3, r2, r3
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009458 <USB_EPClearStall+0x114>)
 80093b0:	4013      	ands	r3, r2
 80093b2:	60bb      	str	r3, [r7, #8]
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2220      	movs	r2, #32
 80093b8:	4053      	eors	r3, r2
 80093ba:	60bb      	str	r3, [r7, #8]
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	781b      	ldrb	r3, [r3, #0]
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	18d3      	adds	r3, r2, r3
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	4924      	ldr	r1, [pc, #144]	@ (800945c <USB_EPClearStall+0x118>)
 80093ca:	430a      	orrs	r2, r1
 80093cc:	601a      	str	r2, [r3, #0]
 80093ce:	e039      	b.n	8009444 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	18d3      	adds	r3, r2, r3
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	61fb      	str	r3, [r7, #28]
 80093de:	69fa      	ldr	r2, [r7, #28]
 80093e0:	2380      	movs	r3, #128	@ 0x80
 80093e2:	01db      	lsls	r3, r3, #7
 80093e4:	4013      	ands	r3, r2
 80093e6:	d011      	beq.n	800940c <USB_EPClearStall+0xc8>
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	18d3      	adds	r3, r2, r3
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a16      	ldr	r2, [pc, #88]	@ (8009450 <USB_EPClearStall+0x10c>)
 80093f6:	4013      	ands	r3, r2
 80093f8:	61bb      	str	r3, [r7, #24]
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	18d3      	adds	r3, r2, r3
 8009404:	69ba      	ldr	r2, [r7, #24]
 8009406:	4916      	ldr	r1, [pc, #88]	@ (8009460 <USB_EPClearStall+0x11c>)
 8009408:	430a      	orrs	r2, r1
 800940a:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	009b      	lsls	r3, r3, #2
 8009414:	18d3      	adds	r3, r2, r3
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a12      	ldr	r2, [pc, #72]	@ (8009464 <USB_EPClearStall+0x120>)
 800941a:	4013      	ands	r3, r2
 800941c:	617b      	str	r3, [r7, #20]
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	2280      	movs	r2, #128	@ 0x80
 8009422:	0152      	lsls	r2, r2, #5
 8009424:	4053      	eors	r3, r2
 8009426:	617b      	str	r3, [r7, #20]
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	2280      	movs	r2, #128	@ 0x80
 800942c:	0192      	lsls	r2, r2, #6
 800942e:	4053      	eors	r3, r2
 8009430:	617b      	str	r3, [r7, #20]
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	18d3      	adds	r3, r2, r3
 800943c:	697a      	ldr	r2, [r7, #20]
 800943e:	4907      	ldr	r1, [pc, #28]	@ (800945c <USB_EPClearStall+0x118>)
 8009440:	430a      	orrs	r2, r1
 8009442:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	0018      	movs	r0, r3
 8009448:	46bd      	mov	sp, r7
 800944a:	b008      	add	sp, #32
 800944c:	bd80      	pop	{r7, pc}
 800944e:	46c0      	nop			@ (mov r8, r8)
 8009450:	07ff8f8f 	.word	0x07ff8f8f
 8009454:	000080c0 	.word	0x000080c0
 8009458:	07ff8fbf 	.word	0x07ff8fbf
 800945c:	00008080 	.word	0x00008080
 8009460:	0000c080 	.word	0x0000c080
 8009464:	07ffbf8f 	.word	0x07ffbf8f

08009468 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	000a      	movs	r2, r1
 8009472:	1cfb      	adds	r3, r7, #3
 8009474:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8009476:	1cfb      	adds	r3, r7, #3
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d102      	bne.n	8009484 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2280      	movs	r2, #128	@ 0x80
 8009482:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009484:	2300      	movs	r3, #0
}
 8009486:	0018      	movs	r0, r3
 8009488:	46bd      	mov	sp, r7
 800948a:	b002      	add	sp, #8
 800948c:	bd80      	pop	{r7, pc}

0800948e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800948e:	b580      	push	{r7, lr}
 8009490:	b082      	sub	sp, #8
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800949a:	2280      	movs	r2, #128	@ 0x80
 800949c:	0212      	lsls	r2, r2, #8
 800949e:	431a      	orrs	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	0018      	movs	r0, r3
 80094a8:	46bd      	mov	sp, r7
 80094aa:	b002      	add	sp, #8
 80094ac:	bd80      	pop	{r7, pc}

080094ae <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ba:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80094bc:	68fb      	ldr	r3, [r7, #12]
}
 80094be:	0018      	movs	r0, r3
 80094c0:	46bd      	mov	sp, r7
 80094c2:	b004      	add	sp, #16
 80094c4:	bd80      	pop	{r7, pc}
	...

080094c8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b08a      	sub	sp, #40	@ 0x28
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	0019      	movs	r1, r3
 80094d4:	1dbb      	adds	r3, r7, #6
 80094d6:	801a      	strh	r2, [r3, #0]
 80094d8:	1d3b      	adds	r3, r7, #4
 80094da:	1c0a      	adds	r2, r1, #0
 80094dc:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80094de:	1d3b      	adds	r3, r7, #4
 80094e0:	881b      	ldrh	r3, [r3, #0]
 80094e2:	3303      	adds	r3, #3
 80094e4:	089b      	lsrs	r3, r3, #2
 80094e6:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80094e8:	2016      	movs	r0, #22
 80094ea:	183b      	adds	r3, r7, r0
 80094ec:	1d3a      	adds	r2, r7, #4
 80094ee:	8812      	ldrh	r2, [r2, #0]
 80094f0:	2103      	movs	r1, #3
 80094f2:	400a      	ands	r2, r1
 80094f4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 80094fa:	183b      	adds	r3, r7, r0
 80094fc:	881b      	ldrh	r3, [r3, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d002      	beq.n	8009508 <USB_WritePMA+0x40>
  {
    NbWords--;
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	3b01      	subs	r3, #1
 8009506:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009508:	1dbb      	adds	r3, r7, #6
 800950a:	881b      	ldrh	r3, [r3, #0]
 800950c:	4a28      	ldr	r2, [pc, #160]	@ (80095b0 <USB_WritePMA+0xe8>)
 800950e:	4694      	mov	ip, r2
 8009510:	4463      	add	r3, ip
 8009512:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	623b      	str	r3, [r7, #32]
 8009518:	e01f      	b.n	800955a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	781a      	ldrb	r2, [r3, #0]
 800951e:	7859      	ldrb	r1, [r3, #1]
 8009520:	0209      	lsls	r1, r1, #8
 8009522:	430a      	orrs	r2, r1
 8009524:	7899      	ldrb	r1, [r3, #2]
 8009526:	0409      	lsls	r1, r1, #16
 8009528:	430a      	orrs	r2, r1
 800952a:	78db      	ldrb	r3, [r3, #3]
 800952c:	061b      	lsls	r3, r3, #24
 800952e:	4313      	orrs	r3, r2
 8009530:	001a      	movs	r2, r3
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	3304      	adds	r3, #4
 800953a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	3301      	adds	r3, #1
 8009540:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	3301      	adds	r3, #1
 8009546:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	3301      	adds	r3, #1
 800954c:	613b      	str	r3, [r7, #16]
    pBuf++;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	3301      	adds	r3, #1
 8009552:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8009554:	6a3b      	ldr	r3, [r7, #32]
 8009556:	3b01      	subs	r3, #1
 8009558:	623b      	str	r3, [r7, #32]
 800955a:	6a3b      	ldr	r3, [r7, #32]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1dc      	bne.n	800951a <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8009560:	2316      	movs	r3, #22
 8009562:	18fb      	adds	r3, r7, r3
 8009564:	881b      	ldrh	r3, [r3, #0]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d01e      	beq.n	80095a8 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	001a      	movs	r2, r3
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	409a      	lsls	r2, r3
 800957a:	0013      	movs	r3, r2
 800957c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800957e:	4313      	orrs	r3, r2
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8009582:	6a3b      	ldr	r3, [r7, #32]
 8009584:	3301      	adds	r3, #1
 8009586:	623b      	str	r3, [r7, #32]
      pBuf++;
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	3301      	adds	r3, #1
 800958c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800958e:	2116      	movs	r1, #22
 8009590:	187b      	adds	r3, r7, r1
 8009592:	881a      	ldrh	r2, [r3, #0]
 8009594:	187b      	adds	r3, r7, r1
 8009596:	3a01      	subs	r2, #1
 8009598:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800959a:	187b      	adds	r3, r7, r1
 800959c:	881b      	ldrh	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1e5      	bne.n	800956e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095a6:	601a      	str	r2, [r3, #0]
  }
}
 80095a8:	46c0      	nop			@ (mov r8, r8)
 80095aa:	46bd      	mov	sp, r7
 80095ac:	b00a      	add	sp, #40	@ 0x28
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	40009800 	.word	0x40009800

080095b4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80095b4:	b590      	push	{r4, r7, lr}
 80095b6:	b08b      	sub	sp, #44	@ 0x2c
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	60b9      	str	r1, [r7, #8]
 80095be:	0019      	movs	r1, r3
 80095c0:	1dbb      	adds	r3, r7, #6
 80095c2:	801a      	strh	r2, [r3, #0]
 80095c4:	1d3b      	adds	r3, r7, #4
 80095c6:	1c0a      	adds	r2, r1, #0
 80095c8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80095ca:	1d3b      	adds	r3, r7, #4
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	3303      	adds	r3, #3
 80095d0:	089b      	lsrs	r3, r3, #2
 80095d2:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80095d4:	201a      	movs	r0, #26
 80095d6:	183b      	adds	r3, r7, r0
 80095d8:	1d3a      	adds	r2, r7, #4
 80095da:	8812      	ldrh	r2, [r2, #0]
 80095dc:	2103      	movs	r1, #3
 80095de:	400a      	ands	r2, r1
 80095e0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80095e6:	1dbb      	adds	r3, r7, #6
 80095e8:	881b      	ldrh	r3, [r3, #0]
 80095ea:	4a39      	ldr	r2, [pc, #228]	@ (80096d0 <USB_ReadPMA+0x11c>)
 80095ec:	4694      	mov	ip, r2
 80095ee:	4463      	add	r3, ip
 80095f0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80095f2:	183b      	adds	r3, r7, r0
 80095f4:	881b      	ldrh	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d002      	beq.n	8009600 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	3b01      	subs	r3, #1
 80095fe:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8009600:	69fb      	ldr	r3, [r7, #28]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
 8009604:	e03c      	b.n	8009680 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	21ff      	movs	r1, #255	@ 0xff
 800960e:	4011      	ands	r1, r2
 8009610:	000c      	movs	r4, r1
 8009612:	7819      	ldrb	r1, [r3, #0]
 8009614:	2000      	movs	r0, #0
 8009616:	4001      	ands	r1, r0
 8009618:	1c08      	adds	r0, r1, #0
 800961a:	1c21      	adds	r1, r4, #0
 800961c:	4301      	orrs	r1, r0
 800961e:	7019      	strb	r1, [r3, #0]
 8009620:	0a11      	lsrs	r1, r2, #8
 8009622:	20ff      	movs	r0, #255	@ 0xff
 8009624:	4001      	ands	r1, r0
 8009626:	000c      	movs	r4, r1
 8009628:	7859      	ldrb	r1, [r3, #1]
 800962a:	2000      	movs	r0, #0
 800962c:	4001      	ands	r1, r0
 800962e:	1c08      	adds	r0, r1, #0
 8009630:	1c21      	adds	r1, r4, #0
 8009632:	4301      	orrs	r1, r0
 8009634:	7059      	strb	r1, [r3, #1]
 8009636:	0c11      	lsrs	r1, r2, #16
 8009638:	20ff      	movs	r0, #255	@ 0xff
 800963a:	4001      	ands	r1, r0
 800963c:	000c      	movs	r4, r1
 800963e:	7899      	ldrb	r1, [r3, #2]
 8009640:	2000      	movs	r0, #0
 8009642:	4001      	ands	r1, r0
 8009644:	1c08      	adds	r0, r1, #0
 8009646:	1c21      	adds	r1, r4, #0
 8009648:	4301      	orrs	r1, r0
 800964a:	7099      	strb	r1, [r3, #2]
 800964c:	0e10      	lsrs	r0, r2, #24
 800964e:	78da      	ldrb	r2, [r3, #3]
 8009650:	2100      	movs	r1, #0
 8009652:	400a      	ands	r2, r1
 8009654:	1c11      	adds	r1, r2, #0
 8009656:	1c02      	adds	r2, r0, #0
 8009658:	430a      	orrs	r2, r1
 800965a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 800965c:	6a3b      	ldr	r3, [r7, #32]
 800965e:	3304      	adds	r3, #4
 8009660:	623b      	str	r3, [r7, #32]
    pBuf++;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	3301      	adds	r3, #1
 8009666:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	3301      	adds	r3, #1
 800966c:	617b      	str	r3, [r7, #20]
    pBuf++;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	3301      	adds	r3, #1
 8009672:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	3301      	adds	r3, #1
 8009678:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967c:	3b01      	subs	r3, #1
 800967e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1bf      	bne.n	8009606 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8009686:	231a      	movs	r3, #26
 8009688:	18fb      	adds	r3, r7, r3
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d01b      	beq.n	80096c8 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8009696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009698:	b2db      	uxtb	r3, r3
 800969a:	00db      	lsls	r3, r3, #3
 800969c:	693a      	ldr	r2, [r7, #16]
 800969e:	40da      	lsrs	r2, r3
 80096a0:	0013      	movs	r3, r2
 80096a2:	b2da      	uxtb	r2, r3
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	701a      	strb	r2, [r3, #0]
      count++;
 80096a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096aa:	3301      	adds	r3, #1
 80096ac:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	3301      	adds	r3, #1
 80096b2:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 80096b4:	211a      	movs	r1, #26
 80096b6:	187b      	adds	r3, r7, r1
 80096b8:	881a      	ldrh	r2, [r3, #0]
 80096ba:	187b      	adds	r3, r7, r1
 80096bc:	3a01      	subs	r2, #1
 80096be:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80096c0:	187b      	adds	r3, r7, r1
 80096c2:	881b      	ldrh	r3, [r3, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e6      	bne.n	8009696 <USB_ReadPMA+0xe2>
  }
}
 80096c8:	46c0      	nop			@ (mov r8, r8)
 80096ca:	46bd      	mov	sp, r7
 80096cc:	b00b      	add	sp, #44	@ 0x2c
 80096ce:	bd90      	pop	{r4, r7, pc}
 80096d0:	40009800 	.word	0x40009800

080096d4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	000a      	movs	r2, r1
 80096de:	1cfb      	adds	r3, r7, #3
 80096e0:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80096e2:	2387      	movs	r3, #135	@ 0x87
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	0018      	movs	r0, r3
 80096e8:	f002 ff8c 	bl	800c604 <USBD_static_malloc>
 80096ec:	0003      	movs	r3, r0
 80096ee:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d10a      	bne.n	800970c <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	23b5      	movs	r3, #181	@ 0xb5
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	58d2      	ldr	r2, [r2, r3]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	32b0      	adds	r2, #176	@ 0xb0
 8009702:	0092      	lsls	r2, r2, #2
 8009704:	2100      	movs	r1, #0
 8009706:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8009708:	2302      	movs	r3, #2
 800970a:	e0e9      	b.n	80098e0 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800970c:	2387      	movs	r3, #135	@ 0x87
 800970e:	009a      	lsls	r2, r3, #2
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2100      	movs	r1, #0
 8009714:	0018      	movs	r0, r3
 8009716:	f003 f8f1 	bl	800c8fc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	23b5      	movs	r3, #181	@ 0xb5
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	58d2      	ldr	r2, [r2, r3]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	32b0      	adds	r2, #176	@ 0xb0
 8009726:	0092      	lsls	r2, r2, #2
 8009728:	68f9      	ldr	r1, [r7, #12]
 800972a:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	23b5      	movs	r3, #181	@ 0xb5
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	58d2      	ldr	r2, [r2, r3]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	32b0      	adds	r2, #176	@ 0xb0
 8009738:	0092      	lsls	r2, r2, #2
 800973a:	58d1      	ldr	r1, [r2, r3]
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	23af      	movs	r3, #175	@ 0xaf
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	7c1b      	ldrb	r3, [r3, #16]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d13c      	bne.n	80097c6 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800974c:	4b66      	ldr	r3, [pc, #408]	@ (80098e8 <USBD_CDC_Init+0x214>)
 800974e:	7819      	ldrb	r1, [r3, #0]
 8009750:	2380      	movs	r3, #128	@ 0x80
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	2202      	movs	r2, #2
 8009758:	f002 fd91 	bl	800c27e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800975c:	4b62      	ldr	r3, [pc, #392]	@ (80098e8 <USBD_CDC_Init+0x214>)
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	001a      	movs	r2, r3
 8009762:	230f      	movs	r3, #15
 8009764:	401a      	ands	r2, r3
 8009766:	6879      	ldr	r1, [r7, #4]
 8009768:	0013      	movs	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	189b      	adds	r3, r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	18cb      	adds	r3, r1, r3
 8009772:	3324      	adds	r3, #36	@ 0x24
 8009774:	2201      	movs	r2, #1
 8009776:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009778:	4b5c      	ldr	r3, [pc, #368]	@ (80098ec <USBD_CDC_Init+0x218>)
 800977a:	7819      	ldrb	r1, [r3, #0]
 800977c:	2380      	movs	r3, #128	@ 0x80
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f002 fd7b 	bl	800c27e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009788:	4b58      	ldr	r3, [pc, #352]	@ (80098ec <USBD_CDC_Init+0x218>)
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	001a      	movs	r2, r3
 800978e:	230f      	movs	r3, #15
 8009790:	401a      	ands	r2, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	23b2      	movs	r3, #178	@ 0xb2
 8009796:	0059      	lsls	r1, r3, #1
 8009798:	0013      	movs	r3, r2
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	189b      	adds	r3, r3, r2
 800979e:	009b      	lsls	r3, r3, #2
 80097a0:	18c3      	adds	r3, r0, r3
 80097a2:	185b      	adds	r3, r3, r1
 80097a4:	2201      	movs	r2, #1
 80097a6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80097a8:	4b51      	ldr	r3, [pc, #324]	@ (80098f0 <USBD_CDC_Init+0x21c>)
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	001a      	movs	r2, r3
 80097ae:	230f      	movs	r3, #15
 80097b0:	401a      	ands	r2, r3
 80097b2:	6879      	ldr	r1, [r7, #4]
 80097b4:	0013      	movs	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	189b      	adds	r3, r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	18cb      	adds	r3, r1, r3
 80097be:	3326      	adds	r3, #38	@ 0x26
 80097c0:	2210      	movs	r2, #16
 80097c2:	801a      	strh	r2, [r3, #0]
 80097c4:	e039      	b.n	800983a <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097c6:	4b48      	ldr	r3, [pc, #288]	@ (80098e8 <USBD_CDC_Init+0x214>)
 80097c8:	7819      	ldrb	r1, [r3, #0]
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	2340      	movs	r3, #64	@ 0x40
 80097ce:	2202      	movs	r2, #2
 80097d0:	f002 fd55 	bl	800c27e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097d4:	4b44      	ldr	r3, [pc, #272]	@ (80098e8 <USBD_CDC_Init+0x214>)
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	001a      	movs	r2, r3
 80097da:	230f      	movs	r3, #15
 80097dc:	401a      	ands	r2, r3
 80097de:	6879      	ldr	r1, [r7, #4]
 80097e0:	0013      	movs	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	189b      	adds	r3, r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	18cb      	adds	r3, r1, r3
 80097ea:	3324      	adds	r3, #36	@ 0x24
 80097ec:	2201      	movs	r2, #1
 80097ee:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097f0:	4b3e      	ldr	r3, [pc, #248]	@ (80098ec <USBD_CDC_Init+0x218>)
 80097f2:	7819      	ldrb	r1, [r3, #0]
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	2340      	movs	r3, #64	@ 0x40
 80097f8:	2202      	movs	r2, #2
 80097fa:	f002 fd40 	bl	800c27e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80097fe:	4b3b      	ldr	r3, [pc, #236]	@ (80098ec <USBD_CDC_Init+0x218>)
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	001a      	movs	r2, r3
 8009804:	230f      	movs	r3, #15
 8009806:	401a      	ands	r2, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	23b2      	movs	r3, #178	@ 0xb2
 800980c:	0059      	lsls	r1, r3, #1
 800980e:	0013      	movs	r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	189b      	adds	r3, r3, r2
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	18c3      	adds	r3, r0, r3
 8009818:	185b      	adds	r3, r3, r1
 800981a:	2201      	movs	r2, #1
 800981c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800981e:	4b34      	ldr	r3, [pc, #208]	@ (80098f0 <USBD_CDC_Init+0x21c>)
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	001a      	movs	r2, r3
 8009824:	230f      	movs	r3, #15
 8009826:	401a      	ands	r2, r3
 8009828:	6879      	ldr	r1, [r7, #4]
 800982a:	0013      	movs	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	189b      	adds	r3, r3, r2
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	18cb      	adds	r3, r1, r3
 8009834:	3326      	adds	r3, #38	@ 0x26
 8009836:	2210      	movs	r2, #16
 8009838:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800983a:	4b2d      	ldr	r3, [pc, #180]	@ (80098f0 <USBD_CDC_Init+0x21c>)
 800983c:	7819      	ldrb	r1, [r3, #0]
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	2308      	movs	r3, #8
 8009842:	2203      	movs	r2, #3
 8009844:	f002 fd1b 	bl	800c27e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009848:	4b29      	ldr	r3, [pc, #164]	@ (80098f0 <USBD_CDC_Init+0x21c>)
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	001a      	movs	r2, r3
 800984e:	230f      	movs	r3, #15
 8009850:	401a      	ands	r2, r3
 8009852:	6879      	ldr	r1, [r7, #4]
 8009854:	0013      	movs	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	189b      	adds	r3, r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	18cb      	adds	r3, r1, r3
 800985e:	3324      	adds	r3, #36	@ 0x24
 8009860:	2201      	movs	r2, #1
 8009862:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	2381      	movs	r3, #129	@ 0x81
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	2100      	movs	r1, #0
 800986c:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	23b5      	movs	r3, #181	@ 0xb5
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	58d3      	ldr	r3, [r2, r3]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	33b0      	adds	r3, #176	@ 0xb0
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	18d3      	adds	r3, r2, r3
 800987e:	3304      	adds	r3, #4
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	2385      	movs	r3, #133	@ 0x85
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	2100      	movs	r1, #0
 800988e:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	2386      	movs	r3, #134	@ 0x86
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	2100      	movs	r1, #0
 8009898:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	2381      	movs	r3, #129	@ 0x81
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	58d3      	ldr	r3, [r2, r3]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d101      	bne.n	80098aa <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 80098a6:	2302      	movs	r3, #2
 80098a8:	e01a      	b.n	80098e0 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	7c1b      	ldrb	r3, [r3, #16]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d10b      	bne.n	80098ca <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098b2:	4b0e      	ldr	r3, [pc, #56]	@ (80098ec <USBD_CDC_Init+0x218>)
 80098b4:	7819      	ldrb	r1, [r3, #0]
 80098b6:	68fa      	ldr	r2, [r7, #12]
 80098b8:	2381      	movs	r3, #129	@ 0x81
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	58d2      	ldr	r2, [r2, r3]
 80098be:	2380      	movs	r3, #128	@ 0x80
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f002 fe1e 	bl	800c504 <USBD_LL_PrepareReceive>
 80098c8:	e009      	b.n	80098de <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098ca:	4b08      	ldr	r3, [pc, #32]	@ (80098ec <USBD_CDC_Init+0x218>)
 80098cc:	7819      	ldrb	r1, [r3, #0]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	2381      	movs	r3, #129	@ 0x81
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	58d2      	ldr	r2, [r2, r3]
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	2340      	movs	r3, #64	@ 0x40
 80098da:	f002 fe13 	bl	800c504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80098de:	2300      	movs	r3, #0
}
 80098e0:	0018      	movs	r0, r3
 80098e2:	46bd      	mov	sp, r7
 80098e4:	b004      	add	sp, #16
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	20000097 	.word	0x20000097
 80098ec:	20000098 	.word	0x20000098
 80098f0:	20000099 	.word	0x20000099

080098f4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	000a      	movs	r2, r1
 80098fe:	1cfb      	adds	r3, r7, #3
 8009900:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009902:	4b41      	ldr	r3, [pc, #260]	@ (8009a08 <USBD_CDC_DeInit+0x114>)
 8009904:	781a      	ldrb	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	0011      	movs	r1, r2
 800990a:	0018      	movs	r0, r3
 800990c:	f002 fcee 	bl	800c2ec <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009910:	4b3d      	ldr	r3, [pc, #244]	@ (8009a08 <USBD_CDC_DeInit+0x114>)
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	001a      	movs	r2, r3
 8009916:	230f      	movs	r3, #15
 8009918:	401a      	ands	r2, r3
 800991a:	6879      	ldr	r1, [r7, #4]
 800991c:	0013      	movs	r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	189b      	adds	r3, r3, r2
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	18cb      	adds	r3, r1, r3
 8009926:	3324      	adds	r3, #36	@ 0x24
 8009928:	2200      	movs	r2, #0
 800992a:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800992c:	4b37      	ldr	r3, [pc, #220]	@ (8009a0c <USBD_CDC_DeInit+0x118>)
 800992e:	781a      	ldrb	r2, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	0011      	movs	r1, r2
 8009934:	0018      	movs	r0, r3
 8009936:	f002 fcd9 	bl	800c2ec <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800993a:	4b34      	ldr	r3, [pc, #208]	@ (8009a0c <USBD_CDC_DeInit+0x118>)
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	001a      	movs	r2, r3
 8009940:	230f      	movs	r3, #15
 8009942:	401a      	ands	r2, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	23b2      	movs	r3, #178	@ 0xb2
 8009948:	0059      	lsls	r1, r3, #1
 800994a:	0013      	movs	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	189b      	adds	r3, r3, r2
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	18c3      	adds	r3, r0, r3
 8009954:	185b      	adds	r3, r3, r1
 8009956:	2200      	movs	r2, #0
 8009958:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800995a:	4b2d      	ldr	r3, [pc, #180]	@ (8009a10 <USBD_CDC_DeInit+0x11c>)
 800995c:	781a      	ldrb	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	0011      	movs	r1, r2
 8009962:	0018      	movs	r0, r3
 8009964:	f002 fcc2 	bl	800c2ec <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009968:	4b29      	ldr	r3, [pc, #164]	@ (8009a10 <USBD_CDC_DeInit+0x11c>)
 800996a:	781b      	ldrb	r3, [r3, #0]
 800996c:	001a      	movs	r2, r3
 800996e:	230f      	movs	r3, #15
 8009970:	401a      	ands	r2, r3
 8009972:	6879      	ldr	r1, [r7, #4]
 8009974:	0013      	movs	r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	189b      	adds	r3, r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	18cb      	adds	r3, r1, r3
 800997e:	3324      	adds	r3, #36	@ 0x24
 8009980:	2200      	movs	r2, #0
 8009982:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009984:	4b22      	ldr	r3, [pc, #136]	@ (8009a10 <USBD_CDC_DeInit+0x11c>)
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	001a      	movs	r2, r3
 800998a:	230f      	movs	r3, #15
 800998c:	401a      	ands	r2, r3
 800998e:	6879      	ldr	r1, [r7, #4]
 8009990:	0013      	movs	r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	189b      	adds	r3, r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	18cb      	adds	r3, r1, r3
 800999a:	3326      	adds	r3, #38	@ 0x26
 800999c:	2200      	movs	r2, #0
 800999e:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	23b5      	movs	r3, #181	@ 0xb5
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	58d2      	ldr	r2, [r2, r3]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	32b0      	adds	r2, #176	@ 0xb0
 80099ac:	0092      	lsls	r2, r2, #2
 80099ae:	58d3      	ldr	r3, [r2, r3]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d024      	beq.n	80099fe <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	23b5      	movs	r3, #181	@ 0xb5
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	58d3      	ldr	r3, [r2, r3]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	33b0      	adds	r3, #176	@ 0xb0
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	18d3      	adds	r3, r2, r3
 80099c4:	3304      	adds	r3, #4
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	23b5      	movs	r3, #181	@ 0xb5
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	58d2      	ldr	r2, [r2, r3]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	32b0      	adds	r2, #176	@ 0xb0
 80099d8:	0092      	lsls	r2, r2, #2
 80099da:	58d3      	ldr	r3, [r2, r3]
 80099dc:	0018      	movs	r0, r3
 80099de:	f002 fe1d 	bl	800c61c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	23b5      	movs	r3, #181	@ 0xb5
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	58d2      	ldr	r2, [r2, r3]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	32b0      	adds	r2, #176	@ 0xb0
 80099ee:	0092      	lsls	r2, r2, #2
 80099f0:	2100      	movs	r1, #0
 80099f2:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	23af      	movs	r3, #175	@ 0xaf
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	2100      	movs	r1, #0
 80099fc:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	0018      	movs	r0, r3
 8009a02:	46bd      	mov	sp, r7
 8009a04:	b002      	add	sp, #8
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	20000097 	.word	0x20000097
 8009a0c:	20000098 	.word	0x20000098
 8009a10:	20000099 	.word	0x20000099

08009a14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	23b5      	movs	r3, #181	@ 0xb5
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	58d2      	ldr	r2, [r2, r3]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	32b0      	adds	r2, #176	@ 0xb0
 8009a2a:	0092      	lsls	r2, r2, #2
 8009a2c:	58d3      	ldr	r3, [r2, r3]
 8009a2e:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a30:	230d      	movs	r3, #13
 8009a32:	18fb      	adds	r3, r7, r3
 8009a34:	2200      	movs	r2, #0
 8009a36:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8009a38:	230a      	movs	r3, #10
 8009a3a:	18fb      	adds	r3, r7, r3
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a40:	2317      	movs	r3, #23
 8009a42:	18fb      	adds	r3, r7, r3
 8009a44:	2200      	movs	r2, #0
 8009a46:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d101      	bne.n	8009a52 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e0d1      	b.n	8009bf6 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	001a      	movs	r2, r3
 8009a58:	2360      	movs	r3, #96	@ 0x60
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	d05b      	beq.n	8009b16 <USBD_CDC_Setup+0x102>
 8009a5e:	2b20      	cmp	r3, #32
 8009a60:	d000      	beq.n	8009a64 <USBD_CDC_Setup+0x50>
 8009a62:	e0ba      	b.n	8009bda <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	88db      	ldrh	r3, [r3, #6]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d043      	beq.n	8009af4 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	b25b      	sxtb	r3, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	da22      	bge.n	8009abc <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	23b5      	movs	r3, #181	@ 0xb5
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	58d3      	ldr	r3, [r2, r3]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	33b0      	adds	r3, #176	@ 0xb0
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	18d3      	adds	r3, r2, r3
 8009a86:	3304      	adds	r3, #4
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	683a      	ldr	r2, [r7, #0]
 8009a8e:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009a90:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	88d2      	ldrh	r2, [r2, #6]
 8009a96:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	88db      	ldrh	r3, [r3, #6]
 8009a9c:	220e      	movs	r2, #14
 8009a9e:	18ba      	adds	r2, r7, r2
 8009aa0:	b299      	uxth	r1, r3
 8009aa2:	2907      	cmp	r1, #7
 8009aa4:	d900      	bls.n	8009aa8 <USBD_CDC_Setup+0x94>
 8009aa6:	2307      	movs	r3, #7
 8009aa8:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009aaa:	6939      	ldr	r1, [r7, #16]
 8009aac:	230e      	movs	r3, #14
 8009aae:	18fb      	adds	r3, r7, r3
 8009ab0:	881a      	ldrh	r2, [r3, #0]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	0018      	movs	r0, r3
 8009ab6:	f001 ffa7 	bl	800ba08 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009aba:	e099      	b.n	8009bf0 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	7859      	ldrb	r1, [r3, #1]
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	2380      	movs	r3, #128	@ 0x80
 8009ac4:	009b      	lsls	r3, r3, #2
 8009ac6:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	88db      	ldrh	r3, [r3, #6]
 8009acc:	2b3f      	cmp	r3, #63	@ 0x3f
 8009ace:	d803      	bhi.n	8009ad8 <USBD_CDC_Setup+0xc4>
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	88db      	ldrh	r3, [r3, #6]
 8009ad4:	b2da      	uxtb	r2, r3
 8009ad6:	e000      	b.n	8009ada <USBD_CDC_Setup+0xc6>
 8009ad8:	2240      	movs	r2, #64	@ 0x40
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	4948      	ldr	r1, [pc, #288]	@ (8009c00 <USBD_CDC_Setup+0x1ec>)
 8009ade:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009ae0:	6939      	ldr	r1, [r7, #16]
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	4a46      	ldr	r2, [pc, #280]	@ (8009c00 <USBD_CDC_Setup+0x1ec>)
 8009ae6:	5c9b      	ldrb	r3, [r3, r2]
 8009ae8:	001a      	movs	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	0018      	movs	r0, r3
 8009aee:	f001 ffb8 	bl	800ba62 <USBD_CtlPrepareRx>
      break;
 8009af2:	e07d      	b.n	8009bf0 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	23b5      	movs	r3, #181	@ 0xb5
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	58d3      	ldr	r3, [r2, r3]
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	33b0      	adds	r3, #176	@ 0xb0
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	18d3      	adds	r3, r2, r3
 8009b04:	3304      	adds	r3, #4
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	683a      	ldr	r2, [r7, #0]
 8009b0c:	7850      	ldrb	r0, [r2, #1]
 8009b0e:	6839      	ldr	r1, [r7, #0]
 8009b10:	2200      	movs	r2, #0
 8009b12:	4798      	blx	r3
      break;
 8009b14:	e06c      	b.n	8009bf0 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	785b      	ldrb	r3, [r3, #1]
 8009b1a:	2b0b      	cmp	r3, #11
 8009b1c:	d03c      	beq.n	8009b98 <USBD_CDC_Setup+0x184>
 8009b1e:	dc4d      	bgt.n	8009bbc <USBD_CDC_Setup+0x1a8>
 8009b20:	2b0a      	cmp	r3, #10
 8009b22:	d01f      	beq.n	8009b64 <USBD_CDC_Setup+0x150>
 8009b24:	dc4a      	bgt.n	8009bbc <USBD_CDC_Setup+0x1a8>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d002      	beq.n	8009b30 <USBD_CDC_Setup+0x11c>
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d051      	beq.n	8009bd2 <USBD_CDC_Setup+0x1be>
 8009b2e:	e045      	b.n	8009bbc <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	23a7      	movs	r3, #167	@ 0xa7
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	5cd3      	ldrb	r3, [r2, r3]
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b03      	cmp	r3, #3
 8009b3c:	d107      	bne.n	8009b4e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b3e:	230a      	movs	r3, #10
 8009b40:	18f9      	adds	r1, r7, r3
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2202      	movs	r2, #2
 8009b46:	0018      	movs	r0, r3
 8009b48:	f001 ff5e 	bl	800ba08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b4c:	e044      	b.n	8009bd8 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009b4e:	683a      	ldr	r2, [r7, #0]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	0011      	movs	r1, r2
 8009b54:	0018      	movs	r0, r3
 8009b56:	f001 fecf 	bl	800b8f8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b5a:	2317      	movs	r3, #23
 8009b5c:	18fb      	adds	r3, r7, r3
 8009b5e:	2203      	movs	r2, #3
 8009b60:	701a      	strb	r2, [r3, #0]
          break;
 8009b62:	e039      	b.n	8009bd8 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b64:	687a      	ldr	r2, [r7, #4]
 8009b66:	23a7      	movs	r3, #167	@ 0xa7
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	5cd3      	ldrb	r3, [r2, r3]
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	2b03      	cmp	r3, #3
 8009b70:	d107      	bne.n	8009b82 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009b72:	230d      	movs	r3, #13
 8009b74:	18f9      	adds	r1, r7, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	0018      	movs	r0, r3
 8009b7c:	f001 ff44 	bl	800ba08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b80:	e02a      	b.n	8009bd8 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009b82:	683a      	ldr	r2, [r7, #0]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	0011      	movs	r1, r2
 8009b88:	0018      	movs	r0, r3
 8009b8a:	f001 feb5 	bl	800b8f8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b8e:	2317      	movs	r3, #23
 8009b90:	18fb      	adds	r3, r7, r3
 8009b92:	2203      	movs	r2, #3
 8009b94:	701a      	strb	r2, [r3, #0]
          break;
 8009b96:	e01f      	b.n	8009bd8 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	23a7      	movs	r3, #167	@ 0xa7
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	5cd3      	ldrb	r3, [r2, r3]
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	2b03      	cmp	r3, #3
 8009ba4:	d017      	beq.n	8009bd6 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 8009ba6:	683a      	ldr	r2, [r7, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	0011      	movs	r1, r2
 8009bac:	0018      	movs	r0, r3
 8009bae:	f001 fea3 	bl	800b8f8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bb2:	2317      	movs	r3, #23
 8009bb4:	18fb      	adds	r3, r7, r3
 8009bb6:	2203      	movs	r2, #3
 8009bb8:	701a      	strb	r2, [r3, #0]
          }
          break;
 8009bba:	e00c      	b.n	8009bd6 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	0011      	movs	r1, r2
 8009bc2:	0018      	movs	r0, r3
 8009bc4:	f001 fe98 	bl	800b8f8 <USBD_CtlError>
          ret = USBD_FAIL;
 8009bc8:	2317      	movs	r3, #23
 8009bca:	18fb      	adds	r3, r7, r3
 8009bcc:	2203      	movs	r2, #3
 8009bce:	701a      	strb	r2, [r3, #0]
          break;
 8009bd0:	e002      	b.n	8009bd8 <USBD_CDC_Setup+0x1c4>
          break;
 8009bd2:	46c0      	nop			@ (mov r8, r8)
 8009bd4:	e00c      	b.n	8009bf0 <USBD_CDC_Setup+0x1dc>
          break;
 8009bd6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8009bd8:	e00a      	b.n	8009bf0 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	0011      	movs	r1, r2
 8009be0:	0018      	movs	r0, r3
 8009be2:	f001 fe89 	bl	800b8f8 <USBD_CtlError>
      ret = USBD_FAIL;
 8009be6:	2317      	movs	r3, #23
 8009be8:	18fb      	adds	r3, r7, r3
 8009bea:	2203      	movs	r2, #3
 8009bec:	701a      	strb	r2, [r3, #0]
      break;
 8009bee:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 8009bf0:	2317      	movs	r3, #23
 8009bf2:	18fb      	adds	r3, r7, r3
 8009bf4:	781b      	ldrb	r3, [r3, #0]
}
 8009bf6:	0018      	movs	r0, r3
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	b006      	add	sp, #24
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	46c0      	nop			@ (mov r8, r8)
 8009c00:	00000201 	.word	0x00000201

08009c04 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c04:	b590      	push	{r4, r7, lr}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	000a      	movs	r2, r1
 8009c0e:	1cfb      	adds	r3, r7, #3
 8009c10:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	23b2      	movs	r3, #178	@ 0xb2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	58d3      	ldr	r3, [r2, r3]
 8009c1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	23b5      	movs	r3, #181	@ 0xb5
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	58d2      	ldr	r2, [r2, r3]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	32b0      	adds	r2, #176	@ 0xb0
 8009c28:	0092      	lsls	r2, r2, #2
 8009c2a:	58d3      	ldr	r3, [r2, r3]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d101      	bne.n	8009c34 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009c30:	2303      	movs	r3, #3
 8009c32:	e072      	b.n	8009d1a <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	23b5      	movs	r3, #181	@ 0xb5
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	58d2      	ldr	r2, [r2, r3]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	32b0      	adds	r2, #176	@ 0xb0
 8009c40:	0092      	lsls	r2, r2, #2
 8009c42:	58d3      	ldr	r3, [r2, r3]
 8009c44:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c46:	1cfb      	adds	r3, r7, #3
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	220f      	movs	r2, #15
 8009c4c:	401a      	ands	r2, r3
 8009c4e:	6879      	ldr	r1, [r7, #4]
 8009c50:	0013      	movs	r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	189b      	adds	r3, r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	18cb      	adds	r3, r1, r3
 8009c5a:	3318      	adds	r3, #24
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d031      	beq.n	8009cc6 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c62:	1cfb      	adds	r3, r7, #3
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	220f      	movs	r2, #15
 8009c68:	401a      	ands	r2, r3
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	0013      	movs	r3, r2
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	189b      	adds	r3, r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	18cb      	adds	r3, r1, r3
 8009c76:	3318      	adds	r3, #24
 8009c78:	6818      	ldr	r0, [r3, #0]
 8009c7a:	1cfb      	adds	r3, r7, #3
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	220f      	movs	r2, #15
 8009c80:	401a      	ands	r2, r3
 8009c82:	68f9      	ldr	r1, [r7, #12]
 8009c84:	0013      	movs	r3, r2
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	189b      	adds	r3, r3, r2
 8009c8a:	00db      	lsls	r3, r3, #3
 8009c8c:	18cb      	adds	r3, r1, r3
 8009c8e:	3324      	adds	r3, #36	@ 0x24
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	0019      	movs	r1, r3
 8009c94:	f7f6 fac6 	bl	8000224 <__aeabi_uidivmod>
 8009c98:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c9a:	d114      	bne.n	8009cc6 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009c9c:	1cfb      	adds	r3, r7, #3
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	220f      	movs	r2, #15
 8009ca2:	401a      	ands	r2, r3
 8009ca4:	6879      	ldr	r1, [r7, #4]
 8009ca6:	0013      	movs	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	189b      	adds	r3, r3, r2
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	18cb      	adds	r3, r1, r3
 8009cb0:	3318      	adds	r3, #24
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009cb6:	1cfb      	adds	r3, r7, #3
 8009cb8:	7819      	ldrb	r1, [r3, #0]
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f002 fbf0 	bl	800c4a4 <USBD_LL_Transmit>
 8009cc4:	e028      	b.n	8009d18 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	2385      	movs	r3, #133	@ 0x85
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	2100      	movs	r1, #0
 8009cce:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	23b5      	movs	r3, #181	@ 0xb5
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	58d3      	ldr	r3, [r2, r3]
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	33b0      	adds	r3, #176	@ 0xb0
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	18d3      	adds	r3, r2, r3
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	691b      	ldr	r3, [r3, #16]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d016      	beq.n	8009d18 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	23b5      	movs	r3, #181	@ 0xb5
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	58d3      	ldr	r3, [r2, r3]
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	33b0      	adds	r3, #176	@ 0xb0
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	18d3      	adds	r3, r2, r3
 8009cfa:	3304      	adds	r3, #4
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	691c      	ldr	r4, [r3, #16]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	2382      	movs	r3, #130	@ 0x82
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	58d0      	ldr	r0, [r2, r3]
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2284      	movs	r2, #132	@ 0x84
 8009d0c:	0092      	lsls	r2, r2, #2
 8009d0e:	1899      	adds	r1, r3, r2
 8009d10:	1cfb      	adds	r3, r7, #3
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	001a      	movs	r2, r3
 8009d16:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	0018      	movs	r0, r3
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	b005      	add	sp, #20
 8009d20:	bd90      	pop	{r4, r7, pc}

08009d22 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b084      	sub	sp, #16
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	000a      	movs	r2, r1
 8009d2c:	1cfb      	adds	r3, r7, #3
 8009d2e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	23b5      	movs	r3, #181	@ 0xb5
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	58d2      	ldr	r2, [r2, r3]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	32b0      	adds	r2, #176	@ 0xb0
 8009d3c:	0092      	lsls	r2, r2, #2
 8009d3e:	58d3      	ldr	r3, [r2, r3]
 8009d40:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	23b5      	movs	r3, #181	@ 0xb5
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	58d2      	ldr	r2, [r2, r3]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	32b0      	adds	r2, #176	@ 0xb0
 8009d4e:	0092      	lsls	r2, r2, #2
 8009d50:	58d3      	ldr	r3, [r2, r3]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d101      	bne.n	8009d5a <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e022      	b.n	8009da0 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d5a:	1cfb      	adds	r3, r7, #3
 8009d5c:	781a      	ldrb	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	0011      	movs	r1, r2
 8009d62:	0018      	movs	r0, r3
 8009d64:	f002 fbfe 	bl	800c564 <USBD_LL_GetRxDataSize>
 8009d68:	0001      	movs	r1, r0
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	2383      	movs	r3, #131	@ 0x83
 8009d6e:	009b      	lsls	r3, r3, #2
 8009d70:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	23b5      	movs	r3, #181	@ 0xb5
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	58d3      	ldr	r3, [r2, r3]
 8009d7a:	687a      	ldr	r2, [r7, #4]
 8009d7c:	33b0      	adds	r3, #176	@ 0xb0
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	18d3      	adds	r3, r2, r3
 8009d82:	3304      	adds	r3, #4
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68da      	ldr	r2, [r3, #12]
 8009d88:	68f9      	ldr	r1, [r7, #12]
 8009d8a:	2381      	movs	r3, #129	@ 0x81
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	58c8      	ldr	r0, [r1, r3]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2183      	movs	r1, #131	@ 0x83
 8009d94:	0089      	lsls	r1, r1, #2
 8009d96:	468c      	mov	ip, r1
 8009d98:	4463      	add	r3, ip
 8009d9a:	0019      	movs	r1, r3
 8009d9c:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	0018      	movs	r0, r3
 8009da2:	46bd      	mov	sp, r7
 8009da4:	b004      	add	sp, #16
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009da8:	b590      	push	{r4, r7, lr}
 8009daa:	b085      	sub	sp, #20
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	23b5      	movs	r3, #181	@ 0xb5
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	58d2      	ldr	r2, [r2, r3]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	32b0      	adds	r2, #176	@ 0xb0
 8009dbc:	0092      	lsls	r2, r2, #2
 8009dbe:	58d3      	ldr	r3, [r2, r3]
 8009dc0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d101      	bne.n	8009dcc <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009dc8:	2303      	movs	r3, #3
 8009dca:	e02b      	b.n	8009e24 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	23b5      	movs	r3, #181	@ 0xb5
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	58d3      	ldr	r3, [r2, r3]
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	33b0      	adds	r3, #176	@ 0xb0
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	18d3      	adds	r3, r2, r3
 8009ddc:	3304      	adds	r3, #4
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d01e      	beq.n	8009e22 <USBD_CDC_EP0_RxReady+0x7a>
 8009de4:	68fa      	ldr	r2, [r7, #12]
 8009de6:	2380      	movs	r3, #128	@ 0x80
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	5cd3      	ldrb	r3, [r2, r3]
 8009dec:	2bff      	cmp	r3, #255	@ 0xff
 8009dee:	d018      	beq.n	8009e22 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	23b5      	movs	r3, #181	@ 0xb5
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	58d3      	ldr	r3, [r2, r3]
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	33b0      	adds	r3, #176	@ 0xb0
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	18d3      	adds	r3, r2, r3
 8009e00:	3304      	adds	r3, #4
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	689b      	ldr	r3, [r3, #8]
 8009e06:	68f9      	ldr	r1, [r7, #12]
 8009e08:	2280      	movs	r2, #128	@ 0x80
 8009e0a:	0092      	lsls	r2, r2, #2
 8009e0c:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 8009e0e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009e10:	68fa      	ldr	r2, [r7, #12]
 8009e12:	4c06      	ldr	r4, [pc, #24]	@ (8009e2c <USBD_CDC_EP0_RxReady+0x84>)
 8009e14:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009e16:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009e18:	68fa      	ldr	r2, [r7, #12]
 8009e1a:	2380      	movs	r3, #128	@ 0x80
 8009e1c:	009b      	lsls	r3, r3, #2
 8009e1e:	21ff      	movs	r1, #255	@ 0xff
 8009e20:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	0018      	movs	r0, r3
 8009e26:	46bd      	mov	sp, r7
 8009e28:	b005      	add	sp, #20
 8009e2a:	bd90      	pop	{r4, r7, pc}
 8009e2c:	00000201 	.word	0x00000201

08009e30 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b086      	sub	sp, #24
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e38:	4b20      	ldr	r3, [pc, #128]	@ (8009ebc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e3a:	2182      	movs	r1, #130	@ 0x82
 8009e3c:	0018      	movs	r0, r3
 8009e3e:	f000 fdbc 	bl	800a9ba <USBD_GetEpDesc>
 8009e42:	0003      	movs	r3, r0
 8009e44:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e46:	4b1d      	ldr	r3, [pc, #116]	@ (8009ebc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e48:	2101      	movs	r1, #1
 8009e4a:	0018      	movs	r0, r3
 8009e4c:	f000 fdb5 	bl	800a9ba <USBD_GetEpDesc>
 8009e50:	0003      	movs	r3, r0
 8009e52:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e54:	4b19      	ldr	r3, [pc, #100]	@ (8009ebc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e56:	2181      	movs	r1, #129	@ 0x81
 8009e58:	0018      	movs	r0, r3
 8009e5a:	f000 fdae 	bl	800a9ba <USBD_GetEpDesc>
 8009e5e:	0003      	movs	r3, r0
 8009e60:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	2210      	movs	r2, #16
 8009e6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	791a      	ldrb	r2, [r3, #4]
 8009e78:	2100      	movs	r1, #0
 8009e7a:	400a      	ands	r2, r1
 8009e7c:	1c11      	adds	r1, r2, #0
 8009e7e:	2240      	movs	r2, #64	@ 0x40
 8009e80:	430a      	orrs	r2, r1
 8009e82:	711a      	strb	r2, [r3, #4]
 8009e84:	795a      	ldrb	r2, [r3, #5]
 8009e86:	2100      	movs	r1, #0
 8009e88:	400a      	ands	r2, r1
 8009e8a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00b      	beq.n	8009eaa <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	791a      	ldrb	r2, [r3, #4]
 8009e96:	2100      	movs	r1, #0
 8009e98:	400a      	ands	r2, r1
 8009e9a:	1c11      	adds	r1, r2, #0
 8009e9c:	2240      	movs	r2, #64	@ 0x40
 8009e9e:	430a      	orrs	r2, r1
 8009ea0:	711a      	strb	r2, [r3, #4]
 8009ea2:	795a      	ldrb	r2, [r3, #5]
 8009ea4:	2100      	movs	r1, #0
 8009ea6:	400a      	ands	r2, r1
 8009ea8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2243      	movs	r2, #67	@ 0x43
 8009eae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009eb0:	4b02      	ldr	r3, [pc, #8]	@ (8009ebc <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 8009eb2:	0018      	movs	r0, r3
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	b006      	add	sp, #24
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	46c0      	nop			@ (mov r8, r8)
 8009ebc:	20000054 	.word	0x20000054

08009ec0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ec8:	4b20      	ldr	r3, [pc, #128]	@ (8009f4c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009eca:	2182      	movs	r1, #130	@ 0x82
 8009ecc:	0018      	movs	r0, r3
 8009ece:	f000 fd74 	bl	800a9ba <USBD_GetEpDesc>
 8009ed2:	0003      	movs	r3, r0
 8009ed4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8009f4c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009ed8:	2101      	movs	r1, #1
 8009eda:	0018      	movs	r0, r3
 8009edc:	f000 fd6d 	bl	800a9ba <USBD_GetEpDesc>
 8009ee0:	0003      	movs	r3, r0
 8009ee2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ee4:	4b19      	ldr	r3, [pc, #100]	@ (8009f4c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009ee6:	2181      	movs	r1, #129	@ 0x81
 8009ee8:	0018      	movs	r0, r3
 8009eea:	f000 fd66 	bl	800a9ba <USBD_GetEpDesc>
 8009eee:	0003      	movs	r3, r0
 8009ef0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	2210      	movs	r2, #16
 8009efc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d00b      	beq.n	8009f1c <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	791a      	ldrb	r2, [r3, #4]
 8009f08:	2100      	movs	r1, #0
 8009f0a:	400a      	ands	r2, r1
 8009f0c:	711a      	strb	r2, [r3, #4]
 8009f0e:	795a      	ldrb	r2, [r3, #5]
 8009f10:	2100      	movs	r1, #0
 8009f12:	400a      	ands	r2, r1
 8009f14:	1c11      	adds	r1, r2, #0
 8009f16:	2202      	movs	r2, #2
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00b      	beq.n	8009f3a <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	791a      	ldrb	r2, [r3, #4]
 8009f26:	2100      	movs	r1, #0
 8009f28:	400a      	ands	r2, r1
 8009f2a:	711a      	strb	r2, [r3, #4]
 8009f2c:	795a      	ldrb	r2, [r3, #5]
 8009f2e:	2100      	movs	r1, #0
 8009f30:	400a      	ands	r2, r1
 8009f32:	1c11      	adds	r1, r2, #0
 8009f34:	2202      	movs	r2, #2
 8009f36:	430a      	orrs	r2, r1
 8009f38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2243      	movs	r2, #67	@ 0x43
 8009f3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f40:	4b02      	ldr	r3, [pc, #8]	@ (8009f4c <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 8009f42:	0018      	movs	r0, r3
 8009f44:	46bd      	mov	sp, r7
 8009f46:	b006      	add	sp, #24
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	46c0      	nop			@ (mov r8, r8)
 8009f4c:	20000054 	.word	0x20000054

08009f50 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009f58:	4b20      	ldr	r3, [pc, #128]	@ (8009fdc <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f5a:	2182      	movs	r1, #130	@ 0x82
 8009f5c:	0018      	movs	r0, r3
 8009f5e:	f000 fd2c 	bl	800a9ba <USBD_GetEpDesc>
 8009f62:	0003      	movs	r3, r0
 8009f64:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009f66:	4b1d      	ldr	r3, [pc, #116]	@ (8009fdc <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f68:	2101      	movs	r1, #1
 8009f6a:	0018      	movs	r0, r3
 8009f6c:	f000 fd25 	bl	800a9ba <USBD_GetEpDesc>
 8009f70:	0003      	movs	r3, r0
 8009f72:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009f74:	4b19      	ldr	r3, [pc, #100]	@ (8009fdc <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f76:	2181      	movs	r1, #129	@ 0x81
 8009f78:	0018      	movs	r0, r3
 8009f7a:	f000 fd1e 	bl	800a9ba <USBD_GetEpDesc>
 8009f7e:	0003      	movs	r3, r0
 8009f80:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d002      	beq.n	8009f8e <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	2210      	movs	r2, #16
 8009f8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00b      	beq.n	8009fac <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	791a      	ldrb	r2, [r3, #4]
 8009f98:	2100      	movs	r1, #0
 8009f9a:	400a      	ands	r2, r1
 8009f9c:	1c11      	adds	r1, r2, #0
 8009f9e:	2240      	movs	r2, #64	@ 0x40
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	711a      	strb	r2, [r3, #4]
 8009fa4:	795a      	ldrb	r2, [r3, #5]
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	400a      	ands	r2, r1
 8009faa:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00b      	beq.n	8009fca <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	791a      	ldrb	r2, [r3, #4]
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	400a      	ands	r2, r1
 8009fba:	1c11      	adds	r1, r2, #0
 8009fbc:	2240      	movs	r2, #64	@ 0x40
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	711a      	strb	r2, [r3, #4]
 8009fc2:	795a      	ldrb	r2, [r3, #5]
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	400a      	ands	r2, r1
 8009fc8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2243      	movs	r2, #67	@ 0x43
 8009fce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009fd0:	4b02      	ldr	r3, [pc, #8]	@ (8009fdc <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 8009fd2:	0018      	movs	r0, r3
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	b006      	add	sp, #24
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	46c0      	nop			@ (mov r8, r8)
 8009fdc:	20000054 	.word	0x20000054

08009fe0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	220a      	movs	r2, #10
 8009fec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009fee:	4b02      	ldr	r3, [pc, #8]	@ (8009ff8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 8009ff0:	0018      	movs	r0, r3
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	b002      	add	sp, #8
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	20000010 	.word	0x20000010

08009ffc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d101      	bne.n	800a010 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a00c:	2303      	movs	r3, #3
 800a00e:	e00b      	b.n	800a028 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	23b5      	movs	r3, #181	@ 0xb5
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	58d3      	ldr	r3, [r2, r3]
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	33b0      	adds	r3, #176	@ 0xb0
 800a01c:	009b      	lsls	r3, r3, #2
 800a01e:	18d3      	adds	r3, r2, r3
 800a020:	3304      	adds	r3, #4
 800a022:	683a      	ldr	r2, [r7, #0]
 800a024:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	0018      	movs	r0, r3
 800a02a:	46bd      	mov	sp, r7
 800a02c:	b002      	add	sp, #8
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b086      	sub	sp, #24
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	23b5      	movs	r3, #181	@ 0xb5
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	58d2      	ldr	r2, [r2, r3]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	32b0      	adds	r2, #176	@ 0xb0
 800a048:	0092      	lsls	r2, r2, #2
 800a04a:	58d3      	ldr	r3, [r2, r3]
 800a04c:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d101      	bne.n	800a058 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a054:	2303      	movs	r3, #3
 800a056:	e00a      	b.n	800a06e <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800a058:	697a      	ldr	r2, [r7, #20]
 800a05a:	2382      	movs	r3, #130	@ 0x82
 800a05c:	009b      	lsls	r3, r3, #2
 800a05e:	68b9      	ldr	r1, [r7, #8]
 800a060:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a062:	697a      	ldr	r2, [r7, #20]
 800a064:	2384      	movs	r3, #132	@ 0x84
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	6879      	ldr	r1, [r7, #4]
 800a06a:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	0018      	movs	r0, r3
 800a070:	46bd      	mov	sp, r7
 800a072:	b006      	add	sp, #24
 800a074:	bd80      	pop	{r7, pc}

0800a076 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b084      	sub	sp, #16
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a080:	687a      	ldr	r2, [r7, #4]
 800a082:	23b5      	movs	r3, #181	@ 0xb5
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	58d2      	ldr	r2, [r2, r3]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	32b0      	adds	r2, #176	@ 0xb0
 800a08c:	0092      	lsls	r2, r2, #2
 800a08e:	58d3      	ldr	r3, [r2, r3]
 800a090:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a098:	2303      	movs	r3, #3
 800a09a:	e005      	b.n	800a0a8 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	2381      	movs	r3, #129	@ 0x81
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	6839      	ldr	r1, [r7, #0]
 800a0a4:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a0a6:	2300      	movs	r3, #0
}
 800a0a8:	0018      	movs	r0, r3
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	b004      	add	sp, #16
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a0b0:	b590      	push	{r4, r7, lr}
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	23b5      	movs	r3, #181	@ 0xb5
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	58d2      	ldr	r2, [r2, r3]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	32b0      	adds	r2, #176	@ 0xb0
 800a0c4:	0092      	lsls	r2, r2, #2
 800a0c6:	58d3      	ldr	r3, [r2, r3]
 800a0c8:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a0ca:	230f      	movs	r3, #15
 800a0cc:	18fb      	adds	r3, r7, r3
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d101      	bne.n	800a0dc <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a0d8:	2303      	movs	r3, #3
 800a0da:	e030      	b.n	800a13e <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	2385      	movs	r3, #133	@ 0x85
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	58d3      	ldr	r3, [r2, r3]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d127      	bne.n	800a138 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	2385      	movs	r3, #133	@ 0x85
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	2101      	movs	r1, #1
 800a0f0:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a0f2:	4b15      	ldr	r3, [pc, #84]	@ (800a148 <USBD_CDC_TransmitPacket+0x98>)
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	001a      	movs	r2, r3
 800a0f8:	230f      	movs	r3, #15
 800a0fa:	401a      	ands	r2, r3
 800a0fc:	68b9      	ldr	r1, [r7, #8]
 800a0fe:	2384      	movs	r3, #132	@ 0x84
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	58c9      	ldr	r1, [r1, r3]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	0013      	movs	r3, r2
 800a108:	009b      	lsls	r3, r3, #2
 800a10a:	189b      	adds	r3, r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	18c3      	adds	r3, r0, r3
 800a110:	3318      	adds	r3, #24
 800a112:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a114:	4b0c      	ldr	r3, [pc, #48]	@ (800a148 <USBD_CDC_TransmitPacket+0x98>)
 800a116:	7819      	ldrb	r1, [r3, #0]
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	2382      	movs	r3, #130	@ 0x82
 800a11c:	009b      	lsls	r3, r3, #2
 800a11e:	58d4      	ldr	r4, [r2, r3]
 800a120:	68ba      	ldr	r2, [r7, #8]
 800a122:	2384      	movs	r3, #132	@ 0x84
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	58d3      	ldr	r3, [r2, r3]
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	0022      	movs	r2, r4
 800a12c:	f002 f9ba 	bl	800c4a4 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a130:	230f      	movs	r3, #15
 800a132:	18fb      	adds	r3, r7, r3
 800a134:	2200      	movs	r2, #0
 800a136:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800a138:	230f      	movs	r3, #15
 800a13a:	18fb      	adds	r3, r7, r3
 800a13c:	781b      	ldrb	r3, [r3, #0]
}
 800a13e:	0018      	movs	r0, r3
 800a140:	46bd      	mov	sp, r7
 800a142:	b005      	add	sp, #20
 800a144:	bd90      	pop	{r4, r7, pc}
 800a146:	46c0      	nop			@ (mov r8, r8)
 800a148:	20000097 	.word	0x20000097

0800a14c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	23b5      	movs	r3, #181	@ 0xb5
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	58d2      	ldr	r2, [r2, r3]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	32b0      	adds	r2, #176	@ 0xb0
 800a160:	0092      	lsls	r2, r2, #2
 800a162:	58d3      	ldr	r3, [r2, r3]
 800a164:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	23b5      	movs	r3, #181	@ 0xb5
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	58d2      	ldr	r2, [r2, r3]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	32b0      	adds	r2, #176	@ 0xb0
 800a172:	0092      	lsls	r2, r2, #2
 800a174:	58d3      	ldr	r3, [r2, r3]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d101      	bne.n	800a17e <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a17a:	2303      	movs	r3, #3
 800a17c:	e01a      	b.n	800a1b4 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	7c1b      	ldrb	r3, [r3, #16]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d10b      	bne.n	800a19e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a186:	4b0d      	ldr	r3, [pc, #52]	@ (800a1bc <USBD_CDC_ReceivePacket+0x70>)
 800a188:	7819      	ldrb	r1, [r3, #0]
 800a18a:	68fa      	ldr	r2, [r7, #12]
 800a18c:	2381      	movs	r3, #129	@ 0x81
 800a18e:	009b      	lsls	r3, r3, #2
 800a190:	58d2      	ldr	r2, [r2, r3]
 800a192:	2380      	movs	r3, #128	@ 0x80
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f002 f9b4 	bl	800c504 <USBD_LL_PrepareReceive>
 800a19c:	e009      	b.n	800a1b2 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a19e:	4b07      	ldr	r3, [pc, #28]	@ (800a1bc <USBD_CDC_ReceivePacket+0x70>)
 800a1a0:	7819      	ldrb	r1, [r3, #0]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	2381      	movs	r3, #129	@ 0x81
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	58d2      	ldr	r2, [r2, r3]
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	2340      	movs	r3, #64	@ 0x40
 800a1ae:	f002 f9a9 	bl	800c504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	0018      	movs	r0, r3
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	b004      	add	sp, #16
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	20000098 	.word	0x20000098

0800a1c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a1c0:	b5b0      	push	{r4, r5, r7, lr}
 800a1c2:	b086      	sub	sp, #24
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	1dfb      	adds	r3, r7, #7
 800a1cc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d10c      	bne.n	800a1ee <USBD_Init+0x2e>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a1d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a24c <USBD_Init+0x8c>)
 800a1d6:	0018      	movs	r0, r3
 800a1d8:	f002 fb2a 	bl	800c830 <iprintf>
 800a1dc:	4b1c      	ldr	r3, [pc, #112]	@ (800a250 <USBD_Init+0x90>)
 800a1de:	0018      	movs	r0, r3
 800a1e0:	f002 fb26 	bl	800c830 <iprintf>
 800a1e4:	200a      	movs	r0, #10
 800a1e6:	f002 fb33 	bl	800c850 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e029      	b.n	800a242 <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a1ee:	68fa      	ldr	r2, [r7, #12]
 800a1f0:	23ae      	movs	r3, #174	@ 0xae
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	23b1      	movs	r3, #177	@ 0xb1
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	2100      	movs	r1, #0
 800a200:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	23b4      	movs	r3, #180	@ 0xb4
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	2100      	movs	r1, #0
 800a20a:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d004      	beq.n	800a21c <USBD_Init+0x5c>
  {
    pdev->pDesc = pdesc;
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	23ad      	movs	r3, #173	@ 0xad
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	68b9      	ldr	r1, [r7, #8]
 800a21a:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a21c:	68fa      	ldr	r2, [r7, #12]
 800a21e:	23a7      	movs	r3, #167	@ 0xa7
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	2101      	movs	r1, #1
 800a224:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	1dfa      	adds	r2, r7, #7
 800a22a:	7812      	ldrb	r2, [r2, #0]
 800a22c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a22e:	2517      	movs	r5, #23
 800a230:	197c      	adds	r4, r7, r5
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	0018      	movs	r0, r3
 800a236:	f001 ff8b 	bl	800c150 <USBD_LL_Init>
 800a23a:	0003      	movs	r3, r0
 800a23c:	7023      	strb	r3, [r4, #0]

  return ret;
 800a23e:	197b      	adds	r3, r7, r5
 800a240:	781b      	ldrb	r3, [r3, #0]
}
 800a242:	0018      	movs	r0, r3
 800a244:	46bd      	mov	sp, r7
 800a246:	b006      	add	sp, #24
 800a248:	bdb0      	pop	{r4, r5, r7, pc}
 800a24a:	46c0      	nop			@ (mov r8, r8)
 800a24c:	0800d604 	.word	0x0800d604
 800a250:	0800d60c 	.word	0x0800d60c

0800a254 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
 800a25c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a25e:	230e      	movs	r3, #14
 800a260:	18fb      	adds	r3, r7, r3
 800a262:	2200      	movs	r2, #0
 800a264:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d10c      	bne.n	800a286 <USBD_RegisterClass+0x32>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a26c:	4b1e      	ldr	r3, [pc, #120]	@ (800a2e8 <USBD_RegisterClass+0x94>)
 800a26e:	0018      	movs	r0, r3
 800a270:	f002 fade 	bl	800c830 <iprintf>
 800a274:	4b1d      	ldr	r3, [pc, #116]	@ (800a2ec <USBD_RegisterClass+0x98>)
 800a276:	0018      	movs	r0, r3
 800a278:	f002 fada 	bl	800c830 <iprintf>
 800a27c:	200a      	movs	r0, #10
 800a27e:	f002 fae7 	bl	800c850 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a282:	2303      	movs	r3, #3
 800a284:	e02b      	b.n	800a2de <USBD_RegisterClass+0x8a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	23ae      	movs	r3, #174	@ 0xae
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	6839      	ldr	r1, [r7, #0]
 800a28e:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a290:	687a      	ldr	r2, [r7, #4]
 800a292:	23b5      	movs	r3, #181	@ 0xb5
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	58d2      	ldr	r2, [r2, r3]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	32ae      	adds	r2, #174	@ 0xae
 800a29c:	0092      	lsls	r2, r2, #2
 800a29e:	58d3      	ldr	r3, [r2, r3]
 800a2a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d011      	beq.n	800a2ca <USBD_RegisterClass+0x76>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	23b5      	movs	r3, #181	@ 0xb5
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	58d2      	ldr	r2, [r2, r3]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	32ae      	adds	r2, #174	@ 0xae
 800a2b2:	0092      	lsls	r2, r2, #2
 800a2b4:	58d3      	ldr	r3, [r2, r3]
 800a2b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2b8:	220e      	movs	r2, #14
 800a2ba:	18ba      	adds	r2, r7, r2
 800a2bc:	0010      	movs	r0, r2
 800a2be:	4798      	blx	r3
 800a2c0:	0001      	movs	r1, r0
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	23b4      	movs	r3, #180	@ 0xb4
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	23b6      	movs	r3, #182	@ 0xb6
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	58d3      	ldr	r3, [r2, r3]
 800a2d2:	1c59      	adds	r1, r3, #1
 800a2d4:	687a      	ldr	r2, [r7, #4]
 800a2d6:	23b6      	movs	r3, #182	@ 0xb6
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	0018      	movs	r0, r3
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	b004      	add	sp, #16
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	46c0      	nop			@ (mov r8, r8)
 800a2e8:	0800d604 	.word	0x0800d604
 800a2ec:	0800d624 	.word	0x0800d624

0800a2f0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	0018      	movs	r0, r3
 800a2fc:	f001 ff9a 	bl	800c234 <USBD_LL_Start>
 800a300:	0003      	movs	r3, r0
}
 800a302:	0018      	movs	r0, r3
 800a304:	46bd      	mov	sp, r7
 800a306:	b002      	add	sp, #8
 800a308:	bd80      	pop	{r7, pc}

0800a30a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b082      	sub	sp, #8
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a312:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a314:	0018      	movs	r0, r3
 800a316:	46bd      	mov	sp, r7
 800a318:	b002      	add	sp, #8
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a31c:	b590      	push	{r4, r7, lr}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	000a      	movs	r2, r1
 800a326:	1cfb      	adds	r3, r7, #3
 800a328:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a32a:	210f      	movs	r1, #15
 800a32c:	187b      	adds	r3, r7, r1
 800a32e:	2200      	movs	r2, #0
 800a330:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	23ae      	movs	r3, #174	@ 0xae
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	58d3      	ldr	r3, [r2, r3]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d00c      	beq.n	800a358 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	23ae      	movs	r3, #174	@ 0xae
 800a342:	009b      	lsls	r3, r3, #2
 800a344:	58d3      	ldr	r3, [r2, r3]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	187c      	adds	r4, r7, r1
 800a34a:	1cfa      	adds	r2, r7, #3
 800a34c:	7811      	ldrb	r1, [r2, #0]
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	0010      	movs	r0, r2
 800a352:	4798      	blx	r3
 800a354:	0003      	movs	r3, r0
 800a356:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a358:	230f      	movs	r3, #15
 800a35a:	18fb      	adds	r3, r7, r3
 800a35c:	781b      	ldrb	r3, [r3, #0]
}
 800a35e:	0018      	movs	r0, r3
 800a360:	46bd      	mov	sp, r7
 800a362:	b005      	add	sp, #20
 800a364:	bd90      	pop	{r4, r7, pc}

0800a366 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a366:	b590      	push	{r4, r7, lr}
 800a368:	b085      	sub	sp, #20
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
 800a36e:	000a      	movs	r2, r1
 800a370:	1cfb      	adds	r3, r7, #3
 800a372:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a374:	240f      	movs	r4, #15
 800a376:	193b      	adds	r3, r7, r4
 800a378:	2200      	movs	r2, #0
 800a37a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	23ae      	movs	r3, #174	@ 0xae
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	58d3      	ldr	r3, [r2, r3]
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	1cfa      	adds	r2, r7, #3
 800a388:	7811      	ldrb	r1, [r2, #0]
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	0010      	movs	r0, r2
 800a38e:	4798      	blx	r3
 800a390:	1e03      	subs	r3, r0, #0
 800a392:	d002      	beq.n	800a39a <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 800a394:	193b      	adds	r3, r7, r4
 800a396:	2203      	movs	r2, #3
 800a398:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a39a:	230f      	movs	r3, #15
 800a39c:	18fb      	adds	r3, r7, r3
 800a39e:	781b      	ldrb	r3, [r3, #0]
}
 800a3a0:	0018      	movs	r0, r3
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	b005      	add	sp, #20
 800a3a6:	bd90      	pop	{r4, r7, pc}

0800a3a8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a3a8:	b590      	push	{r4, r7, lr}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a30      	ldr	r2, [pc, #192]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a3b6:	4694      	mov	ip, r2
 800a3b8:	4463      	add	r3, ip
 800a3ba:	683a      	ldr	r2, [r7, #0]
 800a3bc:	0011      	movs	r1, r2
 800a3be:	0018      	movs	r0, r3
 800a3c0:	f001 fa5d 	bl	800b87e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	23a5      	movs	r3, #165	@ 0xa5
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	2101      	movs	r1, #1
 800a3cc:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	23ac      	movs	r3, #172	@ 0xac
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	5ad3      	ldrh	r3, [r2, r3]
 800a3d6:	0019      	movs	r1, r3
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	23a6      	movs	r3, #166	@ 0xa6
 800a3dc:	009b      	lsls	r3, r3, #2
 800a3de:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a25      	ldr	r2, [pc, #148]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a3e4:	5c9b      	ldrb	r3, [r3, r2]
 800a3e6:	001a      	movs	r2, r3
 800a3e8:	231f      	movs	r3, #31
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	2b02      	cmp	r3, #2
 800a3ee:	d01f      	beq.n	800a430 <USBD_LL_SetupStage+0x88>
 800a3f0:	d82b      	bhi.n	800a44a <USBD_LL_SetupStage+0xa2>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d002      	beq.n	800a3fc <USBD_LL_SetupStage+0x54>
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d00d      	beq.n	800a416 <USBD_LL_SetupStage+0x6e>
 800a3fa:	e026      	b.n	800a44a <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a400:	189a      	adds	r2, r3, r2
 800a402:	230f      	movs	r3, #15
 800a404:	18fc      	adds	r4, r7, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	0011      	movs	r1, r2
 800a40a:	0018      	movs	r0, r3
 800a40c:	f000 fb5c 	bl	800aac8 <USBD_StdDevReq>
 800a410:	0003      	movs	r3, r0
 800a412:	7023      	strb	r3, [r4, #0]
      break;
 800a414:	e029      	b.n	800a46a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a17      	ldr	r2, [pc, #92]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a41a:	189a      	adds	r2, r3, r2
 800a41c:	230f      	movs	r3, #15
 800a41e:	18fc      	adds	r4, r7, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	0011      	movs	r1, r2
 800a424:	0018      	movs	r0, r3
 800a426:	f000 fbcd 	bl	800abc4 <USBD_StdItfReq>
 800a42a:	0003      	movs	r3, r0
 800a42c:	7023      	strb	r3, [r4, #0]
      break;
 800a42e:	e01c      	b.n	800a46a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a11      	ldr	r2, [pc, #68]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a434:	189a      	adds	r2, r3, r2
 800a436:	230f      	movs	r3, #15
 800a438:	18fc      	adds	r4, r7, r3
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	0011      	movs	r1, r2
 800a43e:	0018      	movs	r0, r3
 800a440:	f000 fc4d 	bl	800acde <USBD_StdEPReq>
 800a444:	0003      	movs	r3, r0
 800a446:	7023      	strb	r3, [r4, #0]
      break;
 800a448:	e00f      	b.n	800a46a <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a0a      	ldr	r2, [pc, #40]	@ (800a478 <USBD_LL_SetupStage+0xd0>)
 800a44e:	5c9b      	ldrb	r3, [r3, r2]
 800a450:	227f      	movs	r2, #127	@ 0x7f
 800a452:	4393      	bics	r3, r2
 800a454:	b2da      	uxtb	r2, r3
 800a456:	230f      	movs	r3, #15
 800a458:	18fc      	adds	r4, r7, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	0011      	movs	r1, r2
 800a45e:	0018      	movs	r0, r3
 800a460:	f001 ff6f 	bl	800c342 <USBD_LL_StallEP>
 800a464:	0003      	movs	r3, r0
 800a466:	7023      	strb	r3, [r4, #0]
      break;
 800a468:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800a46a:	230f      	movs	r3, #15
 800a46c:	18fb      	adds	r3, r7, r3
 800a46e:	781b      	ldrb	r3, [r3, #0]
}
 800a470:	0018      	movs	r0, r3
 800a472:	46bd      	mov	sp, r7
 800a474:	b005      	add	sp, #20
 800a476:	bd90      	pop	{r4, r7, pc}
 800a478:	000002aa 	.word	0x000002aa

0800a47c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a47c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a47e:	b087      	sub	sp, #28
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	607a      	str	r2, [r7, #4]
 800a486:	200b      	movs	r0, #11
 800a488:	183b      	adds	r3, r7, r0
 800a48a:	1c0a      	adds	r2, r1, #0
 800a48c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a48e:	2317      	movs	r3, #23
 800a490:	18fb      	adds	r3, r7, r3
 800a492:	2200      	movs	r2, #0
 800a494:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 800a496:	183b      	adds	r3, r7, r0
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d000      	beq.n	800a4a0 <USBD_LL_DataOutStage+0x24>
 800a49e:	e084      	b.n	800a5aa <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	3355      	adds	r3, #85	@ 0x55
 800a4a4:	33ff      	adds	r3, #255	@ 0xff
 800a4a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	23a5      	movs	r3, #165	@ 0xa5
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	58d3      	ldr	r3, [r2, r3]
 800a4b0:	2b03      	cmp	r3, #3
 800a4b2:	d000      	beq.n	800a4b6 <USBD_LL_DataOutStage+0x3a>
 800a4b4:	e0c0      	b.n	800a638 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	689a      	ldr	r2, [r3, #8]
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	68db      	ldr	r3, [r3, #12]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d914      	bls.n	800a4ec <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	689a      	ldr	r2, [r3, #8]
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	68db      	ldr	r3, [r3, #12]
 800a4ca:	1ad2      	subs	r2, r2, r3
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	68d9      	ldr	r1, [r3, #12]
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	689a      	ldr	r2, [r3, #8]
 800a4d8:	000b      	movs	r3, r1
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d900      	bls.n	800a4e0 <USBD_LL_DataOutStage+0x64>
 800a4de:	0013      	movs	r3, r2
 800a4e0:	6879      	ldr	r1, [r7, #4]
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	001a      	movs	r2, r3
 800a4e6:	f001 fadc 	bl	800baa2 <USBD_CtlContinueRx>
 800a4ea:	e0a5      	b.n	800a638 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	4a55      	ldr	r2, [pc, #340]	@ (800a644 <USBD_LL_DataOutStage+0x1c8>)
 800a4f0:	5c9b      	ldrb	r3, [r3, r2]
 800a4f2:	001a      	movs	r2, r3
 800a4f4:	231f      	movs	r3, #31
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d018      	beq.n	800a52e <USBD_LL_DataOutStage+0xb2>
 800a4fc:	d825      	bhi.n	800a54a <USBD_LL_DataOutStage+0xce>
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d002      	beq.n	800a508 <USBD_LL_DataOutStage+0x8c>
 800a502:	2b01      	cmp	r3, #1
 800a504:	d005      	beq.n	800a512 <USBD_LL_DataOutStage+0x96>
 800a506:	e020      	b.n	800a54a <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a508:	2316      	movs	r3, #22
 800a50a:	18fb      	adds	r3, r7, r3
 800a50c:	2200      	movs	r2, #0
 800a50e:	701a      	strb	r2, [r3, #0]
            break;
 800a510:	e020      	b.n	800a554 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4a4c      	ldr	r2, [pc, #304]	@ (800a648 <USBD_LL_DataOutStage+0x1cc>)
 800a516:	5a9b      	ldrh	r3, [r3, r2]
 800a518:	b2da      	uxtb	r2, r3
 800a51a:	2316      	movs	r3, #22
 800a51c:	18fc      	adds	r4, r7, r3
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	0011      	movs	r1, r2
 800a522:	0018      	movs	r0, r3
 800a524:	f000 fa31 	bl	800a98a <USBD_CoreFindIF>
 800a528:	0003      	movs	r3, r0
 800a52a:	7023      	strb	r3, [r4, #0]
            break;
 800a52c:	e012      	b.n	800a554 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	4a45      	ldr	r2, [pc, #276]	@ (800a648 <USBD_LL_DataOutStage+0x1cc>)
 800a532:	5a9b      	ldrh	r3, [r3, r2]
 800a534:	b2da      	uxtb	r2, r3
 800a536:	2316      	movs	r3, #22
 800a538:	18fc      	adds	r4, r7, r3
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	0011      	movs	r1, r2
 800a53e:	0018      	movs	r0, r3
 800a540:	f000 fa2f 	bl	800a9a2 <USBD_CoreFindEP>
 800a544:	0003      	movs	r3, r0
 800a546:	7023      	strb	r3, [r4, #0]
            break;
 800a548:	e004      	b.n	800a554 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a54a:	2316      	movs	r3, #22
 800a54c:	18fb      	adds	r3, r7, r3
 800a54e:	2200      	movs	r2, #0
 800a550:	701a      	strb	r2, [r3, #0]
            break;
 800a552:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a554:	2116      	movs	r1, #22
 800a556:	187b      	adds	r3, r7, r1
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d120      	bne.n	800a5a0 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	23a7      	movs	r3, #167	@ 0xa7
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	5cd3      	ldrb	r3, [r2, r3]
 800a566:	b2db      	uxtb	r3, r3
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d119      	bne.n	800a5a0 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a56c:	187b      	adds	r3, r7, r1
 800a56e:	781a      	ldrb	r2, [r3, #0]
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	32ae      	adds	r2, #174	@ 0xae
 800a574:	0092      	lsls	r2, r2, #2
 800a576:	58d3      	ldr	r3, [r2, r3]
 800a578:	691b      	ldr	r3, [r3, #16]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d010      	beq.n	800a5a0 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 800a57e:	0008      	movs	r0, r1
 800a580:	187b      	adds	r3, r7, r1
 800a582:	7819      	ldrb	r1, [r3, #0]
 800a584:	68fa      	ldr	r2, [r7, #12]
 800a586:	23b5      	movs	r3, #181	@ 0xb5
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a58c:	183b      	adds	r3, r7, r0
 800a58e:	781a      	ldrb	r2, [r3, #0]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	32ae      	adds	r2, #174	@ 0xae
 800a594:	0092      	lsls	r2, r2, #2
 800a596:	58d3      	ldr	r3, [r2, r3]
 800a598:	691b      	ldr	r3, [r3, #16]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	0010      	movs	r0, r2
 800a59e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	0018      	movs	r0, r3
 800a5a4:	f001 fa8e 	bl	800bac4 <USBD_CtlSendStatus>
 800a5a8:	e046      	b.n	800a638 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a5aa:	260b      	movs	r6, #11
 800a5ac:	19bb      	adds	r3, r7, r6
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	227f      	movs	r2, #127	@ 0x7f
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	b2da      	uxtb	r2, r3
 800a5b6:	2516      	movs	r5, #22
 800a5b8:	197c      	adds	r4, r7, r5
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	0011      	movs	r1, r2
 800a5be:	0018      	movs	r0, r3
 800a5c0:	f000 f9ef 	bl	800a9a2 <USBD_CoreFindEP>
 800a5c4:	0003      	movs	r3, r0
 800a5c6:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5c8:	0029      	movs	r1, r5
 800a5ca:	187b      	adds	r3, r7, r1
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	2bff      	cmp	r3, #255	@ 0xff
 800a5d0:	d032      	beq.n	800a638 <USBD_LL_DataOutStage+0x1bc>
 800a5d2:	187b      	adds	r3, r7, r1
 800a5d4:	781b      	ldrb	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d12e      	bne.n	800a638 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	23a7      	movs	r3, #167	@ 0xa7
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	5cd3      	ldrb	r3, [r2, r3]
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	2b03      	cmp	r3, #3
 800a5e6:	d11f      	bne.n	800a628 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a5e8:	187b      	adds	r3, r7, r1
 800a5ea:	781a      	ldrb	r2, [r3, #0]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	32ae      	adds	r2, #174	@ 0xae
 800a5f0:	0092      	lsls	r2, r2, #2
 800a5f2:	58d3      	ldr	r3, [r2, r3]
 800a5f4:	699b      	ldr	r3, [r3, #24]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d016      	beq.n	800a628 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 800a5fa:	0008      	movs	r0, r1
 800a5fc:	187b      	adds	r3, r7, r1
 800a5fe:	7819      	ldrb	r1, [r3, #0]
 800a600:	68fa      	ldr	r2, [r7, #12]
 800a602:	23b5      	movs	r3, #181	@ 0xb5
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a608:	183b      	adds	r3, r7, r0
 800a60a:	781a      	ldrb	r2, [r3, #0]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	32ae      	adds	r2, #174	@ 0xae
 800a610:	0092      	lsls	r2, r2, #2
 800a612:	58d3      	ldr	r3, [r2, r3]
 800a614:	699b      	ldr	r3, [r3, #24]
 800a616:	2217      	movs	r2, #23
 800a618:	18bc      	adds	r4, r7, r2
 800a61a:	19ba      	adds	r2, r7, r6
 800a61c:	7811      	ldrb	r1, [r2, #0]
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	0010      	movs	r0, r2
 800a622:	4798      	blx	r3
 800a624:	0003      	movs	r3, r0
 800a626:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 800a628:	2217      	movs	r2, #23
 800a62a:	18bb      	adds	r3, r7, r2
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d002      	beq.n	800a638 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 800a632:	18bb      	adds	r3, r7, r2
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	e000      	b.n	800a63a <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	0018      	movs	r0, r3
 800a63c:	46bd      	mov	sp, r7
 800a63e:	b007      	add	sp, #28
 800a640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a642:	46c0      	nop			@ (mov r8, r8)
 800a644:	000002aa 	.word	0x000002aa
 800a648:	000002ae 	.word	0x000002ae

0800a64c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a64c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	607a      	str	r2, [r7, #4]
 800a656:	200b      	movs	r0, #11
 800a658:	183b      	adds	r3, r7, r0
 800a65a:	1c0a      	adds	r2, r1, #0
 800a65c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a65e:	183b      	adds	r3, r7, r0
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d000      	beq.n	800a668 <USBD_LL_DataInStage+0x1c>
 800a666:	e07d      	b.n	800a764 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3314      	adds	r3, #20
 800a66c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a66e:	68fa      	ldr	r2, [r7, #12]
 800a670:	23a5      	movs	r3, #165	@ 0xa5
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	58d3      	ldr	r3, [r2, r3]
 800a676:	2b02      	cmp	r3, #2
 800a678:	d164      	bne.n	800a744 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	689a      	ldr	r2, [r3, #8]
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	429a      	cmp	r2, r3
 800a684:	d914      	bls.n	800a6b0 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	689a      	ldr	r2, [r3, #8]
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	68db      	ldr	r3, [r3, #12]
 800a68e:	1ad2      	subs	r2, r2, r3
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	689a      	ldr	r2, [r3, #8]
 800a698:	6879      	ldr	r1, [r7, #4]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	0018      	movs	r0, r3
 800a69e:	f001 f9cf 	bl	800ba40 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6a2:	68f8      	ldr	r0, [r7, #12]
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	2100      	movs	r1, #0
 800a6aa:	f001 ff2b 	bl	800c504 <USBD_LL_PrepareReceive>
 800a6ae:	e049      	b.n	800a744 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	68da      	ldr	r2, [r3, #12]
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	689b      	ldr	r3, [r3, #8]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d11f      	bne.n	800a6fc <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	685a      	ldr	r2, [r3, #4]
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d319      	bcc.n	800a6fc <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	68f9      	ldr	r1, [r7, #12]
 800a6ce:	23a6      	movs	r3, #166	@ 0xa6
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d211      	bcs.n	800a6fc <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2100      	movs	r1, #0
 800a6de:	0018      	movs	r0, r3
 800a6e0:	f001 f9ae 	bl	800ba40 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a6e4:	68fa      	ldr	r2, [r7, #12]
 800a6e6:	23a6      	movs	r3, #166	@ 0xa6
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	2100      	movs	r1, #0
 800a6ec:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6ee:	68f8      	ldr	r0, [r7, #12]
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	f001 ff05 	bl	800c504 <USBD_LL_PrepareReceive>
 800a6fa:	e023      	b.n	800a744 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	23a7      	movs	r3, #167	@ 0xa7
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	5cd3      	ldrb	r3, [r2, r3]
 800a704:	b2db      	uxtb	r3, r3
 800a706:	2b03      	cmp	r3, #3
 800a708:	d113      	bne.n	800a732 <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	23ae      	movs	r3, #174	@ 0xae
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	58d3      	ldr	r3, [r2, r3]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00c      	beq.n	800a732 <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	23b5      	movs	r3, #181	@ 0xb5
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	2100      	movs	r1, #0
 800a720:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	23ae      	movs	r3, #174	@ 0xae
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	58d3      	ldr	r3, [r2, r3]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	68fa      	ldr	r2, [r7, #12]
 800a72e:	0010      	movs	r0, r2
 800a730:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2180      	movs	r1, #128	@ 0x80
 800a736:	0018      	movs	r0, r3
 800a738:	f001 fe03 	bl	800c342 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	0018      	movs	r0, r3
 800a740:	f001 f9d4 	bl	800baec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	23a8      	movs	r3, #168	@ 0xa8
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	5cd3      	ldrb	r3, [r2, r3]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d050      	beq.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	0018      	movs	r0, r3
 800a754:	f7ff fdd9 	bl	800a30a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a758:	68fa      	ldr	r2, [r7, #12]
 800a75a:	23a8      	movs	r3, #168	@ 0xa8
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	2100      	movs	r1, #0
 800a760:	54d1      	strb	r1, [r2, r3]
 800a762:	e046      	b.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a764:	260b      	movs	r6, #11
 800a766:	19bb      	adds	r3, r7, r6
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	2280      	movs	r2, #128	@ 0x80
 800a76c:	4252      	negs	r2, r2
 800a76e:	4313      	orrs	r3, r2
 800a770:	b2da      	uxtb	r2, r3
 800a772:	2517      	movs	r5, #23
 800a774:	197c      	adds	r4, r7, r5
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	0011      	movs	r1, r2
 800a77a:	0018      	movs	r0, r3
 800a77c:	f000 f911 	bl	800a9a2 <USBD_CoreFindEP>
 800a780:	0003      	movs	r3, r0
 800a782:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a784:	0029      	movs	r1, r5
 800a786:	187b      	adds	r3, r7, r1
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	2bff      	cmp	r3, #255	@ 0xff
 800a78c:	d031      	beq.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
 800a78e:	187b      	adds	r3, r7, r1
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d12d      	bne.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	23a7      	movs	r3, #167	@ 0xa7
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	5cd3      	ldrb	r3, [r2, r3]
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	2b03      	cmp	r3, #3
 800a7a2:	d126      	bne.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a7a4:	187b      	adds	r3, r7, r1
 800a7a6:	781a      	ldrb	r2, [r3, #0]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	32ae      	adds	r2, #174	@ 0xae
 800a7ac:	0092      	lsls	r2, r2, #2
 800a7ae:	58d3      	ldr	r3, [r2, r3]
 800a7b0:	695b      	ldr	r3, [r3, #20]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d01d      	beq.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 800a7b6:	0008      	movs	r0, r1
 800a7b8:	187b      	adds	r3, r7, r1
 800a7ba:	7819      	ldrb	r1, [r3, #0]
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	23b5      	movs	r3, #181	@ 0xb5
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a7c4:	183b      	adds	r3, r7, r0
 800a7c6:	781a      	ldrb	r2, [r3, #0]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	32ae      	adds	r2, #174	@ 0xae
 800a7cc:	0092      	lsls	r2, r2, #2
 800a7ce:	58d3      	ldr	r3, [r2, r3]
 800a7d0:	695b      	ldr	r3, [r3, #20]
 800a7d2:	2516      	movs	r5, #22
 800a7d4:	197c      	adds	r4, r7, r5
 800a7d6:	19ba      	adds	r2, r7, r6
 800a7d8:	7811      	ldrb	r1, [r2, #0]
 800a7da:	68fa      	ldr	r2, [r7, #12]
 800a7dc:	0010      	movs	r0, r2
 800a7de:	4798      	blx	r3
 800a7e0:	0003      	movs	r3, r0
 800a7e2:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 800a7e4:	197b      	adds	r3, r7, r5
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d002      	beq.n	800a7f2 <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 800a7ec:	197b      	adds	r3, r7, r5
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	e000      	b.n	800a7f4 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 800a7f2:	2300      	movs	r3, #0
}
 800a7f4:	0018      	movs	r0, r3
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	b007      	add	sp, #28
 800a7fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7fc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a7fc:	b590      	push	{r4, r7, lr}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a804:	240f      	movs	r4, #15
 800a806:	193b      	adds	r3, r7, r4
 800a808:	2200      	movs	r2, #0
 800a80a:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a80c:	687a      	ldr	r2, [r7, #4]
 800a80e:	23a7      	movs	r3, #167	@ 0xa7
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	2101      	movs	r1, #1
 800a814:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800a816:	687a      	ldr	r2, [r7, #4]
 800a818:	23a5      	movs	r3, #165	@ 0xa5
 800a81a:	009b      	lsls	r3, r3, #2
 800a81c:	2100      	movs	r1, #0
 800a81e:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a826:	687a      	ldr	r2, [r7, #4]
 800a828:	23a9      	movs	r3, #169	@ 0xa9
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	2100      	movs	r1, #0
 800a82e:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	23a8      	movs	r3, #168	@ 0xa8
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	2100      	movs	r1, #0
 800a838:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	23ae      	movs	r3, #174	@ 0xae
 800a83e:	009b      	lsls	r3, r3, #2
 800a840:	58d3      	ldr	r3, [r2, r3]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d016      	beq.n	800a874 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	23ae      	movs	r3, #174	@ 0xae
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	58d3      	ldr	r3, [r2, r3]
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00f      	beq.n	800a874 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	23ae      	movs	r3, #174	@ 0xae
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	58d3      	ldr	r3, [r2, r3]
 800a85c:	685a      	ldr	r2, [r3, #4]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	b2d9      	uxtb	r1, r3
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	0018      	movs	r0, r3
 800a868:	4790      	blx	r2
 800a86a:	1e03      	subs	r3, r0, #0
 800a86c:	d002      	beq.n	800a874 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 800a86e:	193b      	adds	r3, r7, r4
 800a870:	2203      	movs	r2, #3
 800a872:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	2340      	movs	r3, #64	@ 0x40
 800a878:	2200      	movs	r2, #0
 800a87a:	2100      	movs	r1, #0
 800a87c:	f001 fcff 	bl	800c27e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	23b2      	movs	r3, #178	@ 0xb2
 800a884:	005b      	lsls	r3, r3, #1
 800a886:	2101      	movs	r1, #1
 800a888:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	23b0      	movs	r3, #176	@ 0xb0
 800a88e:	005b      	lsls	r3, r3, #1
 800a890:	2140      	movs	r1, #64	@ 0x40
 800a892:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	2340      	movs	r3, #64	@ 0x40
 800a898:	2200      	movs	r2, #0
 800a89a:	2180      	movs	r1, #128	@ 0x80
 800a89c:	f001 fcef 	bl	800c27e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2240      	movs	r2, #64	@ 0x40
 800a8aa:	621a      	str	r2, [r3, #32]

  return ret;
 800a8ac:	230f      	movs	r3, #15
 800a8ae:	18fb      	adds	r3, r7, r3
 800a8b0:	781b      	ldrb	r3, [r3, #0]
}
 800a8b2:	0018      	movs	r0, r3
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	b005      	add	sp, #20
 800a8b8:	bd90      	pop	{r4, r7, pc}

0800a8ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b082      	sub	sp, #8
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
 800a8c2:	000a      	movs	r2, r1
 800a8c4:	1cfb      	adds	r3, r7, #3
 800a8c6:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	1cfa      	adds	r2, r7, #3
 800a8cc:	7812      	ldrb	r2, [r2, #0]
 800a8ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	0018      	movs	r0, r3
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	b002      	add	sp, #8
 800a8d8:	bd80      	pop	{r7, pc}
	...

0800a8dc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b082      	sub	sp, #8
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a8e4:	687a      	ldr	r2, [r7, #4]
 800a8e6:	23a7      	movs	r3, #167	@ 0xa7
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	5cd3      	ldrb	r3, [r2, r3]
 800a8ec:	b2d9      	uxtb	r1, r3
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a05      	ldr	r2, [pc, #20]	@ (800a908 <USBD_LL_Suspend+0x2c>)
 800a8f2:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	23a7      	movs	r3, #167	@ 0xa7
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	2104      	movs	r1, #4
 800a8fc:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	0018      	movs	r0, r3
 800a902:	46bd      	mov	sp, r7
 800a904:	b002      	add	sp, #8
 800a906:	bd80      	pop	{r7, pc}
 800a908:	0000029d 	.word	0x0000029d

0800a90c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	23a7      	movs	r3, #167	@ 0xa7
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	5cd3      	ldrb	r3, [r2, r3]
 800a91c:	b2db      	uxtb	r3, r3
 800a91e:	2b04      	cmp	r3, #4
 800a920:	d107      	bne.n	800a932 <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4a05      	ldr	r2, [pc, #20]	@ (800a93c <USBD_LL_Resume+0x30>)
 800a926:	5c9b      	ldrb	r3, [r3, r2]
 800a928:	b2d9      	uxtb	r1, r3
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	23a7      	movs	r3, #167	@ 0xa7
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800a932:	2300      	movs	r3, #0
}
 800a934:	0018      	movs	r0, r3
 800a936:	46bd      	mov	sp, r7
 800a938:	b002      	add	sp, #8
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	0000029d 	.word	0x0000029d

0800a940 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	23a7      	movs	r3, #167	@ 0xa7
 800a94c:	009b      	lsls	r3, r3, #2
 800a94e:	5cd3      	ldrb	r3, [r2, r3]
 800a950:	b2db      	uxtb	r3, r3
 800a952:	2b03      	cmp	r3, #3
 800a954:	d114      	bne.n	800a980 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	23ae      	movs	r3, #174	@ 0xae
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	58d3      	ldr	r3, [r2, r3]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00e      	beq.n	800a980 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	23ae      	movs	r3, #174	@ 0xae
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	58d3      	ldr	r3, [r2, r3]
 800a96a:	69db      	ldr	r3, [r3, #28]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d007      	beq.n	800a980 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	23ae      	movs	r3, #174	@ 0xae
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	58d3      	ldr	r3, [r2, r3]
 800a978:	69db      	ldr	r3, [r3, #28]
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	0010      	movs	r0, r2
 800a97e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	0018      	movs	r0, r3
 800a984:	46bd      	mov	sp, r7
 800a986:	b002      	add	sp, #8
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b082      	sub	sp, #8
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	000a      	movs	r2, r1
 800a994:	1cfb      	adds	r3, r7, #3
 800a996:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a998:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a99a:	0018      	movs	r0, r3
 800a99c:	46bd      	mov	sp, r7
 800a99e:	b002      	add	sp, #8
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b082      	sub	sp, #8
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	000a      	movs	r2, r1
 800a9ac:	1cfb      	adds	r3, r7, #3
 800a9ae:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a9b0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a9b2:	0018      	movs	r0, r3
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	b002      	add	sp, #8
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b086      	sub	sp, #24
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	000a      	movs	r2, r1
 800a9c4:	1cfb      	adds	r3, r7, #3
 800a9c6:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	789a      	ldrb	r2, [r3, #2]
 800a9d8:	78db      	ldrb	r3, [r3, #3]
 800a9da:	021b      	lsls	r3, r3, #8
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	7812      	ldrb	r2, [r2, #0]
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d92a      	bls.n	800aa3e <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	001a      	movs	r2, r3
 800a9ee:	230a      	movs	r3, #10
 800a9f0:	18fb      	adds	r3, r7, r3
 800a9f2:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 800a9f4:	e016      	b.n	800aa24 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a9f6:	230a      	movs	r3, #10
 800a9f8:	18fa      	adds	r2, r7, r3
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	0011      	movs	r1, r2
 800a9fe:	0018      	movs	r0, r3
 800aa00:	f000 f822 	bl	800aa48 <USBD_GetNextDesc>
 800aa04:	0003      	movs	r3, r0
 800aa06:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	785b      	ldrb	r3, [r3, #1]
 800aa0c:	2b05      	cmp	r3, #5
 800aa0e:	d109      	bne.n	800aa24 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	789b      	ldrb	r3, [r3, #2]
 800aa18:	1cfa      	adds	r2, r7, #3
 800aa1a:	7812      	ldrb	r2, [r2, #0]
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d00d      	beq.n	800aa3c <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800aa20:	2300      	movs	r3, #0
 800aa22:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	789a      	ldrb	r2, [r3, #2]
 800aa28:	78db      	ldrb	r3, [r3, #3]
 800aa2a:	021b      	lsls	r3, r3, #8
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	230a      	movs	r3, #10
 800aa32:	18fb      	adds	r3, r7, r3
 800aa34:	881b      	ldrh	r3, [r3, #0]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d8dd      	bhi.n	800a9f6 <USBD_GetEpDesc+0x3c>
 800aa3a:	e000      	b.n	800aa3e <USBD_GetEpDesc+0x84>
          break;
 800aa3c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 800aa3e:	693b      	ldr	r3, [r7, #16]
}
 800aa40:	0018      	movs	r0, r3
 800aa42:	46bd      	mov	sp, r7
 800aa44:	b006      	add	sp, #24
 800aa46:	bd80      	pop	{r7, pc}

0800aa48 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b084      	sub	sp, #16
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	881b      	ldrh	r3, [r3, #0]
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	7812      	ldrb	r2, [r2, #0]
 800aa5e:	189b      	adds	r3, r3, r2
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	001a      	movs	r2, r3
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	189b      	adds	r3, r3, r2
 800aa70:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aa72:	68fb      	ldr	r3, [r7, #12]
}
 800aa74:	0018      	movs	r0, r3
 800aa76:	46bd      	mov	sp, r7
 800aa78:	b004      	add	sp, #16
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b086      	sub	sp, #24
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	781a      	ldrb	r2, [r3, #0]
 800aa8c:	2112      	movs	r1, #18
 800aa8e:	187b      	adds	r3, r7, r1
 800aa90:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	3301      	adds	r3, #1
 800aa96:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	781a      	ldrb	r2, [r3, #0]
 800aa9c:	2010      	movs	r0, #16
 800aa9e:	183b      	adds	r3, r7, r0
 800aaa0:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800aaa2:	183b      	adds	r3, r7, r0
 800aaa4:	881b      	ldrh	r3, [r3, #0]
 800aaa6:	021b      	lsls	r3, r3, #8
 800aaa8:	b21a      	sxth	r2, r3
 800aaaa:	187b      	adds	r3, r7, r1
 800aaac:	2100      	movs	r1, #0
 800aaae:	5e5b      	ldrsh	r3, [r3, r1]
 800aab0:	4313      	orrs	r3, r2
 800aab2:	b21a      	sxth	r2, r3
 800aab4:	210e      	movs	r1, #14
 800aab6:	187b      	adds	r3, r7, r1
 800aab8:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800aaba:	187b      	adds	r3, r7, r1
 800aabc:	881b      	ldrh	r3, [r3, #0]
}
 800aabe:	0018      	movs	r0, r3
 800aac0:	46bd      	mov	sp, r7
 800aac2:	b006      	add	sp, #24
 800aac4:	bd80      	pop	{r7, pc}
	...

0800aac8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aac8:	b590      	push	{r4, r7, lr}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aad2:	230f      	movs	r3, #15
 800aad4:	18fb      	adds	r3, r7, r3
 800aad6:	2200      	movs	r2, #0
 800aad8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	781b      	ldrb	r3, [r3, #0]
 800aade:	001a      	movs	r2, r3
 800aae0:	2360      	movs	r3, #96	@ 0x60
 800aae2:	4013      	ands	r3, r2
 800aae4:	2b40      	cmp	r3, #64	@ 0x40
 800aae6:	d004      	beq.n	800aaf2 <USBD_StdDevReq+0x2a>
 800aae8:	d85b      	bhi.n	800aba2 <USBD_StdDevReq+0xda>
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d013      	beq.n	800ab16 <USBD_StdDevReq+0x4e>
 800aaee:	2b20      	cmp	r3, #32
 800aaf0:	d157      	bne.n	800aba2 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	23b5      	movs	r3, #181	@ 0xb5
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	58d2      	ldr	r2, [r2, r3]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	32ae      	adds	r2, #174	@ 0xae
 800aafe:	0092      	lsls	r2, r2, #2
 800ab00:	58d3      	ldr	r3, [r2, r3]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	220f      	movs	r2, #15
 800ab06:	18bc      	adds	r4, r7, r2
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	0010      	movs	r0, r2
 800ab0e:	4798      	blx	r3
 800ab10:	0003      	movs	r3, r0
 800ab12:	7023      	strb	r3, [r4, #0]
      break;
 800ab14:	e04c      	b.n	800abb0 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	785b      	ldrb	r3, [r3, #1]
 800ab1a:	2b09      	cmp	r3, #9
 800ab1c:	d839      	bhi.n	800ab92 <USBD_StdDevReq+0xca>
 800ab1e:	009a      	lsls	r2, r3, #2
 800ab20:	4b27      	ldr	r3, [pc, #156]	@ (800abc0 <USBD_StdDevReq+0xf8>)
 800ab22:	18d3      	adds	r3, r2, r3
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ab28:	683a      	ldr	r2, [r7, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	0011      	movs	r1, r2
 800ab2e:	0018      	movs	r0, r3
 800ab30:	f000 fada 	bl	800b0e8 <USBD_GetDescriptor>
          break;
 800ab34:	e034      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ab36:	683a      	ldr	r2, [r7, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	0011      	movs	r1, r2
 800ab3c:	0018      	movs	r0, r3
 800ab3e:	f000 fcad 	bl	800b49c <USBD_SetAddress>
          break;
 800ab42:	e02d      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ab44:	230f      	movs	r3, #15
 800ab46:	18fc      	adds	r4, r7, r3
 800ab48:	683a      	ldr	r2, [r7, #0]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	0011      	movs	r1, r2
 800ab4e:	0018      	movs	r0, r3
 800ab50:	f000 fcfa 	bl	800b548 <USBD_SetConfig>
 800ab54:	0003      	movs	r3, r0
 800ab56:	7023      	strb	r3, [r4, #0]
          break;
 800ab58:	e022      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	0011      	movs	r1, r2
 800ab60:	0018      	movs	r0, r3
 800ab62:	f000 fdbf 	bl	800b6e4 <USBD_GetConfig>
          break;
 800ab66:	e01b      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ab68:	683a      	ldr	r2, [r7, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	0011      	movs	r1, r2
 800ab6e:	0018      	movs	r0, r3
 800ab70:	f000 fdf4 	bl	800b75c <USBD_GetStatus>
          break;
 800ab74:	e014      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ab76:	683a      	ldr	r2, [r7, #0]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	0011      	movs	r1, r2
 800ab7c:	0018      	movs	r0, r3
 800ab7e:	f000 fe28 	bl	800b7d2 <USBD_SetFeature>
          break;
 800ab82:	e00d      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ab84:	683a      	ldr	r2, [r7, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	0011      	movs	r1, r2
 800ab8a:	0018      	movs	r0, r3
 800ab8c:	f000 fe50 	bl	800b830 <USBD_ClrFeature>
          break;
 800ab90:	e006      	b.n	800aba0 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800ab92:	683a      	ldr	r2, [r7, #0]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	0011      	movs	r1, r2
 800ab98:	0018      	movs	r0, r3
 800ab9a:	f000 fead 	bl	800b8f8 <USBD_CtlError>
          break;
 800ab9e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800aba0:	e006      	b.n	800abb0 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800aba2:	683a      	ldr	r2, [r7, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	0011      	movs	r1, r2
 800aba8:	0018      	movs	r0, r3
 800abaa:	f000 fea5 	bl	800b8f8 <USBD_CtlError>
      break;
 800abae:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800abb0:	230f      	movs	r3, #15
 800abb2:	18fb      	adds	r3, r7, r3
 800abb4:	781b      	ldrb	r3, [r3, #0]
}
 800abb6:	0018      	movs	r0, r3
 800abb8:	46bd      	mov	sp, r7
 800abba:	b005      	add	sp, #20
 800abbc:	bd90      	pop	{r4, r7, pc}
 800abbe:	46c0      	nop			@ (mov r8, r8)
 800abc0:	0800d760 	.word	0x0800d760

0800abc4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abc4:	b5b0      	push	{r4, r5, r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800abce:	230f      	movs	r3, #15
 800abd0:	18fb      	adds	r3, r7, r3
 800abd2:	2200      	movs	r2, #0
 800abd4:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	001a      	movs	r2, r3
 800abdc:	2360      	movs	r3, #96	@ 0x60
 800abde:	4013      	ands	r3, r2
 800abe0:	2b40      	cmp	r3, #64	@ 0x40
 800abe2:	d005      	beq.n	800abf0 <USBD_StdItfReq+0x2c>
 800abe4:	d900      	bls.n	800abe8 <USBD_StdItfReq+0x24>
 800abe6:	e06c      	b.n	800acc2 <USBD_StdItfReq+0xfe>
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <USBD_StdItfReq+0x2c>
 800abec:	2b20      	cmp	r3, #32
 800abee:	d168      	bne.n	800acc2 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	23a7      	movs	r3, #167	@ 0xa7
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	5cd3      	ldrb	r3, [r2, r3]
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	3b01      	subs	r3, #1
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d857      	bhi.n	800acb0 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	889b      	ldrh	r3, [r3, #4]
 800ac04:	b2db      	uxtb	r3, r3
 800ac06:	2b01      	cmp	r3, #1
 800ac08:	d84b      	bhi.n	800aca2 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	889b      	ldrh	r3, [r3, #4]
 800ac0e:	b2da      	uxtb	r2, r3
 800ac10:	250e      	movs	r5, #14
 800ac12:	197c      	adds	r4, r7, r5
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	0011      	movs	r1, r2
 800ac18:	0018      	movs	r0, r3
 800ac1a:	f7ff feb6 	bl	800a98a <USBD_CoreFindIF>
 800ac1e:	0003      	movs	r3, r0
 800ac20:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac22:	0029      	movs	r1, r5
 800ac24:	187b      	adds	r3, r7, r1
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	2bff      	cmp	r3, #255	@ 0xff
 800ac2a:	d028      	beq.n	800ac7e <USBD_StdItfReq+0xba>
 800ac2c:	187b      	adds	r3, r7, r1
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d124      	bne.n	800ac7e <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ac34:	187b      	adds	r3, r7, r1
 800ac36:	781a      	ldrb	r2, [r3, #0]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	32ae      	adds	r2, #174	@ 0xae
 800ac3c:	0092      	lsls	r2, r2, #2
 800ac3e:	58d3      	ldr	r3, [r2, r3]
 800ac40:	689b      	ldr	r3, [r3, #8]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d016      	beq.n	800ac74 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800ac46:	0008      	movs	r0, r1
 800ac48:	187b      	adds	r3, r7, r1
 800ac4a:	7819      	ldrb	r1, [r3, #0]
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	23b5      	movs	r3, #181	@ 0xb5
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac54:	183b      	adds	r3, r7, r0
 800ac56:	781a      	ldrb	r2, [r3, #0]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	32ae      	adds	r2, #174	@ 0xae
 800ac5c:	0092      	lsls	r2, r2, #2
 800ac5e:	58d3      	ldr	r3, [r2, r3]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	220f      	movs	r2, #15
 800ac64:	18bc      	adds	r4, r7, r2
 800ac66:	6839      	ldr	r1, [r7, #0]
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	0010      	movs	r0, r2
 800ac6c:	4798      	blx	r3
 800ac6e:	0003      	movs	r3, r0
 800ac70:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800ac72:	e008      	b.n	800ac86 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ac74:	230f      	movs	r3, #15
 800ac76:	18fb      	adds	r3, r7, r3
 800ac78:	2203      	movs	r2, #3
 800ac7a:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800ac7c:	e003      	b.n	800ac86 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ac7e:	230f      	movs	r3, #15
 800ac80:	18fb      	adds	r3, r7, r3
 800ac82:	2203      	movs	r2, #3
 800ac84:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	88db      	ldrh	r3, [r3, #6]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d117      	bne.n	800acbe <USBD_StdItfReq+0xfa>
 800ac8e:	230f      	movs	r3, #15
 800ac90:	18fb      	adds	r3, r7, r3
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d112      	bne.n	800acbe <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	0018      	movs	r0, r3
 800ac9c:	f000 ff12 	bl	800bac4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aca0:	e00d      	b.n	800acbe <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	0011      	movs	r1, r2
 800aca8:	0018      	movs	r0, r3
 800acaa:	f000 fe25 	bl	800b8f8 <USBD_CtlError>
          break;
 800acae:	e006      	b.n	800acbe <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800acb0:	683a      	ldr	r2, [r7, #0]
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	0011      	movs	r1, r2
 800acb6:	0018      	movs	r0, r3
 800acb8:	f000 fe1e 	bl	800b8f8 <USBD_CtlError>
          break;
 800acbc:	e000      	b.n	800acc0 <USBD_StdItfReq+0xfc>
          break;
 800acbe:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800acc0:	e006      	b.n	800acd0 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	0011      	movs	r1, r2
 800acc8:	0018      	movs	r0, r3
 800acca:	f000 fe15 	bl	800b8f8 <USBD_CtlError>
      break;
 800acce:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800acd0:	230f      	movs	r3, #15
 800acd2:	18fb      	adds	r3, r7, r3
 800acd4:	781b      	ldrb	r3, [r3, #0]
}
 800acd6:	0018      	movs	r0, r3
 800acd8:	46bd      	mov	sp, r7
 800acda:	b004      	add	sp, #16
 800acdc:	bdb0      	pop	{r4, r5, r7, pc}

0800acde <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acde:	b5b0      	push	{r4, r5, r7, lr}
 800ace0:	b084      	sub	sp, #16
 800ace2:	af00      	add	r7, sp, #0
 800ace4:	6078      	str	r0, [r7, #4]
 800ace6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ace8:	230f      	movs	r3, #15
 800acea:	18fb      	adds	r3, r7, r3
 800acec:	2200      	movs	r2, #0
 800acee:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	889a      	ldrh	r2, [r3, #4]
 800acf4:	230e      	movs	r3, #14
 800acf6:	18fb      	adds	r3, r7, r3
 800acf8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	001a      	movs	r2, r3
 800ad00:	2360      	movs	r3, #96	@ 0x60
 800ad02:	4013      	ands	r3, r2
 800ad04:	2b40      	cmp	r3, #64	@ 0x40
 800ad06:	d006      	beq.n	800ad16 <USBD_StdEPReq+0x38>
 800ad08:	d900      	bls.n	800ad0c <USBD_StdEPReq+0x2e>
 800ad0a:	e1de      	b.n	800b0ca <USBD_StdEPReq+0x3ec>
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d039      	beq.n	800ad84 <USBD_StdEPReq+0xa6>
 800ad10:	2b20      	cmp	r3, #32
 800ad12:	d000      	beq.n	800ad16 <USBD_StdEPReq+0x38>
 800ad14:	e1d9      	b.n	800b0ca <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ad16:	250d      	movs	r5, #13
 800ad18:	197c      	adds	r4, r7, r5
 800ad1a:	230e      	movs	r3, #14
 800ad1c:	18fb      	adds	r3, r7, r3
 800ad1e:	781a      	ldrb	r2, [r3, #0]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	0011      	movs	r1, r2
 800ad24:	0018      	movs	r0, r3
 800ad26:	f7ff fe3c 	bl	800a9a2 <USBD_CoreFindEP>
 800ad2a:	0003      	movs	r3, r0
 800ad2c:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad2e:	197b      	adds	r3, r7, r5
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	2bff      	cmp	r3, #255	@ 0xff
 800ad34:	d100      	bne.n	800ad38 <USBD_StdEPReq+0x5a>
 800ad36:	e1cf      	b.n	800b0d8 <USBD_StdEPReq+0x3fa>
 800ad38:	197b      	adds	r3, r7, r5
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d000      	beq.n	800ad42 <USBD_StdEPReq+0x64>
 800ad40:	e1ca      	b.n	800b0d8 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800ad42:	197b      	adds	r3, r7, r5
 800ad44:	7819      	ldrb	r1, [r3, #0]
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	23b5      	movs	r3, #181	@ 0xb5
 800ad4a:	009b      	lsls	r3, r3, #2
 800ad4c:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ad4e:	0029      	movs	r1, r5
 800ad50:	187b      	adds	r3, r7, r1
 800ad52:	781a      	ldrb	r2, [r3, #0]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	32ae      	adds	r2, #174	@ 0xae
 800ad58:	0092      	lsls	r2, r2, #2
 800ad5a:	58d3      	ldr	r3, [r2, r3]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d100      	bne.n	800ad64 <USBD_StdEPReq+0x86>
 800ad62:	e1b9      	b.n	800b0d8 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ad64:	187b      	adds	r3, r7, r1
 800ad66:	781a      	ldrb	r2, [r3, #0]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	32ae      	adds	r2, #174	@ 0xae
 800ad6c:	0092      	lsls	r2, r2, #2
 800ad6e:	58d3      	ldr	r3, [r2, r3]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	220f      	movs	r2, #15
 800ad74:	18bc      	adds	r4, r7, r2
 800ad76:	6839      	ldr	r1, [r7, #0]
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	0010      	movs	r0, r2
 800ad7c:	4798      	blx	r3
 800ad7e:	0003      	movs	r3, r0
 800ad80:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800ad82:	e1a9      	b.n	800b0d8 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	785b      	ldrb	r3, [r3, #1]
 800ad88:	2b03      	cmp	r3, #3
 800ad8a:	d007      	beq.n	800ad9c <USBD_StdEPReq+0xbe>
 800ad8c:	dd00      	ble.n	800ad90 <USBD_StdEPReq+0xb2>
 800ad8e:	e194      	b.n	800b0ba <USBD_StdEPReq+0x3dc>
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d100      	bne.n	800ad96 <USBD_StdEPReq+0xb8>
 800ad94:	e0c9      	b.n	800af2a <USBD_StdEPReq+0x24c>
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d04d      	beq.n	800ae36 <USBD_StdEPReq+0x158>
 800ad9a:	e18e      	b.n	800b0ba <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	23a7      	movs	r3, #167	@ 0xa7
 800ada0:	009b      	lsls	r3, r3, #2
 800ada2:	5cd3      	ldrb	r3, [r2, r3]
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b02      	cmp	r3, #2
 800ada8:	d002      	beq.n	800adb0 <USBD_StdEPReq+0xd2>
 800adaa:	2b03      	cmp	r3, #3
 800adac:	d01e      	beq.n	800adec <USBD_StdEPReq+0x10e>
 800adae:	e03a      	b.n	800ae26 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800adb0:	220e      	movs	r2, #14
 800adb2:	18bb      	adds	r3, r7, r2
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d011      	beq.n	800adde <USBD_StdEPReq+0x100>
 800adba:	18bb      	adds	r3, r7, r2
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	2b80      	cmp	r3, #128	@ 0x80
 800adc0:	d00d      	beq.n	800adde <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800adc2:	18bb      	adds	r3, r7, r2
 800adc4:	781a      	ldrb	r2, [r3, #0]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	0011      	movs	r1, r2
 800adca:	0018      	movs	r0, r3
 800adcc:	f001 fab9 	bl	800c342 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2180      	movs	r1, #128	@ 0x80
 800add4:	0018      	movs	r0, r3
 800add6:	f001 fab4 	bl	800c342 <USBD_LL_StallEP>
 800adda:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800addc:	e02a      	b.n	800ae34 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800adde:	683a      	ldr	r2, [r7, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	0011      	movs	r1, r2
 800ade4:	0018      	movs	r0, r3
 800ade6:	f000 fd87 	bl	800b8f8 <USBD_CtlError>
              break;
 800adea:	e023      	b.n	800ae34 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	885b      	ldrh	r3, [r3, #2]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d113      	bne.n	800ae1c <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800adf4:	220e      	movs	r2, #14
 800adf6:	18bb      	adds	r3, r7, r2
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d00e      	beq.n	800ae1c <USBD_StdEPReq+0x13e>
 800adfe:	18bb      	adds	r3, r7, r2
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	2b80      	cmp	r3, #128	@ 0x80
 800ae04:	d00a      	beq.n	800ae1c <USBD_StdEPReq+0x13e>
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	88db      	ldrh	r3, [r3, #6]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d106      	bne.n	800ae1c <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae0e:	18bb      	adds	r3, r7, r2
 800ae10:	781a      	ldrb	r2, [r3, #0]
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	0011      	movs	r1, r2
 800ae16:	0018      	movs	r0, r3
 800ae18:	f001 fa93 	bl	800c342 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	0018      	movs	r0, r3
 800ae20:	f000 fe50 	bl	800bac4 <USBD_CtlSendStatus>

              break;
 800ae24:	e006      	b.n	800ae34 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ae26:	683a      	ldr	r2, [r7, #0]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	0011      	movs	r1, r2
 800ae2c:	0018      	movs	r0, r3
 800ae2e:	f000 fd63 	bl	800b8f8 <USBD_CtlError>
              break;
 800ae32:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800ae34:	e148      	b.n	800b0c8 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	23a7      	movs	r3, #167	@ 0xa7
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	5cd3      	ldrb	r3, [r2, r3]
 800ae3e:	b2db      	uxtb	r3, r3
 800ae40:	2b02      	cmp	r3, #2
 800ae42:	d002      	beq.n	800ae4a <USBD_StdEPReq+0x16c>
 800ae44:	2b03      	cmp	r3, #3
 800ae46:	d01e      	beq.n	800ae86 <USBD_StdEPReq+0x1a8>
 800ae48:	e066      	b.n	800af18 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae4a:	220e      	movs	r2, #14
 800ae4c:	18bb      	adds	r3, r7, r2
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d011      	beq.n	800ae78 <USBD_StdEPReq+0x19a>
 800ae54:	18bb      	adds	r3, r7, r2
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	2b80      	cmp	r3, #128	@ 0x80
 800ae5a:	d00d      	beq.n	800ae78 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae5c:	18bb      	adds	r3, r7, r2
 800ae5e:	781a      	ldrb	r2, [r3, #0]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	0011      	movs	r1, r2
 800ae64:	0018      	movs	r0, r3
 800ae66:	f001 fa6c 	bl	800c342 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2180      	movs	r1, #128	@ 0x80
 800ae6e:	0018      	movs	r0, r3
 800ae70:	f001 fa67 	bl	800c342 <USBD_LL_StallEP>
 800ae74:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae76:	e057      	b.n	800af28 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800ae78:	683a      	ldr	r2, [r7, #0]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	0011      	movs	r1, r2
 800ae7e:	0018      	movs	r0, r3
 800ae80:	f000 fd3a 	bl	800b8f8 <USBD_CtlError>
              break;
 800ae84:	e050      	b.n	800af28 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	885b      	ldrh	r3, [r3, #2]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d14b      	bne.n	800af26 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ae8e:	210e      	movs	r1, #14
 800ae90:	187b      	adds	r3, r7, r1
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	227f      	movs	r2, #127	@ 0x7f
 800ae96:	4013      	ands	r3, r2
 800ae98:	d006      	beq.n	800aea8 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ae9a:	187b      	adds	r3, r7, r1
 800ae9c:	781a      	ldrb	r2, [r3, #0]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	0011      	movs	r1, r2
 800aea2:	0018      	movs	r0, r3
 800aea4:	f001 fa78 	bl	800c398 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	0018      	movs	r0, r3
 800aeac:	f000 fe0a 	bl	800bac4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800aeb0:	250d      	movs	r5, #13
 800aeb2:	197c      	adds	r4, r7, r5
 800aeb4:	230e      	movs	r3, #14
 800aeb6:	18fb      	adds	r3, r7, r3
 800aeb8:	781a      	ldrb	r2, [r3, #0]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	0011      	movs	r1, r2
 800aebe:	0018      	movs	r0, r3
 800aec0:	f7ff fd6f 	bl	800a9a2 <USBD_CoreFindEP>
 800aec4:	0003      	movs	r3, r0
 800aec6:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aec8:	197b      	adds	r3, r7, r5
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	2bff      	cmp	r3, #255	@ 0xff
 800aece:	d02a      	beq.n	800af26 <USBD_StdEPReq+0x248>
 800aed0:	197b      	adds	r3, r7, r5
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d126      	bne.n	800af26 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800aed8:	197b      	adds	r3, r7, r5
 800aeda:	7819      	ldrb	r1, [r3, #0]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	23b5      	movs	r3, #181	@ 0xb5
 800aee0:	009b      	lsls	r3, r3, #2
 800aee2:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800aee4:	0029      	movs	r1, r5
 800aee6:	187b      	adds	r3, r7, r1
 800aee8:	781a      	ldrb	r2, [r3, #0]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	32ae      	adds	r2, #174	@ 0xae
 800aeee:	0092      	lsls	r2, r2, #2
 800aef0:	58d3      	ldr	r3, [r2, r3]
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d016      	beq.n	800af26 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aef8:	187b      	adds	r3, r7, r1
 800aefa:	781a      	ldrb	r2, [r3, #0]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	32ae      	adds	r2, #174	@ 0xae
 800af00:	0092      	lsls	r2, r2, #2
 800af02:	58d3      	ldr	r3, [r2, r3]
 800af04:	689b      	ldr	r3, [r3, #8]
 800af06:	220f      	movs	r2, #15
 800af08:	18bc      	adds	r4, r7, r2
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	0010      	movs	r0, r2
 800af10:	4798      	blx	r3
 800af12:	0003      	movs	r3, r0
 800af14:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800af16:	e006      	b.n	800af26 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800af18:	683a      	ldr	r2, [r7, #0]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	0011      	movs	r1, r2
 800af1e:	0018      	movs	r0, r3
 800af20:	f000 fcea 	bl	800b8f8 <USBD_CtlError>
              break;
 800af24:	e000      	b.n	800af28 <USBD_StdEPReq+0x24a>
              break;
 800af26:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800af28:	e0ce      	b.n	800b0c8 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	23a7      	movs	r3, #167	@ 0xa7
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	5cd3      	ldrb	r3, [r2, r3]
 800af32:	b2db      	uxtb	r3, r3
 800af34:	2b02      	cmp	r3, #2
 800af36:	d002      	beq.n	800af3e <USBD_StdEPReq+0x260>
 800af38:	2b03      	cmp	r3, #3
 800af3a:	d03c      	beq.n	800afb6 <USBD_StdEPReq+0x2d8>
 800af3c:	e0b5      	b.n	800b0aa <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af3e:	220e      	movs	r2, #14
 800af40:	18bb      	adds	r3, r7, r2
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00a      	beq.n	800af5e <USBD_StdEPReq+0x280>
 800af48:	18bb      	adds	r3, r7, r2
 800af4a:	781b      	ldrb	r3, [r3, #0]
 800af4c:	2b80      	cmp	r3, #128	@ 0x80
 800af4e:	d006      	beq.n	800af5e <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800af50:	683a      	ldr	r2, [r7, #0]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	0011      	movs	r1, r2
 800af56:	0018      	movs	r0, r3
 800af58:	f000 fcce 	bl	800b8f8 <USBD_CtlError>
                break;
 800af5c:	e0ac      	b.n	800b0b8 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af5e:	220e      	movs	r2, #14
 800af60:	18bb      	adds	r3, r7, r2
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	b25b      	sxtb	r3, r3
 800af66:	2b00      	cmp	r3, #0
 800af68:	da0c      	bge.n	800af84 <USBD_StdEPReq+0x2a6>
 800af6a:	18bb      	adds	r3, r7, r2
 800af6c:	781b      	ldrb	r3, [r3, #0]
 800af6e:	227f      	movs	r2, #127	@ 0x7f
 800af70:	401a      	ands	r2, r3
 800af72:	0013      	movs	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	189b      	adds	r3, r3, r2
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	3310      	adds	r3, #16
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	18d3      	adds	r3, r2, r3
 800af80:	3304      	adds	r3, #4
 800af82:	e00d      	b.n	800afa0 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af84:	230e      	movs	r3, #14
 800af86:	18fb      	adds	r3, r7, r3
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	227f      	movs	r2, #127	@ 0x7f
 800af8c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af8e:	0013      	movs	r3, r2
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	189b      	adds	r3, r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	3351      	adds	r3, #81	@ 0x51
 800af98:	33ff      	adds	r3, #255	@ 0xff
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	18d3      	adds	r3, r2, r3
 800af9e:	3304      	adds	r3, #4
 800afa0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	2200      	movs	r2, #0
 800afa6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800afa8:	68b9      	ldr	r1, [r7, #8]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2202      	movs	r2, #2
 800afae:	0018      	movs	r0, r3
 800afb0:	f000 fd2a 	bl	800ba08 <USBD_CtlSendData>
              break;
 800afb4:	e080      	b.n	800b0b8 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800afb6:	220e      	movs	r2, #14
 800afb8:	18bb      	adds	r3, r7, r2
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	b25b      	sxtb	r3, r3
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	da14      	bge.n	800afec <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800afc2:	18bb      	adds	r3, r7, r2
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	220f      	movs	r2, #15
 800afc8:	401a      	ands	r2, r3
 800afca:	6879      	ldr	r1, [r7, #4]
 800afcc:	0013      	movs	r3, r2
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	189b      	adds	r3, r3, r2
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	18cb      	adds	r3, r1, r3
 800afd6:	3324      	adds	r3, #36	@ 0x24
 800afd8:	881b      	ldrh	r3, [r3, #0]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d11e      	bne.n	800b01c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800afde:	683a      	ldr	r2, [r7, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	0011      	movs	r1, r2
 800afe4:	0018      	movs	r0, r3
 800afe6:	f000 fc87 	bl	800b8f8 <USBD_CtlError>
                  break;
 800afea:	e065      	b.n	800b0b8 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800afec:	230e      	movs	r3, #14
 800afee:	18fb      	adds	r3, r7, r3
 800aff0:	781b      	ldrb	r3, [r3, #0]
 800aff2:	220f      	movs	r2, #15
 800aff4:	401a      	ands	r2, r3
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	23b2      	movs	r3, #178	@ 0xb2
 800affa:	0059      	lsls	r1, r3, #1
 800affc:	0013      	movs	r3, r2
 800affe:	009b      	lsls	r3, r3, #2
 800b000:	189b      	adds	r3, r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	18c3      	adds	r3, r0, r3
 800b006:	185b      	adds	r3, r3, r1
 800b008:	881b      	ldrh	r3, [r3, #0]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d106      	bne.n	800b01c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b00e:	683a      	ldr	r2, [r7, #0]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	0011      	movs	r1, r2
 800b014:	0018      	movs	r0, r3
 800b016:	f000 fc6f 	bl	800b8f8 <USBD_CtlError>
                  break;
 800b01a:	e04d      	b.n	800b0b8 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b01c:	220e      	movs	r2, #14
 800b01e:	18bb      	adds	r3, r7, r2
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	b25b      	sxtb	r3, r3
 800b024:	2b00      	cmp	r3, #0
 800b026:	da0c      	bge.n	800b042 <USBD_StdEPReq+0x364>
 800b028:	18bb      	adds	r3, r7, r2
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	227f      	movs	r2, #127	@ 0x7f
 800b02e:	401a      	ands	r2, r3
 800b030:	0013      	movs	r3, r2
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	189b      	adds	r3, r3, r2
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	3310      	adds	r3, #16
 800b03a:	687a      	ldr	r2, [r7, #4]
 800b03c:	18d3      	adds	r3, r2, r3
 800b03e:	3304      	adds	r3, #4
 800b040:	e00d      	b.n	800b05e <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b042:	230e      	movs	r3, #14
 800b044:	18fb      	adds	r3, r7, r3
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	227f      	movs	r2, #127	@ 0x7f
 800b04a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b04c:	0013      	movs	r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	189b      	adds	r3, r3, r2
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	3351      	adds	r3, #81	@ 0x51
 800b056:	33ff      	adds	r3, #255	@ 0xff
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	18d3      	adds	r3, r2, r3
 800b05c:	3304      	adds	r3, #4
 800b05e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b060:	220e      	movs	r2, #14
 800b062:	18bb      	adds	r3, r7, r2
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d003      	beq.n	800b072 <USBD_StdEPReq+0x394>
 800b06a:	18bb      	adds	r3, r7, r2
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	2b80      	cmp	r3, #128	@ 0x80
 800b070:	d103      	bne.n	800b07a <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	2200      	movs	r2, #0
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	e010      	b.n	800b09c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b07a:	230e      	movs	r3, #14
 800b07c:	18fb      	adds	r3, r7, r3
 800b07e:	781a      	ldrb	r2, [r3, #0]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	0011      	movs	r1, r2
 800b084:	0018      	movs	r0, r3
 800b086:	f001 f9b2 	bl	800c3ee <USBD_LL_IsStallEP>
 800b08a:	1e03      	subs	r3, r0, #0
 800b08c:	d003      	beq.n	800b096 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2201      	movs	r2, #1
 800b092:	601a      	str	r2, [r3, #0]
 800b094:	e002      	b.n	800b09c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	2200      	movs	r2, #0
 800b09a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b09c:	68b9      	ldr	r1, [r7, #8]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2202      	movs	r2, #2
 800b0a2:	0018      	movs	r0, r3
 800b0a4:	f000 fcb0 	bl	800ba08 <USBD_CtlSendData>
              break;
 800b0a8:	e006      	b.n	800b0b8 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800b0aa:	683a      	ldr	r2, [r7, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	0011      	movs	r1, r2
 800b0b0:	0018      	movs	r0, r3
 800b0b2:	f000 fc21 	bl	800b8f8 <USBD_CtlError>
              break;
 800b0b6:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b0b8:	e006      	b.n	800b0c8 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800b0ba:	683a      	ldr	r2, [r7, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	0011      	movs	r1, r2
 800b0c0:	0018      	movs	r0, r3
 800b0c2:	f000 fc19 	bl	800b8f8 <USBD_CtlError>
          break;
 800b0c6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b0c8:	e007      	b.n	800b0da <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800b0ca:	683a      	ldr	r2, [r7, #0]
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	0011      	movs	r1, r2
 800b0d0:	0018      	movs	r0, r3
 800b0d2:	f000 fc11 	bl	800b8f8 <USBD_CtlError>
      break;
 800b0d6:	e000      	b.n	800b0da <USBD_StdEPReq+0x3fc>
      break;
 800b0d8:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b0da:	230f      	movs	r3, #15
 800b0dc:	18fb      	adds	r3, r7, r3
 800b0de:	781b      	ldrb	r3, [r3, #0]
}
 800b0e0:	0018      	movs	r0, r3
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	b004      	add	sp, #16
 800b0e6:	bdb0      	pop	{r4, r5, r7, pc}

0800b0e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b0f2:	2308      	movs	r3, #8
 800b0f4:	18fb      	adds	r3, r7, r3
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b0fe:	230b      	movs	r3, #11
 800b100:	18fb      	adds	r3, r7, r3
 800b102:	2200      	movs	r2, #0
 800b104:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	885b      	ldrh	r3, [r3, #2]
 800b10a:	0a1b      	lsrs	r3, r3, #8
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	2b0f      	cmp	r3, #15
 800b110:	d900      	bls.n	800b114 <USBD_GetDescriptor+0x2c>
 800b112:	e17b      	b.n	800b40c <USBD_GetDescriptor+0x324>
 800b114:	009a      	lsls	r2, r3, #2
 800b116:	4bdd      	ldr	r3, [pc, #884]	@ (800b48c <USBD_GetDescriptor+0x3a4>)
 800b118:	18d3      	adds	r3, r2, r3
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	23ad      	movs	r3, #173	@ 0xad
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	58d3      	ldr	r3, [r2, r3]
 800b126:	69db      	ldr	r3, [r3, #28]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d00d      	beq.n	800b148 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	23ad      	movs	r3, #173	@ 0xad
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	58d3      	ldr	r3, [r2, r3]
 800b134:	69db      	ldr	r3, [r3, #28]
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	7c12      	ldrb	r2, [r2, #16]
 800b13a:	2108      	movs	r1, #8
 800b13c:	1879      	adds	r1, r7, r1
 800b13e:	0010      	movs	r0, r2
 800b140:	4798      	blx	r3
 800b142:	0003      	movs	r3, r0
 800b144:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b146:	e16e      	b.n	800b426 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b148:	683a      	ldr	r2, [r7, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	0011      	movs	r1, r2
 800b14e:	0018      	movs	r0, r3
 800b150:	f000 fbd2 	bl	800b8f8 <USBD_CtlError>
        err++;
 800b154:	210b      	movs	r1, #11
 800b156:	187b      	adds	r3, r7, r1
 800b158:	781a      	ldrb	r2, [r3, #0]
 800b15a:	187b      	adds	r3, r7, r1
 800b15c:	3201      	adds	r2, #1
 800b15e:	701a      	strb	r2, [r3, #0]
      break;
 800b160:	e161      	b.n	800b426 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	23ad      	movs	r3, #173	@ 0xad
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	58d3      	ldr	r3, [r2, r3]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	7c12      	ldrb	r2, [r2, #16]
 800b170:	2108      	movs	r1, #8
 800b172:	1879      	adds	r1, r7, r1
 800b174:	0010      	movs	r0, r2
 800b176:	4798      	blx	r3
 800b178:	0003      	movs	r3, r0
 800b17a:	60fb      	str	r3, [r7, #12]
      break;
 800b17c:	e153      	b.n	800b426 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	7c1b      	ldrb	r3, [r3, #16]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d10f      	bne.n	800b1a6 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	23ae      	movs	r3, #174	@ 0xae
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	58d3      	ldr	r3, [r2, r3]
 800b18e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b190:	2208      	movs	r2, #8
 800b192:	18ba      	adds	r2, r7, r2
 800b194:	0010      	movs	r0, r2
 800b196:	4798      	blx	r3
 800b198:	0003      	movs	r3, r0
 800b19a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	2202      	movs	r2, #2
 800b1a2:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b1a4:	e13f      	b.n	800b426 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	23ae      	movs	r3, #174	@ 0xae
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	58d3      	ldr	r3, [r2, r3]
 800b1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1b0:	2208      	movs	r2, #8
 800b1b2:	18ba      	adds	r2, r7, r2
 800b1b4:	0010      	movs	r0, r2
 800b1b6:	4798      	blx	r3
 800b1b8:	0003      	movs	r3, r0
 800b1ba:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	3301      	adds	r3, #1
 800b1c0:	2202      	movs	r2, #2
 800b1c2:	701a      	strb	r2, [r3, #0]
      break;
 800b1c4:	e12f      	b.n	800b426 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	885b      	ldrh	r3, [r3, #2]
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	2b05      	cmp	r3, #5
 800b1ce:	d900      	bls.n	800b1d2 <USBD_GetDescriptor+0xea>
 800b1d0:	e0d0      	b.n	800b374 <USBD_GetDescriptor+0x28c>
 800b1d2:	009a      	lsls	r2, r3, #2
 800b1d4:	4bae      	ldr	r3, [pc, #696]	@ (800b490 <USBD_GetDescriptor+0x3a8>)
 800b1d6:	18d3      	adds	r3, r2, r3
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	23ad      	movs	r3, #173	@ 0xad
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	58d3      	ldr	r3, [r2, r3]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d00d      	beq.n	800b206 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	23ad      	movs	r3, #173	@ 0xad
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	58d3      	ldr	r3, [r2, r3]
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	7c12      	ldrb	r2, [r2, #16]
 800b1f8:	2108      	movs	r1, #8
 800b1fa:	1879      	adds	r1, r7, r1
 800b1fc:	0010      	movs	r0, r2
 800b1fe:	4798      	blx	r3
 800b200:	0003      	movs	r3, r0
 800b202:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b204:	e0c3      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	0011      	movs	r1, r2
 800b20c:	0018      	movs	r0, r3
 800b20e:	f000 fb73 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b212:	210b      	movs	r1, #11
 800b214:	187b      	adds	r3, r7, r1
 800b216:	781a      	ldrb	r2, [r3, #0]
 800b218:	187b      	adds	r3, r7, r1
 800b21a:	3201      	adds	r2, #1
 800b21c:	701a      	strb	r2, [r3, #0]
          break;
 800b21e:	e0b6      	b.n	800b38e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	23ad      	movs	r3, #173	@ 0xad
 800b224:	009b      	lsls	r3, r3, #2
 800b226:	58d3      	ldr	r3, [r2, r3]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00d      	beq.n	800b24a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	23ad      	movs	r3, #173	@ 0xad
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	58d3      	ldr	r3, [r2, r3]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	7c12      	ldrb	r2, [r2, #16]
 800b23c:	2108      	movs	r1, #8
 800b23e:	1879      	adds	r1, r7, r1
 800b240:	0010      	movs	r0, r2
 800b242:	4798      	blx	r3
 800b244:	0003      	movs	r3, r0
 800b246:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b248:	e0a1      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	0011      	movs	r1, r2
 800b250:	0018      	movs	r0, r3
 800b252:	f000 fb51 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b256:	210b      	movs	r1, #11
 800b258:	187b      	adds	r3, r7, r1
 800b25a:	781a      	ldrb	r2, [r3, #0]
 800b25c:	187b      	adds	r3, r7, r1
 800b25e:	3201      	adds	r2, #1
 800b260:	701a      	strb	r2, [r3, #0]
          break;
 800b262:	e094      	b.n	800b38e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b264:	687a      	ldr	r2, [r7, #4]
 800b266:	23ad      	movs	r3, #173	@ 0xad
 800b268:	009b      	lsls	r3, r3, #2
 800b26a:	58d3      	ldr	r3, [r2, r3]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d00d      	beq.n	800b28e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	23ad      	movs	r3, #173	@ 0xad
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	58d3      	ldr	r3, [r2, r3]
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	7c12      	ldrb	r2, [r2, #16]
 800b280:	2108      	movs	r1, #8
 800b282:	1879      	adds	r1, r7, r1
 800b284:	0010      	movs	r0, r2
 800b286:	4798      	blx	r3
 800b288:	0003      	movs	r3, r0
 800b28a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b28c:	e07f      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b28e:	683a      	ldr	r2, [r7, #0]
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	0011      	movs	r1, r2
 800b294:	0018      	movs	r0, r3
 800b296:	f000 fb2f 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b29a:	210b      	movs	r1, #11
 800b29c:	187b      	adds	r3, r7, r1
 800b29e:	781a      	ldrb	r2, [r3, #0]
 800b2a0:	187b      	adds	r3, r7, r1
 800b2a2:	3201      	adds	r2, #1
 800b2a4:	701a      	strb	r2, [r3, #0]
          break;
 800b2a6:	e072      	b.n	800b38e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	23ad      	movs	r3, #173	@ 0xad
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	58d3      	ldr	r3, [r2, r3]
 800b2b0:	691b      	ldr	r3, [r3, #16]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00d      	beq.n	800b2d2 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	23ad      	movs	r3, #173	@ 0xad
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	58d3      	ldr	r3, [r2, r3]
 800b2be:	691b      	ldr	r3, [r3, #16]
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	7c12      	ldrb	r2, [r2, #16]
 800b2c4:	2108      	movs	r1, #8
 800b2c6:	1879      	adds	r1, r7, r1
 800b2c8:	0010      	movs	r0, r2
 800b2ca:	4798      	blx	r3
 800b2cc:	0003      	movs	r3, r0
 800b2ce:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2d0:	e05d      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b2d2:	683a      	ldr	r2, [r7, #0]
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	0011      	movs	r1, r2
 800b2d8:	0018      	movs	r0, r3
 800b2da:	f000 fb0d 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b2de:	210b      	movs	r1, #11
 800b2e0:	187b      	adds	r3, r7, r1
 800b2e2:	781a      	ldrb	r2, [r3, #0]
 800b2e4:	187b      	adds	r3, r7, r1
 800b2e6:	3201      	adds	r2, #1
 800b2e8:	701a      	strb	r2, [r3, #0]
          break;
 800b2ea:	e050      	b.n	800b38e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	23ad      	movs	r3, #173	@ 0xad
 800b2f0:	009b      	lsls	r3, r3, #2
 800b2f2:	58d3      	ldr	r3, [r2, r3]
 800b2f4:	695b      	ldr	r3, [r3, #20]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d00d      	beq.n	800b316 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	23ad      	movs	r3, #173	@ 0xad
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	58d3      	ldr	r3, [r2, r3]
 800b302:	695b      	ldr	r3, [r3, #20]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	7c12      	ldrb	r2, [r2, #16]
 800b308:	2108      	movs	r1, #8
 800b30a:	1879      	adds	r1, r7, r1
 800b30c:	0010      	movs	r0, r2
 800b30e:	4798      	blx	r3
 800b310:	0003      	movs	r3, r0
 800b312:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b314:	e03b      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b316:	683a      	ldr	r2, [r7, #0]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	0011      	movs	r1, r2
 800b31c:	0018      	movs	r0, r3
 800b31e:	f000 faeb 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b322:	210b      	movs	r1, #11
 800b324:	187b      	adds	r3, r7, r1
 800b326:	781a      	ldrb	r2, [r3, #0]
 800b328:	187b      	adds	r3, r7, r1
 800b32a:	3201      	adds	r2, #1
 800b32c:	701a      	strb	r2, [r3, #0]
          break;
 800b32e:	e02e      	b.n	800b38e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	23ad      	movs	r3, #173	@ 0xad
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	58d3      	ldr	r3, [r2, r3]
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00d      	beq.n	800b35a <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	23ad      	movs	r3, #173	@ 0xad
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	58d3      	ldr	r3, [r2, r3]
 800b346:	699b      	ldr	r3, [r3, #24]
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	7c12      	ldrb	r2, [r2, #16]
 800b34c:	2108      	movs	r1, #8
 800b34e:	1879      	adds	r1, r7, r1
 800b350:	0010      	movs	r0, r2
 800b352:	4798      	blx	r3
 800b354:	0003      	movs	r3, r0
 800b356:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b358:	e019      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	0011      	movs	r1, r2
 800b360:	0018      	movs	r0, r3
 800b362:	f000 fac9 	bl	800b8f8 <USBD_CtlError>
            err++;
 800b366:	210b      	movs	r1, #11
 800b368:	187b      	adds	r3, r7, r1
 800b36a:	781a      	ldrb	r2, [r3, #0]
 800b36c:	187b      	adds	r3, r7, r1
 800b36e:	3201      	adds	r2, #1
 800b370:	701a      	strb	r2, [r3, #0]
          break;
 800b372:	e00c      	b.n	800b38e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b374:	683a      	ldr	r2, [r7, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	0011      	movs	r1, r2
 800b37a:	0018      	movs	r0, r3
 800b37c:	f000 fabc 	bl	800b8f8 <USBD_CtlError>
          err++;
 800b380:	210b      	movs	r1, #11
 800b382:	187b      	adds	r3, r7, r1
 800b384:	781a      	ldrb	r2, [r3, #0]
 800b386:	187b      	adds	r3, r7, r1
 800b388:	3201      	adds	r2, #1
 800b38a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b38c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b38e:	e04a      	b.n	800b426 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	7c1b      	ldrb	r3, [r3, #16]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10b      	bne.n	800b3b0 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	23ae      	movs	r3, #174	@ 0xae
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	58d3      	ldr	r3, [r2, r3]
 800b3a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3a2:	2208      	movs	r2, #8
 800b3a4:	18ba      	adds	r2, r7, r2
 800b3a6:	0010      	movs	r0, r2
 800b3a8:	4798      	blx	r3
 800b3aa:	0003      	movs	r3, r0
 800b3ac:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3ae:	e03a      	b.n	800b426 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b3b0:	683a      	ldr	r2, [r7, #0]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	0011      	movs	r1, r2
 800b3b6:	0018      	movs	r0, r3
 800b3b8:	f000 fa9e 	bl	800b8f8 <USBD_CtlError>
        err++;
 800b3bc:	210b      	movs	r1, #11
 800b3be:	187b      	adds	r3, r7, r1
 800b3c0:	781a      	ldrb	r2, [r3, #0]
 800b3c2:	187b      	adds	r3, r7, r1
 800b3c4:	3201      	adds	r2, #1
 800b3c6:	701a      	strb	r2, [r3, #0]
      break;
 800b3c8:	e02d      	b.n	800b426 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	7c1b      	ldrb	r3, [r3, #16]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d10f      	bne.n	800b3f2 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	23ae      	movs	r3, #174	@ 0xae
 800b3d6:	009b      	lsls	r3, r3, #2
 800b3d8:	58d3      	ldr	r3, [r2, r3]
 800b3da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3dc:	2208      	movs	r2, #8
 800b3de:	18ba      	adds	r2, r7, r2
 800b3e0:	0010      	movs	r0, r2
 800b3e2:	4798      	blx	r3
 800b3e4:	0003      	movs	r3, r0
 800b3e6:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	2207      	movs	r2, #7
 800b3ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3f0:	e019      	b.n	800b426 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b3f2:	683a      	ldr	r2, [r7, #0]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	0011      	movs	r1, r2
 800b3f8:	0018      	movs	r0, r3
 800b3fa:	f000 fa7d 	bl	800b8f8 <USBD_CtlError>
        err++;
 800b3fe:	210b      	movs	r1, #11
 800b400:	187b      	adds	r3, r7, r1
 800b402:	781a      	ldrb	r2, [r3, #0]
 800b404:	187b      	adds	r3, r7, r1
 800b406:	3201      	adds	r2, #1
 800b408:	701a      	strb	r2, [r3, #0]
      break;
 800b40a:	e00c      	b.n	800b426 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800b40c:	683a      	ldr	r2, [r7, #0]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	0011      	movs	r1, r2
 800b412:	0018      	movs	r0, r3
 800b414:	f000 fa70 	bl	800b8f8 <USBD_CtlError>
      err++;
 800b418:	210b      	movs	r1, #11
 800b41a:	187b      	adds	r3, r7, r1
 800b41c:	781a      	ldrb	r2, [r3, #0]
 800b41e:	187b      	adds	r3, r7, r1
 800b420:	3201      	adds	r2, #1
 800b422:	701a      	strb	r2, [r3, #0]
      break;
 800b424:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800b426:	230b      	movs	r3, #11
 800b428:	18fb      	adds	r3, r7, r3
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d131      	bne.n	800b494 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	88db      	ldrh	r3, [r3, #6]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d023      	beq.n	800b480 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800b438:	2108      	movs	r1, #8
 800b43a:	187b      	adds	r3, r7, r1
 800b43c:	881b      	ldrh	r3, [r3, #0]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d017      	beq.n	800b472 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	88da      	ldrh	r2, [r3, #6]
 800b446:	187b      	adds	r3, r7, r1
 800b448:	881b      	ldrh	r3, [r3, #0]
 800b44a:	1c18      	adds	r0, r3, #0
 800b44c:	1c11      	adds	r1, r2, #0
 800b44e:	b28a      	uxth	r2, r1
 800b450:	b283      	uxth	r3, r0
 800b452:	429a      	cmp	r2, r3
 800b454:	d900      	bls.n	800b458 <USBD_GetDescriptor+0x370>
 800b456:	1c01      	adds	r1, r0, #0
 800b458:	b28a      	uxth	r2, r1
 800b45a:	2108      	movs	r1, #8
 800b45c:	187b      	adds	r3, r7, r1
 800b45e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b460:	187b      	adds	r3, r7, r1
 800b462:	881b      	ldrh	r3, [r3, #0]
 800b464:	001a      	movs	r2, r3
 800b466:	68f9      	ldr	r1, [r7, #12]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	0018      	movs	r0, r3
 800b46c:	f000 facc 	bl	800ba08 <USBD_CtlSendData>
 800b470:	e011      	b.n	800b496 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b472:	683a      	ldr	r2, [r7, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	0011      	movs	r1, r2
 800b478:	0018      	movs	r0, r3
 800b47a:	f000 fa3d 	bl	800b8f8 <USBD_CtlError>
 800b47e:	e00a      	b.n	800b496 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	0018      	movs	r0, r3
 800b484:	f000 fb1e 	bl	800bac4 <USBD_CtlSendStatus>
 800b488:	e005      	b.n	800b496 <USBD_GetDescriptor+0x3ae>
 800b48a:	46c0      	nop			@ (mov r8, r8)
 800b48c:	0800d788 	.word	0x0800d788
 800b490:	0800d7c8 	.word	0x0800d7c8
    return;
 800b494:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b496:	46bd      	mov	sp, r7
 800b498:	b004      	add	sp, #16
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b49c:	b590      	push	{r4, r7, lr}
 800b49e:	b085      	sub	sp, #20
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	889b      	ldrh	r3, [r3, #4]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d13e      	bne.n	800b52c <USBD_SetAddress+0x90>
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	88db      	ldrh	r3, [r3, #6]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d13a      	bne.n	800b52c <USBD_SetAddress+0x90>
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	885b      	ldrh	r3, [r3, #2]
 800b4ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4bc:	d836      	bhi.n	800b52c <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	885b      	ldrh	r3, [r3, #2]
 800b4c2:	b2da      	uxtb	r2, r3
 800b4c4:	230f      	movs	r3, #15
 800b4c6:	18fb      	adds	r3, r7, r3
 800b4c8:	217f      	movs	r1, #127	@ 0x7f
 800b4ca:	400a      	ands	r2, r1
 800b4cc:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	23a7      	movs	r3, #167	@ 0xa7
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	5cd3      	ldrb	r3, [r2, r3]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	2b03      	cmp	r3, #3
 800b4da:	d106      	bne.n	800b4ea <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800b4dc:	683a      	ldr	r2, [r7, #0]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	0011      	movs	r1, r2
 800b4e2:	0018      	movs	r0, r3
 800b4e4:	f000 fa08 	bl	800b8f8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4e8:	e027      	b.n	800b53a <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	240f      	movs	r4, #15
 800b4ee:	193a      	adds	r2, r7, r4
 800b4f0:	4914      	ldr	r1, [pc, #80]	@ (800b544 <USBD_SetAddress+0xa8>)
 800b4f2:	7812      	ldrb	r2, [r2, #0]
 800b4f4:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b4f6:	193b      	adds	r3, r7, r4
 800b4f8:	781a      	ldrb	r2, [r3, #0]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	0011      	movs	r1, r2
 800b4fe:	0018      	movs	r0, r3
 800b500:	f000 ffa5 	bl	800c44e <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	0018      	movs	r0, r3
 800b508:	f000 fadc 	bl	800bac4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b50c:	193b      	adds	r3, r7, r4
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d005      	beq.n	800b520 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	23a7      	movs	r3, #167	@ 0xa7
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	2102      	movs	r1, #2
 800b51c:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b51e:	e00c      	b.n	800b53a <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	23a7      	movs	r3, #167	@ 0xa7
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	2101      	movs	r1, #1
 800b528:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b52a:	e006      	b.n	800b53a <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b52c:	683a      	ldr	r2, [r7, #0]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	0011      	movs	r1, r2
 800b532:	0018      	movs	r0, r3
 800b534:	f000 f9e0 	bl	800b8f8 <USBD_CtlError>
  }
}
 800b538:	46c0      	nop			@ (mov r8, r8)
 800b53a:	46c0      	nop			@ (mov r8, r8)
 800b53c:	46bd      	mov	sp, r7
 800b53e:	b005      	add	sp, #20
 800b540:	bd90      	pop	{r4, r7, pc}
 800b542:	46c0      	nop			@ (mov r8, r8)
 800b544:	0000029e 	.word	0x0000029e

0800b548 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b548:	b5b0      	push	{r4, r5, r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b552:	230f      	movs	r3, #15
 800b554:	18fb      	adds	r3, r7, r3
 800b556:	2200      	movs	r2, #0
 800b558:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	885b      	ldrh	r3, [r3, #2]
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	4b5f      	ldr	r3, [pc, #380]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b562:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b564:	4b5e      	ldr	r3, [pc, #376]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d907      	bls.n	800b57c <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800b56c:	683a      	ldr	r2, [r7, #0]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	0011      	movs	r1, r2
 800b572:	0018      	movs	r0, r3
 800b574:	f000 f9c0 	bl	800b8f8 <USBD_CtlError>
    return USBD_FAIL;
 800b578:	2303      	movs	r3, #3
 800b57a:	e0ac      	b.n	800b6d6 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	23a7      	movs	r3, #167	@ 0xa7
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	5cd3      	ldrb	r3, [r2, r3]
 800b584:	b2db      	uxtb	r3, r3
 800b586:	2b02      	cmp	r3, #2
 800b588:	d002      	beq.n	800b590 <USBD_SetConfig+0x48>
 800b58a:	2b03      	cmp	r3, #3
 800b58c:	d033      	beq.n	800b5f6 <USBD_SetConfig+0xae>
 800b58e:	e08d      	b.n	800b6ac <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b590:	4b53      	ldr	r3, [pc, #332]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d029      	beq.n	800b5ec <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800b598:	4b51      	ldr	r3, [pc, #324]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	001a      	movs	r2, r3
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5a2:	4b4f      	ldr	r3, [pc, #316]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b5a4:	781a      	ldrb	r2, [r3, #0]
 800b5a6:	250f      	movs	r5, #15
 800b5a8:	197c      	adds	r4, r7, r5
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	0011      	movs	r1, r2
 800b5ae:	0018      	movs	r0, r3
 800b5b0:	f7fe feb4 	bl	800a31c <USBD_SetClassConfig>
 800b5b4:	0003      	movs	r3, r0
 800b5b6:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800b5b8:	197b      	adds	r3, r7, r5
 800b5ba:	781b      	ldrb	r3, [r3, #0]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d00b      	beq.n	800b5d8 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800b5c0:	683a      	ldr	r2, [r7, #0]
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	0011      	movs	r1, r2
 800b5c6:	0018      	movs	r0, r3
 800b5c8:	f000 f996 	bl	800b8f8 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	23a7      	movs	r3, #167	@ 0xa7
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	2102      	movs	r1, #2
 800b5d4:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b5d6:	e07b      	b.n	800b6d0 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	0018      	movs	r0, r3
 800b5dc:	f000 fa72 	bl	800bac4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	23a7      	movs	r3, #167	@ 0xa7
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	2103      	movs	r1, #3
 800b5e8:	54d1      	strb	r1, [r2, r3]
      break;
 800b5ea:	e071      	b.n	800b6d0 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	0018      	movs	r0, r3
 800b5f0:	f000 fa68 	bl	800bac4 <USBD_CtlSendStatus>
      break;
 800b5f4:	e06c      	b.n	800b6d0 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b5f6:	4b3a      	ldr	r3, [pc, #232]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d115      	bne.n	800b62a <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	23a7      	movs	r3, #167	@ 0xa7
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	2102      	movs	r1, #2
 800b606:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800b608:	4b35      	ldr	r3, [pc, #212]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	001a      	movs	r2, r3
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b612:	4b33      	ldr	r3, [pc, #204]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b614:	781a      	ldrb	r2, [r3, #0]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	0011      	movs	r1, r2
 800b61a:	0018      	movs	r0, r3
 800b61c:	f7fe fea3 	bl	800a366 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	0018      	movs	r0, r3
 800b624:	f000 fa4e 	bl	800bac4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b628:	e052      	b.n	800b6d0 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800b62a:	4b2d      	ldr	r3, [pc, #180]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b62c:	781b      	ldrb	r3, [r3, #0]
 800b62e:	001a      	movs	r2, r3
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	429a      	cmp	r2, r3
 800b636:	d034      	beq.n	800b6a2 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	b2da      	uxtb	r2, r3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	0011      	movs	r1, r2
 800b642:	0018      	movs	r0, r3
 800b644:	f7fe fe8f 	bl	800a366 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b648:	4b25      	ldr	r3, [pc, #148]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	001a      	movs	r2, r3
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b652:	4b23      	ldr	r3, [pc, #140]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b654:	781a      	ldrb	r2, [r3, #0]
 800b656:	250f      	movs	r5, #15
 800b658:	197c      	adds	r4, r7, r5
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	0011      	movs	r1, r2
 800b65e:	0018      	movs	r0, r3
 800b660:	f7fe fe5c 	bl	800a31c <USBD_SetClassConfig>
 800b664:	0003      	movs	r3, r0
 800b666:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800b668:	197b      	adds	r3, r7, r5
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d013      	beq.n	800b698 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800b670:	683a      	ldr	r2, [r7, #0]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	0011      	movs	r1, r2
 800b676:	0018      	movs	r0, r3
 800b678:	f000 f93e 	bl	800b8f8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	b2da      	uxtb	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	0011      	movs	r1, r2
 800b686:	0018      	movs	r0, r3
 800b688:	f7fe fe6d 	bl	800a366 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	23a7      	movs	r3, #167	@ 0xa7
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	2102      	movs	r1, #2
 800b694:	54d1      	strb	r1, [r2, r3]
      break;
 800b696:	e01b      	b.n	800b6d0 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	0018      	movs	r0, r3
 800b69c:	f000 fa12 	bl	800bac4 <USBD_CtlSendStatus>
      break;
 800b6a0:	e016      	b.n	800b6d0 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	0018      	movs	r0, r3
 800b6a6:	f000 fa0d 	bl	800bac4 <USBD_CtlSendStatus>
      break;
 800b6aa:	e011      	b.n	800b6d0 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800b6ac:	683a      	ldr	r2, [r7, #0]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	0011      	movs	r1, r2
 800b6b2:	0018      	movs	r0, r3
 800b6b4:	f000 f920 	bl	800b8f8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b6b8:	4b09      	ldr	r3, [pc, #36]	@ (800b6e0 <USBD_SetConfig+0x198>)
 800b6ba:	781a      	ldrb	r2, [r3, #0]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	0011      	movs	r1, r2
 800b6c0:	0018      	movs	r0, r3
 800b6c2:	f7fe fe50 	bl	800a366 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b6c6:	230f      	movs	r3, #15
 800b6c8:	18fb      	adds	r3, r7, r3
 800b6ca:	2203      	movs	r2, #3
 800b6cc:	701a      	strb	r2, [r3, #0]
      break;
 800b6ce:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b6d0:	230f      	movs	r3, #15
 800b6d2:	18fb      	adds	r3, r7, r3
 800b6d4:	781b      	ldrb	r3, [r3, #0]
}
 800b6d6:	0018      	movs	r0, r3
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	b004      	add	sp, #16
 800b6dc:	bdb0      	pop	{r4, r5, r7, pc}
 800b6de:	46c0      	nop			@ (mov r8, r8)
 800b6e0:	200004d0 	.word	0x200004d0

0800b6e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b082      	sub	sp, #8
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	88db      	ldrh	r3, [r3, #6]
 800b6f2:	2b01      	cmp	r3, #1
 800b6f4:	d006      	beq.n	800b704 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800b6f6:	683a      	ldr	r2, [r7, #0]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	0011      	movs	r1, r2
 800b6fc:	0018      	movs	r0, r3
 800b6fe:	f000 f8fb 	bl	800b8f8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b702:	e027      	b.n	800b754 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800b704:	687a      	ldr	r2, [r7, #4]
 800b706:	23a7      	movs	r3, #167	@ 0xa7
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	5cd3      	ldrb	r3, [r2, r3]
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	2b02      	cmp	r3, #2
 800b710:	dc02      	bgt.n	800b718 <USBD_GetConfig+0x34>
 800b712:	2b00      	cmp	r3, #0
 800b714:	dc03      	bgt.n	800b71e <USBD_GetConfig+0x3a>
 800b716:	e016      	b.n	800b746 <USBD_GetConfig+0x62>
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d00c      	beq.n	800b736 <USBD_GetConfig+0x52>
 800b71c:	e013      	b.n	800b746 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2200      	movs	r2, #0
 800b722:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	3308      	adds	r3, #8
 800b728:	0019      	movs	r1, r3
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	0018      	movs	r0, r3
 800b730:	f000 f96a 	bl	800ba08 <USBD_CtlSendData>
        break;
 800b734:	e00e      	b.n	800b754 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	1d19      	adds	r1, r3, #4
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	0018      	movs	r0, r3
 800b740:	f000 f962 	bl	800ba08 <USBD_CtlSendData>
        break;
 800b744:	e006      	b.n	800b754 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	0011      	movs	r1, r2
 800b74c:	0018      	movs	r0, r3
 800b74e:	f000 f8d3 	bl	800b8f8 <USBD_CtlError>
        break;
 800b752:	46c0      	nop			@ (mov r8, r8)
}
 800b754:	46c0      	nop			@ (mov r8, r8)
 800b756:	46bd      	mov	sp, r7
 800b758:	b002      	add	sp, #8
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b766:	687a      	ldr	r2, [r7, #4]
 800b768:	23a7      	movs	r3, #167	@ 0xa7
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	5cd3      	ldrb	r3, [r2, r3]
 800b76e:	b2db      	uxtb	r3, r3
 800b770:	3b01      	subs	r3, #1
 800b772:	2b02      	cmp	r3, #2
 800b774:	d822      	bhi.n	800b7bc <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	88db      	ldrh	r3, [r3, #6]
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d006      	beq.n	800b78c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800b77e:	683a      	ldr	r2, [r7, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	0011      	movs	r1, r2
 800b784:	0018      	movs	r0, r3
 800b786:	f000 f8b7 	bl	800b8f8 <USBD_CtlError>
        break;
 800b78a:	e01e      	b.n	800b7ca <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	23a9      	movs	r3, #169	@ 0xa9
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	58d3      	ldr	r3, [r2, r3]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d005      	beq.n	800b7aa <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	68db      	ldr	r3, [r3, #12]
 800b7a2:	2202      	movs	r2, #2
 800b7a4:	431a      	orrs	r2, r3
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	330c      	adds	r3, #12
 800b7ae:	0019      	movs	r1, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	0018      	movs	r0, r3
 800b7b6:	f000 f927 	bl	800ba08 <USBD_CtlSendData>
      break;
 800b7ba:	e006      	b.n	800b7ca <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800b7bc:	683a      	ldr	r2, [r7, #0]
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	0011      	movs	r1, r2
 800b7c2:	0018      	movs	r0, r3
 800b7c4:	f000 f898 	bl	800b8f8 <USBD_CtlError>
      break;
 800b7c8:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b7ca:	46c0      	nop			@ (mov r8, r8)
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	b002      	add	sp, #8
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b082      	sub	sp, #8
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
 800b7da:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	885b      	ldrh	r3, [r3, #2]
 800b7e0:	2b01      	cmp	r3, #1
 800b7e2:	d109      	bne.n	800b7f8 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	23a9      	movs	r3, #169	@ 0xa9
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	2101      	movs	r1, #1
 800b7ec:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	0018      	movs	r0, r3
 800b7f2:	f000 f967 	bl	800bac4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b7f6:	e017      	b.n	800b828 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	885b      	ldrh	r3, [r3, #2]
 800b7fc:	2b02      	cmp	r3, #2
 800b7fe:	d10d      	bne.n	800b81c <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	889b      	ldrh	r3, [r3, #4]
 800b804:	0a1b      	lsrs	r3, r3, #8
 800b806:	b29b      	uxth	r3, r3
 800b808:	b2d9      	uxtb	r1, r3
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	23a8      	movs	r3, #168	@ 0xa8
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	0018      	movs	r0, r3
 800b816:	f000 f955 	bl	800bac4 <USBD_CtlSendStatus>
}
 800b81a:	e005      	b.n	800b828 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800b81c:	683a      	ldr	r2, [r7, #0]
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	0011      	movs	r1, r2
 800b822:	0018      	movs	r0, r3
 800b824:	f000 f868 	bl	800b8f8 <USBD_CtlError>
}
 800b828:	46c0      	nop			@ (mov r8, r8)
 800b82a:	46bd      	mov	sp, r7
 800b82c:	b002      	add	sp, #8
 800b82e:	bd80      	pop	{r7, pc}

0800b830 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b082      	sub	sp, #8
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b83a:	687a      	ldr	r2, [r7, #4]
 800b83c:	23a7      	movs	r3, #167	@ 0xa7
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	5cd3      	ldrb	r3, [r2, r3]
 800b842:	b2db      	uxtb	r3, r3
 800b844:	3b01      	subs	r3, #1
 800b846:	2b02      	cmp	r3, #2
 800b848:	d80d      	bhi.n	800b866 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	885b      	ldrh	r3, [r3, #2]
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d110      	bne.n	800b874 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	23a9      	movs	r3, #169	@ 0xa9
 800b856:	009b      	lsls	r3, r3, #2
 800b858:	2100      	movs	r1, #0
 800b85a:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	0018      	movs	r0, r3
 800b860:	f000 f930 	bl	800bac4 <USBD_CtlSendStatus>
      }
      break;
 800b864:	e006      	b.n	800b874 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	0011      	movs	r1, r2
 800b86c:	0018      	movs	r0, r3
 800b86e:	f000 f843 	bl	800b8f8 <USBD_CtlError>
      break;
 800b872:	e000      	b.n	800b876 <USBD_ClrFeature+0x46>
      break;
 800b874:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b876:	46c0      	nop			@ (mov r8, r8)
 800b878:	46bd      	mov	sp, r7
 800b87a:	b002      	add	sp, #8
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b87e:	b580      	push	{r7, lr}
 800b880:	b084      	sub	sp, #16
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
 800b886:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	781a      	ldrb	r2, [r3, #0]
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	3301      	adds	r3, #1
 800b898:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	781a      	ldrb	r2, [r3, #0]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	3301      	adds	r3, #1
 800b8a6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	0018      	movs	r0, r3
 800b8ac:	f7ff f8e6 	bl	800aa7c <SWAPBYTE>
 800b8b0:	0003      	movs	r3, r0
 800b8b2:	001a      	movs	r2, r3
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	0018      	movs	r0, r3
 800b8c8:	f7ff f8d8 	bl	800aa7c <SWAPBYTE>
 800b8cc:	0003      	movs	r3, r0
 800b8ce:	001a      	movs	r2, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	0018      	movs	r0, r3
 800b8e4:	f7ff f8ca 	bl	800aa7c <SWAPBYTE>
 800b8e8:	0003      	movs	r3, r0
 800b8ea:	001a      	movs	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	80da      	strh	r2, [r3, #6]
}
 800b8f0:	46c0      	nop			@ (mov r8, r8)
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	b004      	add	sp, #16
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b082      	sub	sp, #8
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2180      	movs	r1, #128	@ 0x80
 800b906:	0018      	movs	r0, r3
 800b908:	f000 fd1b 	bl	800c342 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2100      	movs	r1, #0
 800b910:	0018      	movs	r0, r3
 800b912:	f000 fd16 	bl	800c342 <USBD_LL_StallEP>
}
 800b916:	46c0      	nop			@ (mov r8, r8)
 800b918:	46bd      	mov	sp, r7
 800b91a:	b002      	add	sp, #8
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b91e:	b590      	push	{r4, r7, lr}
 800b920:	b087      	sub	sp, #28
 800b922:	af00      	add	r7, sp, #0
 800b924:	60f8      	str	r0, [r7, #12]
 800b926:	60b9      	str	r1, [r7, #8]
 800b928:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b92a:	2417      	movs	r4, #23
 800b92c:	193b      	adds	r3, r7, r4
 800b92e:	2200      	movs	r2, #0
 800b930:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d044      	beq.n	800b9c2 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	0018      	movs	r0, r3
 800b940:	f000 f843 	bl	800b9ca <USBD_GetLen>
 800b944:	0003      	movs	r3, r0
 800b946:	3301      	adds	r3, #1
 800b948:	b29b      	uxth	r3, r3
 800b94a:	18db      	adds	r3, r3, r3
 800b94c:	b29a      	uxth	r2, r3
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b952:	193b      	adds	r3, r7, r4
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	68ba      	ldr	r2, [r7, #8]
 800b958:	18d3      	adds	r3, r2, r3
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	7812      	ldrb	r2, [r2, #0]
 800b95e:	701a      	strb	r2, [r3, #0]
  idx++;
 800b960:	193b      	adds	r3, r7, r4
 800b962:	781a      	ldrb	r2, [r3, #0]
 800b964:	193b      	adds	r3, r7, r4
 800b966:	3201      	adds	r2, #1
 800b968:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b96a:	193b      	adds	r3, r7, r4
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	18d3      	adds	r3, r2, r3
 800b972:	2203      	movs	r2, #3
 800b974:	701a      	strb	r2, [r3, #0]
  idx++;
 800b976:	193b      	adds	r3, r7, r4
 800b978:	781a      	ldrb	r2, [r3, #0]
 800b97a:	193b      	adds	r3, r7, r4
 800b97c:	3201      	adds	r2, #1
 800b97e:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800b980:	e01a      	b.n	800b9b8 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800b982:	2117      	movs	r1, #23
 800b984:	187b      	adds	r3, r7, r1
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	68ba      	ldr	r2, [r7, #8]
 800b98a:	18d3      	adds	r3, r2, r3
 800b98c:	693a      	ldr	r2, [r7, #16]
 800b98e:	7812      	ldrb	r2, [r2, #0]
 800b990:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	3301      	adds	r3, #1
 800b996:	613b      	str	r3, [r7, #16]
    idx++;
 800b998:	187b      	adds	r3, r7, r1
 800b99a:	781a      	ldrb	r2, [r3, #0]
 800b99c:	187b      	adds	r3, r7, r1
 800b99e:	3201      	adds	r2, #1
 800b9a0:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800b9a2:	187b      	adds	r3, r7, r1
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	68ba      	ldr	r2, [r7, #8]
 800b9a8:	18d3      	adds	r3, r2, r3
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	701a      	strb	r2, [r3, #0]
    idx++;
 800b9ae:	187b      	adds	r3, r7, r1
 800b9b0:	781a      	ldrb	r2, [r3, #0]
 800b9b2:	187b      	adds	r3, r7, r1
 800b9b4:	3201      	adds	r2, #1
 800b9b6:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1e0      	bne.n	800b982 <USBD_GetString+0x64>
 800b9c0:	e000      	b.n	800b9c4 <USBD_GetString+0xa6>
    return;
 800b9c2:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	b007      	add	sp, #28
 800b9c8:	bd90      	pop	{r4, r7, pc}

0800b9ca <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b084      	sub	sp, #16
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b9d2:	230f      	movs	r3, #15
 800b9d4:	18fb      	adds	r3, r7, r3
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b9de:	e008      	b.n	800b9f2 <USBD_GetLen+0x28>
  {
    len++;
 800b9e0:	210f      	movs	r1, #15
 800b9e2:	187b      	adds	r3, r7, r1
 800b9e4:	781a      	ldrb	r2, [r3, #0]
 800b9e6:	187b      	adds	r3, r7, r1
 800b9e8:	3201      	adds	r2, #1
 800b9ea:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d1f2      	bne.n	800b9e0 <USBD_GetLen+0x16>
  }

  return len;
 800b9fa:	230f      	movs	r3, #15
 800b9fc:	18fb      	adds	r3, r7, r3
 800b9fe:	781b      	ldrb	r3, [r3, #0]
}
 800ba00:	0018      	movs	r0, r3
 800ba02:	46bd      	mov	sp, r7
 800ba04:	b004      	add	sp, #16
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ba14:	68fa      	ldr	r2, [r7, #12]
 800ba16:	23a5      	movs	r3, #165	@ 0xa5
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	2102      	movs	r1, #2
 800ba1c:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	68ba      	ldr	r2, [r7, #8]
 800ba2e:	68f8      	ldr	r0, [r7, #12]
 800ba30:	2100      	movs	r1, #0
 800ba32:	f000 fd37 	bl	800c4a4 <USBD_LL_Transmit>

  return USBD_OK;
 800ba36:	2300      	movs	r3, #0
}
 800ba38:	0018      	movs	r0, r3
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	b004      	add	sp, #16
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	60f8      	str	r0, [r7, #12]
 800ba48:	60b9      	str	r1, [r7, #8]
 800ba4a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	68ba      	ldr	r2, [r7, #8]
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	2100      	movs	r1, #0
 800ba54:	f000 fd26 	bl	800c4a4 <USBD_LL_Transmit>

  return USBD_OK;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	0018      	movs	r0, r3
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	b004      	add	sp, #16
 800ba60:	bd80      	pop	{r7, pc}

0800ba62 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ba62:	b580      	push	{r7, lr}
 800ba64:	b084      	sub	sp, #16
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	60f8      	str	r0, [r7, #12]
 800ba6a:	60b9      	str	r1, [r7, #8]
 800ba6c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	23a5      	movs	r3, #165	@ 0xa5
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	2103      	movs	r1, #3
 800ba76:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800ba78:	68fa      	ldr	r2, [r7, #12]
 800ba7a:	23ac      	movs	r3, #172	@ 0xac
 800ba7c:	005b      	lsls	r3, r3, #1
 800ba7e:	6879      	ldr	r1, [r7, #4]
 800ba80:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ba82:	68fa      	ldr	r2, [r7, #12]
 800ba84:	23ae      	movs	r3, #174	@ 0xae
 800ba86:	005b      	lsls	r3, r3, #1
 800ba88:	6879      	ldr	r1, [r7, #4]
 800ba8a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	68ba      	ldr	r2, [r7, #8]
 800ba90:	68f8      	ldr	r0, [r7, #12]
 800ba92:	2100      	movs	r1, #0
 800ba94:	f000 fd36 	bl	800c504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba98:	2300      	movs	r3, #0
}
 800ba9a:	0018      	movs	r0, r3
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	b004      	add	sp, #16
 800baa0:	bd80      	pop	{r7, pc}

0800baa2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800baa2:	b580      	push	{r7, lr}
 800baa4:	b084      	sub	sp, #16
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	60f8      	str	r0, [r7, #12]
 800baaa:	60b9      	str	r1, [r7, #8]
 800baac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	68ba      	ldr	r2, [r7, #8]
 800bab2:	68f8      	ldr	r0, [r7, #12]
 800bab4:	2100      	movs	r1, #0
 800bab6:	f000 fd25 	bl	800c504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800baba:	2300      	movs	r3, #0
}
 800babc:	0018      	movs	r0, r3
 800babe:	46bd      	mov	sp, r7
 800bac0:	b004      	add	sp, #16
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	23a5      	movs	r3, #165	@ 0xa5
 800bad0:	009b      	lsls	r3, r3, #2
 800bad2:	2104      	movs	r1, #4
 800bad4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	2300      	movs	r3, #0
 800bada:	2200      	movs	r2, #0
 800badc:	2100      	movs	r1, #0
 800bade:	f000 fce1 	bl	800c4a4 <USBD_LL_Transmit>

  return USBD_OK;
 800bae2:	2300      	movs	r3, #0
}
 800bae4:	0018      	movs	r0, r3
 800bae6:	46bd      	mov	sp, r7
 800bae8:	b002      	add	sp, #8
 800baea:	bd80      	pop	{r7, pc}

0800baec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	23a5      	movs	r3, #165	@ 0xa5
 800baf8:	009b      	lsls	r3, r3, #2
 800bafa:	2105      	movs	r1, #5
 800bafc:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	2300      	movs	r3, #0
 800bb02:	2200      	movs	r2, #0
 800bb04:	2100      	movs	r1, #0
 800bb06:	f000 fcfd 	bl	800c504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb0a:	2300      	movs	r3, #0
}
 800bb0c:	0018      	movs	r0, r3
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	b002      	add	sp, #8
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800bb18:	4914      	ldr	r1, [pc, #80]	@ (800bb6c <MX_USB_Device_Init+0x58>)
 800bb1a:	4b15      	ldr	r3, [pc, #84]	@ (800bb70 <MX_USB_Device_Init+0x5c>)
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	0018      	movs	r0, r3
 800bb20:	f7fe fb4e 	bl	800a1c0 <USBD_Init>
 800bb24:	1e03      	subs	r3, r0, #0
 800bb26:	d001      	beq.n	800bb2c <MX_USB_Device_Init+0x18>
    Error_Handler();
 800bb28:	f7f5 f93e 	bl	8000da8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800bb2c:	4a11      	ldr	r2, [pc, #68]	@ (800bb74 <MX_USB_Device_Init+0x60>)
 800bb2e:	4b10      	ldr	r3, [pc, #64]	@ (800bb70 <MX_USB_Device_Init+0x5c>)
 800bb30:	0011      	movs	r1, r2
 800bb32:	0018      	movs	r0, r3
 800bb34:	f7fe fb8e 	bl	800a254 <USBD_RegisterClass>
 800bb38:	1e03      	subs	r3, r0, #0
 800bb3a:	d001      	beq.n	800bb40 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 800bb3c:	f7f5 f934 	bl	8000da8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800bb40:	4a0d      	ldr	r2, [pc, #52]	@ (800bb78 <MX_USB_Device_Init+0x64>)
 800bb42:	4b0b      	ldr	r3, [pc, #44]	@ (800bb70 <MX_USB_Device_Init+0x5c>)
 800bb44:	0011      	movs	r1, r2
 800bb46:	0018      	movs	r0, r3
 800bb48:	f7fe fa58 	bl	8009ffc <USBD_CDC_RegisterInterface>
 800bb4c:	1e03      	subs	r3, r0, #0
 800bb4e:	d001      	beq.n	800bb54 <MX_USB_Device_Init+0x40>
    Error_Handler();
 800bb50:	f7f5 f92a 	bl	8000da8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800bb54:	4b06      	ldr	r3, [pc, #24]	@ (800bb70 <MX_USB_Device_Init+0x5c>)
 800bb56:	0018      	movs	r0, r3
 800bb58:	f7fe fbca 	bl	800a2f0 <USBD_Start>
 800bb5c:	1e03      	subs	r3, r0, #0
 800bb5e:	d001      	beq.n	800bb64 <MX_USB_Device_Init+0x50>
    Error_Handler();
 800bb60:	f7f5 f922 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800bb64:	46c0      	nop			@ (mov r8, r8)
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}
 800bb6a:	46c0      	nop			@ (mov r8, r8)
 800bb6c:	200000b0 	.word	0x200000b0
 800bb70:	200004d4 	.word	0x200004d4
 800bb74:	2000001c 	.word	0x2000001c
 800bb78:	2000009c 	.word	0x2000009c

0800bb7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bb80:	4907      	ldr	r1, [pc, #28]	@ (800bba0 <CDC_Init_FS+0x24>)
 800bb82:	4b08      	ldr	r3, [pc, #32]	@ (800bba4 <CDC_Init_FS+0x28>)
 800bb84:	2200      	movs	r2, #0
 800bb86:	0018      	movs	r0, r3
 800bb88:	f7fe fa52 	bl	800a030 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bb8c:	4a06      	ldr	r2, [pc, #24]	@ (800bba8 <CDC_Init_FS+0x2c>)
 800bb8e:	4b05      	ldr	r3, [pc, #20]	@ (800bba4 <CDC_Init_FS+0x28>)
 800bb90:	0011      	movs	r1, r2
 800bb92:	0018      	movs	r0, r3
 800bb94:	f7fe fa6f 	bl	800a076 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bb98:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bb9a:	0018      	movs	r0, r3
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}
 800bba0:	20000fb0 	.word	0x20000fb0
 800bba4:	200004d4 	.word	0x200004d4
 800bba8:	200007b0 	.word	0x200007b0

0800bbac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bbb0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bbb2:	0018      	movs	r0, r3
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b082      	sub	sp, #8
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6039      	str	r1, [r7, #0]
 800bbc0:	0011      	movs	r1, r2
 800bbc2:	1dfb      	adds	r3, r7, #7
 800bbc4:	1c02      	adds	r2, r0, #0
 800bbc6:	701a      	strb	r2, [r3, #0]
 800bbc8:	1d3b      	adds	r3, r7, #4
 800bbca:	1c0a      	adds	r2, r1, #0
 800bbcc:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bbce:	1dfb      	adds	r3, r7, #7
 800bbd0:	781b      	ldrb	r3, [r3, #0]
 800bbd2:	2b23      	cmp	r3, #35	@ 0x23
 800bbd4:	d804      	bhi.n	800bbe0 <CDC_Control_FS+0x28>
 800bbd6:	009a      	lsls	r2, r3, #2
 800bbd8:	4b04      	ldr	r3, [pc, #16]	@ (800bbec <CDC_Control_FS+0x34>)
 800bbda:	18d3      	adds	r3, r2, r3
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bbe0:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800bbe2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bbe4:	0018      	movs	r0, r3
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	b002      	add	sp, #8
 800bbea:	bd80      	pop	{r7, pc}
 800bbec:	0800d7e0 	.word	0x0800d7e0

0800bbf0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bbfa:	687a      	ldr	r2, [r7, #4]
 800bbfc:	4b0a      	ldr	r3, [pc, #40]	@ (800bc28 <CDC_Receive_FS+0x38>)
 800bbfe:	0011      	movs	r1, r2
 800bc00:	0018      	movs	r0, r3
 800bc02:	f7fe fa38 	bl	800a076 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bc06:	4b08      	ldr	r3, [pc, #32]	@ (800bc28 <CDC_Receive_FS+0x38>)
 800bc08:	0018      	movs	r0, r3
 800bc0a:	f7fe fa9f 	bl	800a14c <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len);
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	b29a      	uxth	r2, r3
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	0011      	movs	r1, r2
 800bc18:	0018      	movs	r0, r3
 800bc1a:	f000 f807 	bl	800bc2c <CDC_Transmit_FS>
  return (USBD_OK);
 800bc1e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bc20:	0018      	movs	r0, r3
 800bc22:	46bd      	mov	sp, r7
 800bc24:	b002      	add	sp, #8
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	200004d4 	.word	0x200004d4

0800bc2c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bc2c:	b5b0      	push	{r4, r5, r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	000a      	movs	r2, r1
 800bc36:	1cbb      	adds	r3, r7, #2
 800bc38:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800bc3a:	230f      	movs	r3, #15
 800bc3c:	18fb      	adds	r3, r7, r3
 800bc3e:	2200      	movs	r2, #0
 800bc40:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bc42:	4a11      	ldr	r2, [pc, #68]	@ (800bc88 <CDC_Transmit_FS+0x5c>)
 800bc44:	23af      	movs	r3, #175	@ 0xaf
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	58d3      	ldr	r3, [r2, r3]
 800bc4a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bc4c:	68ba      	ldr	r2, [r7, #8]
 800bc4e:	2385      	movs	r3, #133	@ 0x85
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	58d3      	ldr	r3, [r2, r3]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d001      	beq.n	800bc5c <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e010      	b.n	800bc7e <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bc5c:	1cbb      	adds	r3, r7, #2
 800bc5e:	881a      	ldrh	r2, [r3, #0]
 800bc60:	6879      	ldr	r1, [r7, #4]
 800bc62:	4b09      	ldr	r3, [pc, #36]	@ (800bc88 <CDC_Transmit_FS+0x5c>)
 800bc64:	0018      	movs	r0, r3
 800bc66:	f7fe f9e3 	bl	800a030 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bc6a:	250f      	movs	r5, #15
 800bc6c:	197c      	adds	r4, r7, r5
 800bc6e:	4b06      	ldr	r3, [pc, #24]	@ (800bc88 <CDC_Transmit_FS+0x5c>)
 800bc70:	0018      	movs	r0, r3
 800bc72:	f7fe fa1d 	bl	800a0b0 <USBD_CDC_TransmitPacket>
 800bc76:	0003      	movs	r3, r0
 800bc78:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800bc7a:	197b      	adds	r3, r7, r5
 800bc7c:	781b      	ldrb	r3, [r3, #0]
}
 800bc7e:	0018      	movs	r0, r3
 800bc80:	46bd      	mov	sp, r7
 800bc82:	b004      	add	sp, #16
 800bc84:	bdb0      	pop	{r4, r5, r7, pc}
 800bc86:	46c0      	nop			@ (mov r8, r8)
 800bc88:	200004d4 	.word	0x200004d4

0800bc8c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b086      	sub	sp, #24
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	60f8      	str	r0, [r7, #12]
 800bc94:	60b9      	str	r1, [r7, #8]
 800bc96:	1dfb      	adds	r3, r7, #7
 800bc98:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800bc9a:	2117      	movs	r1, #23
 800bc9c:	187b      	adds	r3, r7, r1
 800bc9e:	2200      	movs	r2, #0
 800bca0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bca2:	187b      	adds	r3, r7, r1
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	b25b      	sxtb	r3, r3
}
 800bca8:	0018      	movs	r0, r3
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	b006      	add	sp, #24
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	0002      	movs	r2, r0
 800bcb8:	6039      	str	r1, [r7, #0]
 800bcba:	1dfb      	adds	r3, r7, #7
 800bcbc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	2212      	movs	r2, #18
 800bcc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800bcc4:	4b02      	ldr	r3, [pc, #8]	@ (800bcd0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800bcc6:	0018      	movs	r0, r3
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	b002      	add	sp, #8
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	46c0      	nop			@ (mov r8, r8)
 800bcd0:	200000d0 	.word	0x200000d0

0800bcd4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	0002      	movs	r2, r0
 800bcdc:	6039      	str	r1, [r7, #0]
 800bcde:	1dfb      	adds	r3, r7, #7
 800bce0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2204      	movs	r2, #4
 800bce6:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bce8:	4b02      	ldr	r3, [pc, #8]	@ (800bcf4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800bcea:	0018      	movs	r0, r3
 800bcec:	46bd      	mov	sp, r7
 800bcee:	b002      	add	sp, #8
 800bcf0:	bd80      	pop	{r7, pc}
 800bcf2:	46c0      	nop			@ (mov r8, r8)
 800bcf4:	200000e4 	.word	0x200000e4

0800bcf8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	0002      	movs	r2, r0
 800bd00:	6039      	str	r1, [r7, #0]
 800bd02:	1dfb      	adds	r3, r7, #7
 800bd04:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bd06:	1dfb      	adds	r3, r7, #7
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d106      	bne.n	800bd1c <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	4908      	ldr	r1, [pc, #32]	@ (800bd34 <USBD_CDC_ProductStrDescriptor+0x3c>)
 800bd12:	4b09      	ldr	r3, [pc, #36]	@ (800bd38 <USBD_CDC_ProductStrDescriptor+0x40>)
 800bd14:	0018      	movs	r0, r3
 800bd16:	f7ff fe02 	bl	800b91e <USBD_GetString>
 800bd1a:	e005      	b.n	800bd28 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bd1c:	683a      	ldr	r2, [r7, #0]
 800bd1e:	4905      	ldr	r1, [pc, #20]	@ (800bd34 <USBD_CDC_ProductStrDescriptor+0x3c>)
 800bd20:	4b05      	ldr	r3, [pc, #20]	@ (800bd38 <USBD_CDC_ProductStrDescriptor+0x40>)
 800bd22:	0018      	movs	r0, r3
 800bd24:	f7ff fdfb 	bl	800b91e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd28:	4b02      	ldr	r3, [pc, #8]	@ (800bd34 <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800bd2a:	0018      	movs	r0, r3
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	b002      	add	sp, #8
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	46c0      	nop			@ (mov r8, r8)
 800bd34:	200017b0 	.word	0x200017b0
 800bd38:	0800d63c 	.word	0x0800d63c

0800bd3c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	0002      	movs	r2, r0
 800bd44:	6039      	str	r1, [r7, #0]
 800bd46:	1dfb      	adds	r3, r7, #7
 800bd48:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bd4a:	683a      	ldr	r2, [r7, #0]
 800bd4c:	4904      	ldr	r1, [pc, #16]	@ (800bd60 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800bd4e:	4b05      	ldr	r3, [pc, #20]	@ (800bd64 <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800bd50:	0018      	movs	r0, r3
 800bd52:	f7ff fde4 	bl	800b91e <USBD_GetString>
  return USBD_StrDesc;
 800bd56:	4b02      	ldr	r3, [pc, #8]	@ (800bd60 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800bd58:	0018      	movs	r0, r3
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	b002      	add	sp, #8
 800bd5e:	bd80      	pop	{r7, pc}
 800bd60:	200017b0 	.word	0x200017b0
 800bd64:	0800d654 	.word	0x0800d654

0800bd68 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b082      	sub	sp, #8
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	0002      	movs	r2, r0
 800bd70:	6039      	str	r1, [r7, #0]
 800bd72:	1dfb      	adds	r3, r7, #7
 800bd74:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	221a      	movs	r2, #26
 800bd7a:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bd7c:	f000 f84c 	bl	800be18 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800bd80:	4b02      	ldr	r3, [pc, #8]	@ (800bd8c <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800bd82:	0018      	movs	r0, r3
 800bd84:	46bd      	mov	sp, r7
 800bd86:	b002      	add	sp, #8
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	46c0      	nop			@ (mov r8, r8)
 800bd8c:	200000e8 	.word	0x200000e8

0800bd90 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b082      	sub	sp, #8
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	0002      	movs	r2, r0
 800bd98:	6039      	str	r1, [r7, #0]
 800bd9a:	1dfb      	adds	r3, r7, #7
 800bd9c:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800bd9e:	1dfb      	adds	r3, r7, #7
 800bda0:	781b      	ldrb	r3, [r3, #0]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d106      	bne.n	800bdb4 <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bda6:	683a      	ldr	r2, [r7, #0]
 800bda8:	4908      	ldr	r1, [pc, #32]	@ (800bdcc <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800bdaa:	4b09      	ldr	r3, [pc, #36]	@ (800bdd0 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800bdac:	0018      	movs	r0, r3
 800bdae:	f7ff fdb6 	bl	800b91e <USBD_GetString>
 800bdb2:	e005      	b.n	800bdc0 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bdb4:	683a      	ldr	r2, [r7, #0]
 800bdb6:	4905      	ldr	r1, [pc, #20]	@ (800bdcc <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800bdb8:	4b05      	ldr	r3, [pc, #20]	@ (800bdd0 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800bdba:	0018      	movs	r0, r3
 800bdbc:	f7ff fdaf 	bl	800b91e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bdc0:	4b02      	ldr	r3, [pc, #8]	@ (800bdcc <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800bdc2:	0018      	movs	r0, r3
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	b002      	add	sp, #8
 800bdc8:	bd80      	pop	{r7, pc}
 800bdca:	46c0      	nop			@ (mov r8, r8)
 800bdcc:	200017b0 	.word	0x200017b0
 800bdd0:	0800d668 	.word	0x0800d668

0800bdd4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b082      	sub	sp, #8
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	0002      	movs	r2, r0
 800bddc:	6039      	str	r1, [r7, #0]
 800bdde:	1dfb      	adds	r3, r7, #7
 800bde0:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bde2:	1dfb      	adds	r3, r7, #7
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d106      	bne.n	800bdf8 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	4908      	ldr	r1, [pc, #32]	@ (800be10 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800bdee:	4b09      	ldr	r3, [pc, #36]	@ (800be14 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800bdf0:	0018      	movs	r0, r3
 800bdf2:	f7ff fd94 	bl	800b91e <USBD_GetString>
 800bdf6:	e005      	b.n	800be04 <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bdf8:	683a      	ldr	r2, [r7, #0]
 800bdfa:	4905      	ldr	r1, [pc, #20]	@ (800be10 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800bdfc:	4b05      	ldr	r3, [pc, #20]	@ (800be14 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800bdfe:	0018      	movs	r0, r3
 800be00:	f7ff fd8d 	bl	800b91e <USBD_GetString>
  }
  return USBD_StrDesc;
 800be04:	4b02      	ldr	r3, [pc, #8]	@ (800be10 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800be06:	0018      	movs	r0, r3
 800be08:	46bd      	mov	sp, r7
 800be0a:	b002      	add	sp, #8
 800be0c:	bd80      	pop	{r7, pc}
 800be0e:	46c0      	nop			@ (mov r8, r8)
 800be10:	200017b0 	.word	0x200017b0
 800be14:	0800d674 	.word	0x0800d674

0800be18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800be1e:	4b10      	ldr	r3, [pc, #64]	@ (800be60 <Get_SerialNum+0x48>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800be24:	4b0f      	ldr	r3, [pc, #60]	@ (800be64 <Get_SerialNum+0x4c>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800be2a:	4b0f      	ldr	r3, [pc, #60]	@ (800be68 <Get_SerialNum+0x50>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800be30:	68fa      	ldr	r2, [r7, #12]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	18d3      	adds	r3, r2, r3
 800be36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d00b      	beq.n	800be56 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800be3e:	490b      	ldr	r1, [pc, #44]	@ (800be6c <Get_SerialNum+0x54>)
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2208      	movs	r2, #8
 800be44:	0018      	movs	r0, r3
 800be46:	f000 f815 	bl	800be74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800be4a:	4909      	ldr	r1, [pc, #36]	@ (800be70 <Get_SerialNum+0x58>)
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	2204      	movs	r2, #4
 800be50:	0018      	movs	r0, r3
 800be52:	f000 f80f 	bl	800be74 <IntToUnicode>
  }
}
 800be56:	46c0      	nop			@ (mov r8, r8)
 800be58:	46bd      	mov	sp, r7
 800be5a:	b004      	add	sp, #16
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	46c0      	nop			@ (mov r8, r8)
 800be60:	1fff7590 	.word	0x1fff7590
 800be64:	1fff7594 	.word	0x1fff7594
 800be68:	1fff7598 	.word	0x1fff7598
 800be6c:	200000ea 	.word	0x200000ea
 800be70:	200000fa 	.word	0x200000fa

0800be74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b086      	sub	sp, #24
 800be78:	af00      	add	r7, sp, #0
 800be7a:	60f8      	str	r0, [r7, #12]
 800be7c:	60b9      	str	r1, [r7, #8]
 800be7e:	1dfb      	adds	r3, r7, #7
 800be80:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800be82:	2117      	movs	r1, #23
 800be84:	187b      	adds	r3, r7, r1
 800be86:	2200      	movs	r2, #0
 800be88:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800be8a:	187b      	adds	r3, r7, r1
 800be8c:	2200      	movs	r2, #0
 800be8e:	701a      	strb	r2, [r3, #0]
 800be90:	e02f      	b.n	800bef2 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	0f1b      	lsrs	r3, r3, #28
 800be96:	2b09      	cmp	r3, #9
 800be98:	d80d      	bhi.n	800beb6 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	0f1b      	lsrs	r3, r3, #28
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	2317      	movs	r3, #23
 800bea2:	18fb      	adds	r3, r7, r3
 800bea4:	781b      	ldrb	r3, [r3, #0]
 800bea6:	005b      	lsls	r3, r3, #1
 800bea8:	0019      	movs	r1, r3
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	185b      	adds	r3, r3, r1
 800beae:	3230      	adds	r2, #48	@ 0x30
 800beb0:	b2d2      	uxtb	r2, r2
 800beb2:	701a      	strb	r2, [r3, #0]
 800beb4:	e00c      	b.n	800bed0 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	0f1b      	lsrs	r3, r3, #28
 800beba:	b2da      	uxtb	r2, r3
 800bebc:	2317      	movs	r3, #23
 800bebe:	18fb      	adds	r3, r7, r3
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	005b      	lsls	r3, r3, #1
 800bec4:	0019      	movs	r1, r3
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	185b      	adds	r3, r3, r1
 800beca:	3237      	adds	r2, #55	@ 0x37
 800becc:	b2d2      	uxtb	r2, r2
 800bece:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	011b      	lsls	r3, r3, #4
 800bed4:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bed6:	2117      	movs	r1, #23
 800bed8:	187b      	adds	r3, r7, r1
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	005b      	lsls	r3, r3, #1
 800bede:	3301      	adds	r3, #1
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	18d3      	adds	r3, r2, r3
 800bee4:	2200      	movs	r2, #0
 800bee6:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bee8:	187b      	adds	r3, r7, r1
 800beea:	781a      	ldrb	r2, [r3, #0]
 800beec:	187b      	adds	r3, r7, r1
 800beee:	3201      	adds	r2, #1
 800bef0:	701a      	strb	r2, [r3, #0]
 800bef2:	2317      	movs	r3, #23
 800bef4:	18fa      	adds	r2, r7, r3
 800bef6:	1dfb      	adds	r3, r7, #7
 800bef8:	7812      	ldrb	r2, [r2, #0]
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	429a      	cmp	r2, r3
 800befe:	d3c8      	bcc.n	800be92 <IntToUnicode+0x1e>
  }
}
 800bf00:	46c0      	nop			@ (mov r8, r8)
 800bf02:	46c0      	nop			@ (mov r8, r8)
 800bf04:	46bd      	mov	sp, r7
 800bf06:	b006      	add	sp, #24
 800bf08:	bd80      	pop	{r7, pc}
	...

0800bf0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bf0c:	b590      	push	{r4, r7, lr}
 800bf0e:	b099      	sub	sp, #100	@ 0x64
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800bf14:	2414      	movs	r4, #20
 800bf16:	193b      	adds	r3, r7, r4
 800bf18:	0018      	movs	r0, r3
 800bf1a:	234c      	movs	r3, #76	@ 0x4c
 800bf1c:	001a      	movs	r2, r3
 800bf1e:	2100      	movs	r1, #0
 800bf20:	f000 fcec 	bl	800c8fc <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a25      	ldr	r2, [pc, #148]	@ (800bfc0 <HAL_PCD_MspInit+0xb4>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d143      	bne.n	800bfb6 <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bf2e:	193b      	adds	r3, r7, r4
 800bf30:	2280      	movs	r2, #128	@ 0x80
 800bf32:	0452      	lsls	r2, r2, #17
 800bf34:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800bf36:	193b      	adds	r3, r7, r4
 800bf38:	2200      	movs	r2, #0
 800bf3a:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800bf3c:	193b      	adds	r3, r7, r4
 800bf3e:	0018      	movs	r0, r3
 800bf40:	f7f8 fefa 	bl	8004d38 <HAL_RCCEx_PeriphCLKConfig>
 800bf44:	1e03      	subs	r3, r0, #0
 800bf46:	d001      	beq.n	800bf4c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800bf48:	f7f4 ff2e 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bf4c:	4b1d      	ldr	r3, [pc, #116]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf50:	4b1c      	ldr	r3, [pc, #112]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf52:	2180      	movs	r1, #128	@ 0x80
 800bf54:	0189      	lsls	r1, r1, #6
 800bf56:	430a      	orrs	r2, r1
 800bf58:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf5a:	4b1a      	ldr	r3, [pc, #104]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf5e:	2380      	movs	r3, #128	@ 0x80
 800bf60:	019b      	lsls	r3, r3, #6
 800bf62:	4013      	ands	r3, r2
 800bf64:	613b      	str	r3, [r7, #16]
 800bf66:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bf68:	4b16      	ldr	r3, [pc, #88]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf6c:	2380      	movs	r3, #128	@ 0x80
 800bf6e:	055b      	lsls	r3, r3, #21
 800bf70:	4013      	ands	r3, r2
 800bf72:	d116      	bne.n	800bfa2 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bf74:	4b13      	ldr	r3, [pc, #76]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf78:	4b12      	ldr	r3, [pc, #72]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf7a:	2180      	movs	r1, #128	@ 0x80
 800bf7c:	0549      	lsls	r1, r1, #21
 800bf7e:	430a      	orrs	r2, r1
 800bf80:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf82:	4b10      	ldr	r3, [pc, #64]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf86:	2380      	movs	r3, #128	@ 0x80
 800bf88:	055b      	lsls	r3, r3, #21
 800bf8a:	4013      	ands	r3, r2
 800bf8c:	60fb      	str	r3, [r7, #12]
 800bf8e:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800bf90:	f7f8 f96e 	bl	8004270 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf94:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf98:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc4 <HAL_PCD_MspInit+0xb8>)
 800bf9a:	490b      	ldr	r1, [pc, #44]	@ (800bfc8 <HAL_PCD_MspInit+0xbc>)
 800bf9c:	400a      	ands	r2, r1
 800bf9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bfa0:	e001      	b.n	800bfa6 <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800bfa2:	f7f8 f965 	bl	8004270 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	2100      	movs	r1, #0
 800bfaa:	2008      	movs	r0, #8
 800bfac:	f7f5 fc20 	bl	80017f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800bfb0:	2008      	movs	r0, #8
 800bfb2:	f7f5 fc32 	bl	800181a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800bfb6:	46c0      	nop			@ (mov r8, r8)
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	b019      	add	sp, #100	@ 0x64
 800bfbc:	bd90      	pop	{r4, r7, pc}
 800bfbe:	46c0      	nop			@ (mov r8, r8)
 800bfc0:	40005c00 	.word	0x40005c00
 800bfc4:	40021000 	.word	0x40021000
 800bfc8:	efffffff 	.word	0xefffffff

0800bfcc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	23b7      	movs	r3, #183	@ 0xb7
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	58d2      	ldr	r2, [r2, r3]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	21a7      	movs	r1, #167	@ 0xa7
 800bfe0:	0089      	lsls	r1, r1, #2
 800bfe2:	468c      	mov	ip, r1
 800bfe4:	4463      	add	r3, ip
 800bfe6:	0019      	movs	r1, r3
 800bfe8:	0010      	movs	r0, r2
 800bfea:	f7fe f9dd 	bl	800a3a8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800bfee:	46c0      	nop			@ (mov r8, r8)
 800bff0:	46bd      	mov	sp, r7
 800bff2:	b002      	add	sp, #8
 800bff4:	bd80      	pop	{r7, pc}

0800bff6 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff6:	b590      	push	{r4, r7, lr}
 800bff8:	b083      	sub	sp, #12
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	6078      	str	r0, [r7, #4]
 800bffe:	000a      	movs	r2, r1
 800c000:	1cfb      	adds	r3, r7, #3
 800c002:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	23b7      	movs	r3, #183	@ 0xb7
 800c008:	009b      	lsls	r3, r3, #2
 800c00a:	58d4      	ldr	r4, [r2, r3]
 800c00c:	1cfb      	adds	r3, r7, #3
 800c00e:	781a      	ldrb	r2, [r3, #0]
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	23b4      	movs	r3, #180	@ 0xb4
 800c014:	0059      	lsls	r1, r3, #1
 800c016:	0013      	movs	r3, r2
 800c018:	009b      	lsls	r3, r3, #2
 800c01a:	189b      	adds	r3, r3, r2
 800c01c:	00db      	lsls	r3, r3, #3
 800c01e:	18c3      	adds	r3, r0, r3
 800c020:	185b      	adds	r3, r3, r1
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	1cfb      	adds	r3, r7, #3
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	0019      	movs	r1, r3
 800c02a:	0020      	movs	r0, r4
 800c02c:	f7fe fa26 	bl	800a47c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c030:	46c0      	nop			@ (mov r8, r8)
 800c032:	46bd      	mov	sp, r7
 800c034:	b003      	add	sp, #12
 800c036:	bd90      	pop	{r4, r7, pc}

0800c038 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	000a      	movs	r2, r1
 800c042:	1cfb      	adds	r3, r7, #3
 800c044:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	23b7      	movs	r3, #183	@ 0xb7
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	58d0      	ldr	r0, [r2, r3]
 800c04e:	1cfb      	adds	r3, r7, #3
 800c050:	781a      	ldrb	r2, [r3, #0]
 800c052:	6879      	ldr	r1, [r7, #4]
 800c054:	0013      	movs	r3, r2
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	189b      	adds	r3, r3, r2
 800c05a:	00db      	lsls	r3, r3, #3
 800c05c:	18cb      	adds	r3, r1, r3
 800c05e:	3328      	adds	r3, #40	@ 0x28
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	1cfb      	adds	r3, r7, #3
 800c064:	781b      	ldrb	r3, [r3, #0]
 800c066:	0019      	movs	r1, r3
 800c068:	f7fe faf0 	bl	800a64c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c06c:	46c0      	nop			@ (mov r8, r8)
 800c06e:	46bd      	mov	sp, r7
 800c070:	b002      	add	sp, #8
 800c072:	bd80      	pop	{r7, pc}

0800c074 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	23b7      	movs	r3, #183	@ 0xb7
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	58d3      	ldr	r3, [r2, r3]
 800c084:	0018      	movs	r0, r3
 800c086:	f7fe fc5b 	bl	800a940 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c08a:	46c0      	nop			@ (mov r8, r8)
 800c08c:	46bd      	mov	sp, r7
 800c08e:	b002      	add	sp, #8
 800c090:	bd80      	pop	{r7, pc}

0800c092 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c092:	b580      	push	{r7, lr}
 800c094:	b084      	sub	sp, #16
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c09a:	230f      	movs	r3, #15
 800c09c:	18fb      	adds	r3, r7, r3
 800c09e:	2201      	movs	r2, #1
 800c0a0:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	79db      	ldrb	r3, [r3, #7]
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	d001      	beq.n	800c0ae <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c0aa:	f7f4 fe7d 	bl	8000da8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	23b7      	movs	r3, #183	@ 0xb7
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	58d2      	ldr	r2, [r2, r3]
 800c0b6:	230f      	movs	r3, #15
 800c0b8:	18fb      	adds	r3, r7, r3
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	0019      	movs	r1, r3
 800c0be:	0010      	movs	r0, r2
 800c0c0:	f7fe fbfb 	bl	800a8ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	23b7      	movs	r3, #183	@ 0xb7
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	58d3      	ldr	r3, [r2, r3]
 800c0cc:	0018      	movs	r0, r3
 800c0ce:	f7fe fb95 	bl	800a7fc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c0d2:	46c0      	nop			@ (mov r8, r8)
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	b004      	add	sp, #16
 800c0d8:	bd80      	pop	{r7, pc}
	...

0800c0dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b082      	sub	sp, #8
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	23b7      	movs	r3, #183	@ 0xb7
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	58d3      	ldr	r3, [r2, r3]
 800c0ec:	0018      	movs	r0, r3
 800c0ee:	f7fe fbf5 	bl	800a8dc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	7adb      	ldrb	r3, [r3, #11]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d005      	beq.n	800c106 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c0fa:	4b05      	ldr	r3, [pc, #20]	@ (800c110 <HAL_PCD_SuspendCallback+0x34>)
 800c0fc:	691a      	ldr	r2, [r3, #16]
 800c0fe:	4b04      	ldr	r3, [pc, #16]	@ (800c110 <HAL_PCD_SuspendCallback+0x34>)
 800c100:	2106      	movs	r1, #6
 800c102:	430a      	orrs	r2, r1
 800c104:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c106:	46c0      	nop			@ (mov r8, r8)
 800c108:	46bd      	mov	sp, r7
 800c10a:	b002      	add	sp, #8
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	46c0      	nop			@ (mov r8, r8)
 800c110:	e000ed00 	.word	0xe000ed00

0800c114 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	7adb      	ldrb	r3, [r3, #11]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d007      	beq.n	800c134 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c124:	4b09      	ldr	r3, [pc, #36]	@ (800c14c <HAL_PCD_ResumeCallback+0x38>)
 800c126:	691a      	ldr	r2, [r3, #16]
 800c128:	4b08      	ldr	r3, [pc, #32]	@ (800c14c <HAL_PCD_ResumeCallback+0x38>)
 800c12a:	2106      	movs	r1, #6
 800c12c:	438a      	bics	r2, r1
 800c12e:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c130:	f000 fa7c 	bl	800c62c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	23b7      	movs	r3, #183	@ 0xb7
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	58d3      	ldr	r3, [r2, r3]
 800c13c:	0018      	movs	r0, r3
 800c13e:	f7fe fbe5 	bl	800a90c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c142:	46c0      	nop			@ (mov r8, r8)
 800c144:	46bd      	mov	sp, r7
 800c146:	b002      	add	sp, #8
 800c148:	bd80      	pop	{r7, pc}
 800c14a:	46c0      	nop			@ (mov r8, r8)
 800c14c:	e000ed00 	.word	0xe000ed00

0800c150 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 800c158:	4a34      	ldr	r2, [pc, #208]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c15a:	23b7      	movs	r3, #183	@ 0xb7
 800c15c:	009b      	lsls	r3, r3, #2
 800c15e:	6879      	ldr	r1, [r7, #4]
 800c160:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 800c162:	687a      	ldr	r2, [r7, #4]
 800c164:	23b2      	movs	r3, #178	@ 0xb2
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	4930      	ldr	r1, [pc, #192]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c16a:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 800c16c:	4b2f      	ldr	r3, [pc, #188]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c16e:	4a30      	ldr	r2, [pc, #192]	@ (800c230 <USBD_LL_Init+0xe0>)
 800c170:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800c172:	4b2e      	ldr	r3, [pc, #184]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c174:	2208      	movs	r2, #8
 800c176:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 800c178:	4b2c      	ldr	r3, [pc, #176]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c17a:	2208      	movs	r2, #8
 800c17c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800c17e:	4b2b      	ldr	r3, [pc, #172]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c180:	2202      	movs	r2, #2
 800c182:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c184:	4b29      	ldr	r3, [pc, #164]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c186:	2202      	movs	r2, #2
 800c188:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800c18a:	4b28      	ldr	r3, [pc, #160]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c18c:	2200      	movs	r2, #0
 800c18e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800c190:	4b26      	ldr	r3, [pc, #152]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c192:	2200      	movs	r2, #0
 800c194:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800c196:	4b25      	ldr	r3, [pc, #148]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c198:	2200      	movs	r2, #0
 800c19a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800c19c:	4b23      	ldr	r3, [pc, #140]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800c1a2:	4b22      	ldr	r3, [pc, #136]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800c1a8:	4b20      	ldr	r3, [pc, #128]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800c1ae:	4b1f      	ldr	r3, [pc, #124]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800c1b4:	4b1d      	ldr	r3, [pc, #116]	@ (800c22c <USBD_LL_Init+0xdc>)
 800c1b6:	0018      	movs	r0, r3
 800c1b8:	f7f6 fb54 	bl	8002864 <HAL_PCD_Init>
 800c1bc:	1e03      	subs	r3, r0, #0
 800c1be:	d001      	beq.n	800c1c4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c1c0:	f7f4 fdf2 	bl	8000da8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c1c4:	687a      	ldr	r2, [r7, #4]
 800c1c6:	23b2      	movs	r3, #178	@ 0xb2
 800c1c8:	009b      	lsls	r3, r3, #2
 800c1ca:	58d0      	ldr	r0, [r2, r3]
 800c1cc:	2318      	movs	r3, #24
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	2100      	movs	r1, #0
 800c1d2:	f7f7 ffdb 	bl	800418c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c1d6:	687a      	ldr	r2, [r7, #4]
 800c1d8:	23b2      	movs	r3, #178	@ 0xb2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	58d0      	ldr	r0, [r2, r3]
 800c1de:	2358      	movs	r3, #88	@ 0x58
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	2180      	movs	r1, #128	@ 0x80
 800c1e4:	f7f7 ffd2 	bl	800418c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	23b2      	movs	r3, #178	@ 0xb2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	58d0      	ldr	r0, [r2, r3]
 800c1f0:	23c0      	movs	r3, #192	@ 0xc0
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	2181      	movs	r1, #129	@ 0x81
 800c1f6:	f7f7 ffc9 	bl	800418c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c1fa:	687a      	ldr	r2, [r7, #4]
 800c1fc:	23b2      	movs	r3, #178	@ 0xb2
 800c1fe:	009b      	lsls	r3, r3, #2
 800c200:	58d0      	ldr	r0, [r2, r3]
 800c202:	2388      	movs	r3, #136	@ 0x88
 800c204:	005b      	lsls	r3, r3, #1
 800c206:	2200      	movs	r2, #0
 800c208:	2101      	movs	r1, #1
 800c20a:	f7f7 ffbf 	bl	800418c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	23b2      	movs	r3, #178	@ 0xb2
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	58d0      	ldr	r0, [r2, r3]
 800c216:	2380      	movs	r3, #128	@ 0x80
 800c218:	005b      	lsls	r3, r3, #1
 800c21a:	2200      	movs	r2, #0
 800c21c:	2182      	movs	r1, #130	@ 0x82
 800c21e:	f7f7 ffb5 	bl	800418c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 800c222:	2300      	movs	r3, #0
}
 800c224:	0018      	movs	r0, r3
 800c226:	46bd      	mov	sp, r7
 800c228:	b002      	add	sp, #8
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	200019b0 	.word	0x200019b0
 800c230:	40005c00 	.word	0x40005c00

0800c234 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c234:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c236:	b085      	sub	sp, #20
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c23c:	210f      	movs	r1, #15
 800c23e:	187b      	adds	r3, r7, r1
 800c240:	2200      	movs	r2, #0
 800c242:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c244:	260e      	movs	r6, #14
 800c246:	19bb      	adds	r3, r7, r6
 800c248:	2200      	movs	r2, #0
 800c24a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c24c:	687a      	ldr	r2, [r7, #4]
 800c24e:	23b2      	movs	r3, #178	@ 0xb2
 800c250:	009b      	lsls	r3, r3, #2
 800c252:	58d3      	ldr	r3, [r2, r3]
 800c254:	000d      	movs	r5, r1
 800c256:	187c      	adds	r4, r7, r1
 800c258:	0018      	movs	r0, r3
 800c25a:	f7f6 fbfd 	bl	8002a58 <HAL_PCD_Start>
 800c25e:	0003      	movs	r3, r0
 800c260:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c262:	19bc      	adds	r4, r7, r6
 800c264:	197b      	adds	r3, r7, r5
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	0018      	movs	r0, r3
 800c26a:	f000 f9e6 	bl	800c63a <USBD_Get_USB_Status>
 800c26e:	0003      	movs	r3, r0
 800c270:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c272:	19bb      	adds	r3, r7, r6
 800c274:	781b      	ldrb	r3, [r3, #0]
}
 800c276:	0018      	movs	r0, r3
 800c278:	46bd      	mov	sp, r7
 800c27a:	b005      	add	sp, #20
 800c27c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c27e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c27e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c280:	b085      	sub	sp, #20
 800c282:	af00      	add	r7, sp, #0
 800c284:	6078      	str	r0, [r7, #4]
 800c286:	000c      	movs	r4, r1
 800c288:	0010      	movs	r0, r2
 800c28a:	0019      	movs	r1, r3
 800c28c:	1cfb      	adds	r3, r7, #3
 800c28e:	1c22      	adds	r2, r4, #0
 800c290:	701a      	strb	r2, [r3, #0]
 800c292:	1cbb      	adds	r3, r7, #2
 800c294:	1c02      	adds	r2, r0, #0
 800c296:	701a      	strb	r2, [r3, #0]
 800c298:	003b      	movs	r3, r7
 800c29a:	1c0a      	adds	r2, r1, #0
 800c29c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c29e:	260f      	movs	r6, #15
 800c2a0:	19bb      	adds	r3, r7, r6
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2a6:	250e      	movs	r5, #14
 800c2a8:	197b      	adds	r3, r7, r5
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2ae:	687a      	ldr	r2, [r7, #4]
 800c2b0:	23b2      	movs	r3, #178	@ 0xb2
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	58d0      	ldr	r0, [r2, r3]
 800c2b6:	19bc      	adds	r4, r7, r6
 800c2b8:	1cbb      	adds	r3, r7, #2
 800c2ba:	781d      	ldrb	r5, [r3, #0]
 800c2bc:	003b      	movs	r3, r7
 800c2be:	881a      	ldrh	r2, [r3, #0]
 800c2c0:	1cfb      	adds	r3, r7, #3
 800c2c2:	7819      	ldrb	r1, [r3, #0]
 800c2c4:	002b      	movs	r3, r5
 800c2c6:	f7f6 fd2d 	bl	8002d24 <HAL_PCD_EP_Open>
 800c2ca:	0003      	movs	r3, r0
 800c2cc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2ce:	250e      	movs	r5, #14
 800c2d0:	197c      	adds	r4, r7, r5
 800c2d2:	19bb      	adds	r3, r7, r6
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	0018      	movs	r0, r3
 800c2d8:	f000 f9af 	bl	800c63a <USBD_Get_USB_Status>
 800c2dc:	0003      	movs	r3, r0
 800c2de:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c2e0:	197b      	adds	r3, r7, r5
 800c2e2:	781b      	ldrb	r3, [r3, #0]
}
 800c2e4:	0018      	movs	r0, r3
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	b005      	add	sp, #20
 800c2ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c2ec <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2ee:	b085      	sub	sp, #20
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	000a      	movs	r2, r1
 800c2f6:	1cfb      	adds	r3, r7, #3
 800c2f8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2fa:	210f      	movs	r1, #15
 800c2fc:	187b      	adds	r3, r7, r1
 800c2fe:	2200      	movs	r2, #0
 800c300:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c302:	260e      	movs	r6, #14
 800c304:	19bb      	adds	r3, r7, r6
 800c306:	2200      	movs	r2, #0
 800c308:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	23b2      	movs	r3, #178	@ 0xb2
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	58d2      	ldr	r2, [r2, r3]
 800c312:	000d      	movs	r5, r1
 800c314:	187c      	adds	r4, r7, r1
 800c316:	1cfb      	adds	r3, r7, #3
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	0019      	movs	r1, r3
 800c31c:	0010      	movs	r0, r2
 800c31e:	f7f6 fd72 	bl	8002e06 <HAL_PCD_EP_Close>
 800c322:	0003      	movs	r3, r0
 800c324:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c326:	19bc      	adds	r4, r7, r6
 800c328:	197b      	adds	r3, r7, r5
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	0018      	movs	r0, r3
 800c32e:	f000 f984 	bl	800c63a <USBD_Get_USB_Status>
 800c332:	0003      	movs	r3, r0
 800c334:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c336:	19bb      	adds	r3, r7, r6
 800c338:	781b      	ldrb	r3, [r3, #0]
}
 800c33a:	0018      	movs	r0, r3
 800c33c:	46bd      	mov	sp, r7
 800c33e:	b005      	add	sp, #20
 800c340:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c342 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c342:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c344:	b085      	sub	sp, #20
 800c346:	af00      	add	r7, sp, #0
 800c348:	6078      	str	r0, [r7, #4]
 800c34a:	000a      	movs	r2, r1
 800c34c:	1cfb      	adds	r3, r7, #3
 800c34e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c350:	210f      	movs	r1, #15
 800c352:	187b      	adds	r3, r7, r1
 800c354:	2200      	movs	r2, #0
 800c356:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c358:	260e      	movs	r6, #14
 800c35a:	19bb      	adds	r3, r7, r6
 800c35c:	2200      	movs	r2, #0
 800c35e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c360:	687a      	ldr	r2, [r7, #4]
 800c362:	23b2      	movs	r3, #178	@ 0xb2
 800c364:	009b      	lsls	r3, r3, #2
 800c366:	58d2      	ldr	r2, [r2, r3]
 800c368:	000d      	movs	r5, r1
 800c36a:	187c      	adds	r4, r7, r1
 800c36c:	1cfb      	adds	r3, r7, #3
 800c36e:	781b      	ldrb	r3, [r3, #0]
 800c370:	0019      	movs	r1, r3
 800c372:	0010      	movs	r0, r2
 800c374:	f7f6 fe28 	bl	8002fc8 <HAL_PCD_EP_SetStall>
 800c378:	0003      	movs	r3, r0
 800c37a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c37c:	19bc      	adds	r4, r7, r6
 800c37e:	197b      	adds	r3, r7, r5
 800c380:	781b      	ldrb	r3, [r3, #0]
 800c382:	0018      	movs	r0, r3
 800c384:	f000 f959 	bl	800c63a <USBD_Get_USB_Status>
 800c388:	0003      	movs	r3, r0
 800c38a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c38c:	19bb      	adds	r3, r7, r6
 800c38e:	781b      	ldrb	r3, [r3, #0]
}
 800c390:	0018      	movs	r0, r3
 800c392:	46bd      	mov	sp, r7
 800c394:	b005      	add	sp, #20
 800c396:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c398 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c39a:	b085      	sub	sp, #20
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	000a      	movs	r2, r1
 800c3a2:	1cfb      	adds	r3, r7, #3
 800c3a4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3a6:	210f      	movs	r1, #15
 800c3a8:	187b      	adds	r3, r7, r1
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3ae:	260e      	movs	r6, #14
 800c3b0:	19bb      	adds	r3, r7, r6
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c3b6:	687a      	ldr	r2, [r7, #4]
 800c3b8:	23b2      	movs	r3, #178	@ 0xb2
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	58d2      	ldr	r2, [r2, r3]
 800c3be:	000d      	movs	r5, r1
 800c3c0:	187c      	adds	r4, r7, r1
 800c3c2:	1cfb      	adds	r3, r7, #3
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	0019      	movs	r1, r3
 800c3c8:	0010      	movs	r0, r2
 800c3ca:	f7f6 fe5b 	bl	8003084 <HAL_PCD_EP_ClrStall>
 800c3ce:	0003      	movs	r3, r0
 800c3d0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3d2:	19bc      	adds	r4, r7, r6
 800c3d4:	197b      	adds	r3, r7, r5
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	0018      	movs	r0, r3
 800c3da:	f000 f92e 	bl	800c63a <USBD_Get_USB_Status>
 800c3de:	0003      	movs	r3, r0
 800c3e0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c3e2:	19bb      	adds	r3, r7, r6
 800c3e4:	781b      	ldrb	r3, [r3, #0]
}
 800c3e6:	0018      	movs	r0, r3
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	b005      	add	sp, #20
 800c3ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c3ee <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3ee:	b580      	push	{r7, lr}
 800c3f0:	b084      	sub	sp, #16
 800c3f2:	af00      	add	r7, sp, #0
 800c3f4:	6078      	str	r0, [r7, #4]
 800c3f6:	000a      	movs	r2, r1
 800c3f8:	1cfb      	adds	r3, r7, #3
 800c3fa:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c3fc:	687a      	ldr	r2, [r7, #4]
 800c3fe:	23b2      	movs	r3, #178	@ 0xb2
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	58d3      	ldr	r3, [r2, r3]
 800c404:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c406:	1cfb      	adds	r3, r7, #3
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	b25b      	sxtb	r3, r3
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	da0c      	bge.n	800c42a <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c410:	1cfb      	adds	r3, r7, #3
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	227f      	movs	r2, #127	@ 0x7f
 800c416:	401a      	ands	r2, r3
 800c418:	68f9      	ldr	r1, [r7, #12]
 800c41a:	0013      	movs	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	189b      	adds	r3, r3, r2
 800c420:	00db      	lsls	r3, r3, #3
 800c422:	18cb      	adds	r3, r1, r3
 800c424:	3316      	adds	r3, #22
 800c426:	781b      	ldrb	r3, [r3, #0]
 800c428:	e00d      	b.n	800c446 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c42a:	1cfb      	adds	r3, r7, #3
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	227f      	movs	r2, #127	@ 0x7f
 800c430:	401a      	ands	r2, r3
 800c432:	68f8      	ldr	r0, [r7, #12]
 800c434:	23ab      	movs	r3, #171	@ 0xab
 800c436:	0059      	lsls	r1, r3, #1
 800c438:	0013      	movs	r3, r2
 800c43a:	009b      	lsls	r3, r3, #2
 800c43c:	189b      	adds	r3, r3, r2
 800c43e:	00db      	lsls	r3, r3, #3
 800c440:	18c3      	adds	r3, r0, r3
 800c442:	185b      	adds	r3, r3, r1
 800c444:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c446:	0018      	movs	r0, r3
 800c448:	46bd      	mov	sp, r7
 800c44a:	b004      	add	sp, #16
 800c44c:	bd80      	pop	{r7, pc}

0800c44e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c44e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c450:	b085      	sub	sp, #20
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
 800c456:	000a      	movs	r2, r1
 800c458:	1cfb      	adds	r3, r7, #3
 800c45a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c45c:	210f      	movs	r1, #15
 800c45e:	187b      	adds	r3, r7, r1
 800c460:	2200      	movs	r2, #0
 800c462:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c464:	260e      	movs	r6, #14
 800c466:	19bb      	adds	r3, r7, r6
 800c468:	2200      	movs	r2, #0
 800c46a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c46c:	687a      	ldr	r2, [r7, #4]
 800c46e:	23b2      	movs	r3, #178	@ 0xb2
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	58d2      	ldr	r2, [r2, r3]
 800c474:	000d      	movs	r5, r1
 800c476:	187c      	adds	r4, r7, r1
 800c478:	1cfb      	adds	r3, r7, #3
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	0019      	movs	r1, r3
 800c47e:	0010      	movs	r0, r2
 800c480:	f7f6 fc26 	bl	8002cd0 <HAL_PCD_SetAddress>
 800c484:	0003      	movs	r3, r0
 800c486:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c488:	19bc      	adds	r4, r7, r6
 800c48a:	197b      	adds	r3, r7, r5
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	0018      	movs	r0, r3
 800c490:	f000 f8d3 	bl	800c63a <USBD_Get_USB_Status>
 800c494:	0003      	movs	r3, r0
 800c496:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c498:	19bb      	adds	r3, r7, r6
 800c49a:	781b      	ldrb	r3, [r3, #0]
}
 800c49c:	0018      	movs	r0, r3
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	b005      	add	sp, #20
 800c4a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4a4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c4a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4a6:	b087      	sub	sp, #28
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	60f8      	str	r0, [r7, #12]
 800c4ac:	607a      	str	r2, [r7, #4]
 800c4ae:	603b      	str	r3, [r7, #0]
 800c4b0:	230b      	movs	r3, #11
 800c4b2:	18fb      	adds	r3, r7, r3
 800c4b4:	1c0a      	adds	r2, r1, #0
 800c4b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4b8:	2617      	movs	r6, #23
 800c4ba:	19bb      	adds	r3, r7, r6
 800c4bc:	2200      	movs	r2, #0
 800c4be:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4c0:	2516      	movs	r5, #22
 800c4c2:	197b      	adds	r3, r7, r5
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c4c8:	68fa      	ldr	r2, [r7, #12]
 800c4ca:	23b2      	movs	r3, #178	@ 0xb2
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	58d0      	ldr	r0, [r2, r3]
 800c4d0:	19bc      	adds	r4, r7, r6
 800c4d2:	683d      	ldr	r5, [r7, #0]
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	230b      	movs	r3, #11
 800c4d8:	18fb      	adds	r3, r7, r3
 800c4da:	7819      	ldrb	r1, [r3, #0]
 800c4dc:	002b      	movs	r3, r5
 800c4de:	f7f6 fd36 	bl	8002f4e <HAL_PCD_EP_Transmit>
 800c4e2:	0003      	movs	r3, r0
 800c4e4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4e6:	2516      	movs	r5, #22
 800c4e8:	197c      	adds	r4, r7, r5
 800c4ea:	19bb      	adds	r3, r7, r6
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	0018      	movs	r0, r3
 800c4f0:	f000 f8a3 	bl	800c63a <USBD_Get_USB_Status>
 800c4f4:	0003      	movs	r3, r0
 800c4f6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c4f8:	197b      	adds	r3, r7, r5
 800c4fa:	781b      	ldrb	r3, [r3, #0]
}
 800c4fc:	0018      	movs	r0, r3
 800c4fe:	46bd      	mov	sp, r7
 800c500:	b007      	add	sp, #28
 800c502:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c504 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c504:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c506:	b087      	sub	sp, #28
 800c508:	af00      	add	r7, sp, #0
 800c50a:	60f8      	str	r0, [r7, #12]
 800c50c:	607a      	str	r2, [r7, #4]
 800c50e:	603b      	str	r3, [r7, #0]
 800c510:	230b      	movs	r3, #11
 800c512:	18fb      	adds	r3, r7, r3
 800c514:	1c0a      	adds	r2, r1, #0
 800c516:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c518:	2617      	movs	r6, #23
 800c51a:	19bb      	adds	r3, r7, r6
 800c51c:	2200      	movs	r2, #0
 800c51e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c520:	2516      	movs	r5, #22
 800c522:	197b      	adds	r3, r7, r5
 800c524:	2200      	movs	r2, #0
 800c526:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c528:	68fa      	ldr	r2, [r7, #12]
 800c52a:	23b2      	movs	r3, #178	@ 0xb2
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	58d0      	ldr	r0, [r2, r3]
 800c530:	19bc      	adds	r4, r7, r6
 800c532:	683d      	ldr	r5, [r7, #0]
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	230b      	movs	r3, #11
 800c538:	18fb      	adds	r3, r7, r3
 800c53a:	7819      	ldrb	r1, [r3, #0]
 800c53c:	002b      	movs	r3, r5
 800c53e:	f7f6 fcb5 	bl	8002eac <HAL_PCD_EP_Receive>
 800c542:	0003      	movs	r3, r0
 800c544:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c546:	2516      	movs	r5, #22
 800c548:	197c      	adds	r4, r7, r5
 800c54a:	19bb      	adds	r3, r7, r6
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	0018      	movs	r0, r3
 800c550:	f000 f873 	bl	800c63a <USBD_Get_USB_Status>
 800c554:	0003      	movs	r3, r0
 800c556:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c558:	197b      	adds	r3, r7, r5
 800c55a:	781b      	ldrb	r3, [r3, #0]
}
 800c55c:	0018      	movs	r0, r3
 800c55e:	46bd      	mov	sp, r7
 800c560:	b007      	add	sp, #28
 800c562:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c564 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
 800c56c:	000a      	movs	r2, r1
 800c56e:	1cfb      	adds	r3, r7, #3
 800c570:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c572:	687a      	ldr	r2, [r7, #4]
 800c574:	23b2      	movs	r3, #178	@ 0xb2
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	58d2      	ldr	r2, [r2, r3]
 800c57a:	1cfb      	adds	r3, r7, #3
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	0019      	movs	r1, r3
 800c580:	0010      	movs	r0, r2
 800c582:	f7f6 fccb 	bl	8002f1c <HAL_PCD_EP_GetRxCount>
 800c586:	0003      	movs	r3, r0
}
 800c588:	0018      	movs	r0, r3
 800c58a:	46bd      	mov	sp, r7
 800c58c:	b002      	add	sp, #8
 800c58e:	bd80      	pop	{r7, pc}

0800c590 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b082      	sub	sp, #8
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
 800c598:	000a      	movs	r2, r1
 800c59a:	1cfb      	adds	r3, r7, #3
 800c59c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c59e:	1cfb      	adds	r3, r7, #3
 800c5a0:	781b      	ldrb	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d002      	beq.n	800c5ac <HAL_PCDEx_LPM_Callback+0x1c>
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	d014      	beq.n	800c5d4 <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c5aa:	e025      	b.n	800c5f8 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	7adb      	ldrb	r3, [r3, #11]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d007      	beq.n	800c5c4 <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 800c5b4:	f000 f83a 	bl	800c62c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c5b8:	4b11      	ldr	r3, [pc, #68]	@ (800c600 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5ba:	691a      	ldr	r2, [r3, #16]
 800c5bc:	4b10      	ldr	r3, [pc, #64]	@ (800c600 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5be:	2106      	movs	r1, #6
 800c5c0:	438a      	bics	r2, r1
 800c5c2:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	23b7      	movs	r3, #183	@ 0xb7
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	58d3      	ldr	r3, [r2, r3]
 800c5cc:	0018      	movs	r0, r3
 800c5ce:	f7fe f99d 	bl	800a90c <USBD_LL_Resume>
    break;
 800c5d2:	e011      	b.n	800c5f8 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	23b7      	movs	r3, #183	@ 0xb7
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	58d3      	ldr	r3, [r2, r3]
 800c5dc:	0018      	movs	r0, r3
 800c5de:	f7fe f97d 	bl	800a8dc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	7adb      	ldrb	r3, [r3, #11]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d005      	beq.n	800c5f6 <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c5ea:	4b05      	ldr	r3, [pc, #20]	@ (800c600 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5ec:	691a      	ldr	r2, [r3, #16]
 800c5ee:	4b04      	ldr	r3, [pc, #16]	@ (800c600 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5f0:	2106      	movs	r1, #6
 800c5f2:	430a      	orrs	r2, r1
 800c5f4:	611a      	str	r2, [r3, #16]
    break;
 800c5f6:	46c0      	nop			@ (mov r8, r8)
}
 800c5f8:	46c0      	nop			@ (mov r8, r8)
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	b002      	add	sp, #8
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	e000ed00 	.word	0xe000ed00

0800c604 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c60c:	4b02      	ldr	r3, [pc, #8]	@ (800c618 <USBD_static_malloc+0x14>)
}
 800c60e:	0018      	movs	r0, r3
 800c610:	46bd      	mov	sp, r7
 800c612:	b002      	add	sp, #8
 800c614:	bd80      	pop	{r7, pc}
 800c616:	46c0      	nop			@ (mov r8, r8)
 800c618:	20001c90 	.word	0x20001c90

0800c61c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]

}
 800c624:	46c0      	nop			@ (mov r8, r8)
 800c626:	46bd      	mov	sp, r7
 800c628:	b002      	add	sp, #8
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c630:	f7f4 f832 	bl	8000698 <SystemClock_Config>
}
 800c634:	46c0      	nop			@ (mov r8, r8)
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b084      	sub	sp, #16
 800c63e:	af00      	add	r7, sp, #0
 800c640:	0002      	movs	r2, r0
 800c642:	1dfb      	adds	r3, r7, #7
 800c644:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c646:	230f      	movs	r3, #15
 800c648:	18fb      	adds	r3, r7, r3
 800c64a:	2200      	movs	r2, #0
 800c64c:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800c64e:	1dfb      	adds	r3, r7, #7
 800c650:	781b      	ldrb	r3, [r3, #0]
 800c652:	2b03      	cmp	r3, #3
 800c654:	d017      	beq.n	800c686 <USBD_Get_USB_Status+0x4c>
 800c656:	dc1b      	bgt.n	800c690 <USBD_Get_USB_Status+0x56>
 800c658:	2b02      	cmp	r3, #2
 800c65a:	d00f      	beq.n	800c67c <USBD_Get_USB_Status+0x42>
 800c65c:	dc18      	bgt.n	800c690 <USBD_Get_USB_Status+0x56>
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d002      	beq.n	800c668 <USBD_Get_USB_Status+0x2e>
 800c662:	2b01      	cmp	r3, #1
 800c664:	d005      	beq.n	800c672 <USBD_Get_USB_Status+0x38>
 800c666:	e013      	b.n	800c690 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c668:	230f      	movs	r3, #15
 800c66a:	18fb      	adds	r3, r7, r3
 800c66c:	2200      	movs	r2, #0
 800c66e:	701a      	strb	r2, [r3, #0]
    break;
 800c670:	e013      	b.n	800c69a <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c672:	230f      	movs	r3, #15
 800c674:	18fb      	adds	r3, r7, r3
 800c676:	2203      	movs	r2, #3
 800c678:	701a      	strb	r2, [r3, #0]
    break;
 800c67a:	e00e      	b.n	800c69a <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c67c:	230f      	movs	r3, #15
 800c67e:	18fb      	adds	r3, r7, r3
 800c680:	2201      	movs	r2, #1
 800c682:	701a      	strb	r2, [r3, #0]
    break;
 800c684:	e009      	b.n	800c69a <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c686:	230f      	movs	r3, #15
 800c688:	18fb      	adds	r3, r7, r3
 800c68a:	2203      	movs	r2, #3
 800c68c:	701a      	strb	r2, [r3, #0]
    break;
 800c68e:	e004      	b.n	800c69a <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800c690:	230f      	movs	r3, #15
 800c692:	18fb      	adds	r3, r7, r3
 800c694:	2203      	movs	r2, #3
 800c696:	701a      	strb	r2, [r3, #0]
    break;
 800c698:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800c69a:	230f      	movs	r3, #15
 800c69c:	18fb      	adds	r3, r7, r3
 800c69e:	781b      	ldrb	r3, [r3, #0]
}
 800c6a0:	0018      	movs	r0, r3
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	b004      	add	sp, #16
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <std>:
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	b510      	push	{r4, lr}
 800c6ac:	0004      	movs	r4, r0
 800c6ae:	6003      	str	r3, [r0, #0]
 800c6b0:	6043      	str	r3, [r0, #4]
 800c6b2:	6083      	str	r3, [r0, #8]
 800c6b4:	8181      	strh	r1, [r0, #12]
 800c6b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c6b8:	81c2      	strh	r2, [r0, #14]
 800c6ba:	6103      	str	r3, [r0, #16]
 800c6bc:	6143      	str	r3, [r0, #20]
 800c6be:	6183      	str	r3, [r0, #24]
 800c6c0:	0019      	movs	r1, r3
 800c6c2:	2208      	movs	r2, #8
 800c6c4:	305c      	adds	r0, #92	@ 0x5c
 800c6c6:	f000 f919 	bl	800c8fc <memset>
 800c6ca:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f8 <std+0x50>)
 800c6cc:	6224      	str	r4, [r4, #32]
 800c6ce:	6263      	str	r3, [r4, #36]	@ 0x24
 800c6d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c6fc <std+0x54>)
 800c6d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c6d4:	4b0a      	ldr	r3, [pc, #40]	@ (800c700 <std+0x58>)
 800c6d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c6d8:	4b0a      	ldr	r3, [pc, #40]	@ (800c704 <std+0x5c>)
 800c6da:	6323      	str	r3, [r4, #48]	@ 0x30
 800c6dc:	4b0a      	ldr	r3, [pc, #40]	@ (800c708 <std+0x60>)
 800c6de:	429c      	cmp	r4, r3
 800c6e0:	d005      	beq.n	800c6ee <std+0x46>
 800c6e2:	4b0a      	ldr	r3, [pc, #40]	@ (800c70c <std+0x64>)
 800c6e4:	429c      	cmp	r4, r3
 800c6e6:	d002      	beq.n	800c6ee <std+0x46>
 800c6e8:	4b09      	ldr	r3, [pc, #36]	@ (800c710 <std+0x68>)
 800c6ea:	429c      	cmp	r4, r3
 800c6ec:	d103      	bne.n	800c6f6 <std+0x4e>
 800c6ee:	0020      	movs	r0, r4
 800c6f0:	3058      	adds	r0, #88	@ 0x58
 800c6f2:	f000 f983 	bl	800c9fc <__retarget_lock_init_recursive>
 800c6f6:	bd10      	pop	{r4, pc}
 800c6f8:	0800c865 	.word	0x0800c865
 800c6fc:	0800c88d 	.word	0x0800c88d
 800c700:	0800c8c5 	.word	0x0800c8c5
 800c704:	0800c8f1 	.word	0x0800c8f1
 800c708:	20001eb0 	.word	0x20001eb0
 800c70c:	20001f18 	.word	0x20001f18
 800c710:	20001f80 	.word	0x20001f80

0800c714 <stdio_exit_handler>:
 800c714:	b510      	push	{r4, lr}
 800c716:	4a03      	ldr	r2, [pc, #12]	@ (800c724 <stdio_exit_handler+0x10>)
 800c718:	4903      	ldr	r1, [pc, #12]	@ (800c728 <stdio_exit_handler+0x14>)
 800c71a:	4804      	ldr	r0, [pc, #16]	@ (800c72c <stdio_exit_handler+0x18>)
 800c71c:	f000 f86c 	bl	800c7f8 <_fwalk_sglue>
 800c720:	bd10      	pop	{r4, pc}
 800c722:	46c0      	nop			@ (mov r8, r8)
 800c724:	20000104 	.word	0x20000104
 800c728:	0800d28d 	.word	0x0800d28d
 800c72c:	20000114 	.word	0x20000114

0800c730 <cleanup_stdio>:
 800c730:	6841      	ldr	r1, [r0, #4]
 800c732:	4b0b      	ldr	r3, [pc, #44]	@ (800c760 <cleanup_stdio+0x30>)
 800c734:	b510      	push	{r4, lr}
 800c736:	0004      	movs	r4, r0
 800c738:	4299      	cmp	r1, r3
 800c73a:	d001      	beq.n	800c740 <cleanup_stdio+0x10>
 800c73c:	f000 fda6 	bl	800d28c <_fflush_r>
 800c740:	68a1      	ldr	r1, [r4, #8]
 800c742:	4b08      	ldr	r3, [pc, #32]	@ (800c764 <cleanup_stdio+0x34>)
 800c744:	4299      	cmp	r1, r3
 800c746:	d002      	beq.n	800c74e <cleanup_stdio+0x1e>
 800c748:	0020      	movs	r0, r4
 800c74a:	f000 fd9f 	bl	800d28c <_fflush_r>
 800c74e:	68e1      	ldr	r1, [r4, #12]
 800c750:	4b05      	ldr	r3, [pc, #20]	@ (800c768 <cleanup_stdio+0x38>)
 800c752:	4299      	cmp	r1, r3
 800c754:	d002      	beq.n	800c75c <cleanup_stdio+0x2c>
 800c756:	0020      	movs	r0, r4
 800c758:	f000 fd98 	bl	800d28c <_fflush_r>
 800c75c:	bd10      	pop	{r4, pc}
 800c75e:	46c0      	nop			@ (mov r8, r8)
 800c760:	20001eb0 	.word	0x20001eb0
 800c764:	20001f18 	.word	0x20001f18
 800c768:	20001f80 	.word	0x20001f80

0800c76c <global_stdio_init.part.0>:
 800c76c:	b510      	push	{r4, lr}
 800c76e:	4b09      	ldr	r3, [pc, #36]	@ (800c794 <global_stdio_init.part.0+0x28>)
 800c770:	4a09      	ldr	r2, [pc, #36]	@ (800c798 <global_stdio_init.part.0+0x2c>)
 800c772:	2104      	movs	r1, #4
 800c774:	601a      	str	r2, [r3, #0]
 800c776:	4809      	ldr	r0, [pc, #36]	@ (800c79c <global_stdio_init.part.0+0x30>)
 800c778:	2200      	movs	r2, #0
 800c77a:	f7ff ff95 	bl	800c6a8 <std>
 800c77e:	2201      	movs	r2, #1
 800c780:	2109      	movs	r1, #9
 800c782:	4807      	ldr	r0, [pc, #28]	@ (800c7a0 <global_stdio_init.part.0+0x34>)
 800c784:	f7ff ff90 	bl	800c6a8 <std>
 800c788:	2202      	movs	r2, #2
 800c78a:	2112      	movs	r1, #18
 800c78c:	4805      	ldr	r0, [pc, #20]	@ (800c7a4 <global_stdio_init.part.0+0x38>)
 800c78e:	f7ff ff8b 	bl	800c6a8 <std>
 800c792:	bd10      	pop	{r4, pc}
 800c794:	20001fe8 	.word	0x20001fe8
 800c798:	0800c715 	.word	0x0800c715
 800c79c:	20001eb0 	.word	0x20001eb0
 800c7a0:	20001f18 	.word	0x20001f18
 800c7a4:	20001f80 	.word	0x20001f80

0800c7a8 <__sfp_lock_acquire>:
 800c7a8:	b510      	push	{r4, lr}
 800c7aa:	4802      	ldr	r0, [pc, #8]	@ (800c7b4 <__sfp_lock_acquire+0xc>)
 800c7ac:	f000 f927 	bl	800c9fe <__retarget_lock_acquire_recursive>
 800c7b0:	bd10      	pop	{r4, pc}
 800c7b2:	46c0      	nop			@ (mov r8, r8)
 800c7b4:	20001ff1 	.word	0x20001ff1

0800c7b8 <__sfp_lock_release>:
 800c7b8:	b510      	push	{r4, lr}
 800c7ba:	4802      	ldr	r0, [pc, #8]	@ (800c7c4 <__sfp_lock_release+0xc>)
 800c7bc:	f000 f920 	bl	800ca00 <__retarget_lock_release_recursive>
 800c7c0:	bd10      	pop	{r4, pc}
 800c7c2:	46c0      	nop			@ (mov r8, r8)
 800c7c4:	20001ff1 	.word	0x20001ff1

0800c7c8 <__sinit>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	0004      	movs	r4, r0
 800c7cc:	f7ff ffec 	bl	800c7a8 <__sfp_lock_acquire>
 800c7d0:	6a23      	ldr	r3, [r4, #32]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d002      	beq.n	800c7dc <__sinit+0x14>
 800c7d6:	f7ff ffef 	bl	800c7b8 <__sfp_lock_release>
 800c7da:	bd10      	pop	{r4, pc}
 800c7dc:	4b04      	ldr	r3, [pc, #16]	@ (800c7f0 <__sinit+0x28>)
 800c7de:	6223      	str	r3, [r4, #32]
 800c7e0:	4b04      	ldr	r3, [pc, #16]	@ (800c7f4 <__sinit+0x2c>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d1f6      	bne.n	800c7d6 <__sinit+0xe>
 800c7e8:	f7ff ffc0 	bl	800c76c <global_stdio_init.part.0>
 800c7ec:	e7f3      	b.n	800c7d6 <__sinit+0xe>
 800c7ee:	46c0      	nop			@ (mov r8, r8)
 800c7f0:	0800c731 	.word	0x0800c731
 800c7f4:	20001fe8 	.word	0x20001fe8

0800c7f8 <_fwalk_sglue>:
 800c7f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7fa:	0014      	movs	r4, r2
 800c7fc:	2600      	movs	r6, #0
 800c7fe:	9000      	str	r0, [sp, #0]
 800c800:	9101      	str	r1, [sp, #4]
 800c802:	68a5      	ldr	r5, [r4, #8]
 800c804:	6867      	ldr	r7, [r4, #4]
 800c806:	3f01      	subs	r7, #1
 800c808:	d504      	bpl.n	800c814 <_fwalk_sglue+0x1c>
 800c80a:	6824      	ldr	r4, [r4, #0]
 800c80c:	2c00      	cmp	r4, #0
 800c80e:	d1f8      	bne.n	800c802 <_fwalk_sglue+0xa>
 800c810:	0030      	movs	r0, r6
 800c812:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c814:	89ab      	ldrh	r3, [r5, #12]
 800c816:	2b01      	cmp	r3, #1
 800c818:	d908      	bls.n	800c82c <_fwalk_sglue+0x34>
 800c81a:	220e      	movs	r2, #14
 800c81c:	5eab      	ldrsh	r3, [r5, r2]
 800c81e:	3301      	adds	r3, #1
 800c820:	d004      	beq.n	800c82c <_fwalk_sglue+0x34>
 800c822:	0029      	movs	r1, r5
 800c824:	9800      	ldr	r0, [sp, #0]
 800c826:	9b01      	ldr	r3, [sp, #4]
 800c828:	4798      	blx	r3
 800c82a:	4306      	orrs	r6, r0
 800c82c:	3568      	adds	r5, #104	@ 0x68
 800c82e:	e7ea      	b.n	800c806 <_fwalk_sglue+0xe>

0800c830 <iprintf>:
 800c830:	b40f      	push	{r0, r1, r2, r3}
 800c832:	b507      	push	{r0, r1, r2, lr}
 800c834:	4905      	ldr	r1, [pc, #20]	@ (800c84c <iprintf+0x1c>)
 800c836:	ab04      	add	r3, sp, #16
 800c838:	6808      	ldr	r0, [r1, #0]
 800c83a:	cb04      	ldmia	r3!, {r2}
 800c83c:	6881      	ldr	r1, [r0, #8]
 800c83e:	9301      	str	r3, [sp, #4]
 800c840:	f000 fa04 	bl	800cc4c <_vfiprintf_r>
 800c844:	b003      	add	sp, #12
 800c846:	bc08      	pop	{r3}
 800c848:	b004      	add	sp, #16
 800c84a:	4718      	bx	r3
 800c84c:	20000110 	.word	0x20000110

0800c850 <putchar>:
 800c850:	b510      	push	{r4, lr}
 800c852:	4b03      	ldr	r3, [pc, #12]	@ (800c860 <putchar+0x10>)
 800c854:	0001      	movs	r1, r0
 800c856:	6818      	ldr	r0, [r3, #0]
 800c858:	6882      	ldr	r2, [r0, #8]
 800c85a:	f000 fd42 	bl	800d2e2 <_putc_r>
 800c85e:	bd10      	pop	{r4, pc}
 800c860:	20000110 	.word	0x20000110

0800c864 <__sread>:
 800c864:	b570      	push	{r4, r5, r6, lr}
 800c866:	000c      	movs	r4, r1
 800c868:	250e      	movs	r5, #14
 800c86a:	5f49      	ldrsh	r1, [r1, r5]
 800c86c:	f000 f874 	bl	800c958 <_read_r>
 800c870:	2800      	cmp	r0, #0
 800c872:	db03      	blt.n	800c87c <__sread+0x18>
 800c874:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800c876:	181b      	adds	r3, r3, r0
 800c878:	6563      	str	r3, [r4, #84]	@ 0x54
 800c87a:	bd70      	pop	{r4, r5, r6, pc}
 800c87c:	89a3      	ldrh	r3, [r4, #12]
 800c87e:	4a02      	ldr	r2, [pc, #8]	@ (800c888 <__sread+0x24>)
 800c880:	4013      	ands	r3, r2
 800c882:	81a3      	strh	r3, [r4, #12]
 800c884:	e7f9      	b.n	800c87a <__sread+0x16>
 800c886:	46c0      	nop			@ (mov r8, r8)
 800c888:	ffffefff 	.word	0xffffefff

0800c88c <__swrite>:
 800c88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c88e:	001f      	movs	r7, r3
 800c890:	898b      	ldrh	r3, [r1, #12]
 800c892:	0005      	movs	r5, r0
 800c894:	000c      	movs	r4, r1
 800c896:	0016      	movs	r6, r2
 800c898:	05db      	lsls	r3, r3, #23
 800c89a:	d505      	bpl.n	800c8a8 <__swrite+0x1c>
 800c89c:	230e      	movs	r3, #14
 800c89e:	5ec9      	ldrsh	r1, [r1, r3]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	2302      	movs	r3, #2
 800c8a4:	f000 f844 	bl	800c930 <_lseek_r>
 800c8a8:	89a3      	ldrh	r3, [r4, #12]
 800c8aa:	4a05      	ldr	r2, [pc, #20]	@ (800c8c0 <__swrite+0x34>)
 800c8ac:	0028      	movs	r0, r5
 800c8ae:	4013      	ands	r3, r2
 800c8b0:	81a3      	strh	r3, [r4, #12]
 800c8b2:	0032      	movs	r2, r6
 800c8b4:	230e      	movs	r3, #14
 800c8b6:	5ee1      	ldrsh	r1, [r4, r3]
 800c8b8:	003b      	movs	r3, r7
 800c8ba:	f000 f861 	bl	800c980 <_write_r>
 800c8be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8c0:	ffffefff 	.word	0xffffefff

0800c8c4 <__sseek>:
 800c8c4:	b570      	push	{r4, r5, r6, lr}
 800c8c6:	000c      	movs	r4, r1
 800c8c8:	250e      	movs	r5, #14
 800c8ca:	5f49      	ldrsh	r1, [r1, r5]
 800c8cc:	f000 f830 	bl	800c930 <_lseek_r>
 800c8d0:	89a3      	ldrh	r3, [r4, #12]
 800c8d2:	1c42      	adds	r2, r0, #1
 800c8d4:	d103      	bne.n	800c8de <__sseek+0x1a>
 800c8d6:	4a05      	ldr	r2, [pc, #20]	@ (800c8ec <__sseek+0x28>)
 800c8d8:	4013      	ands	r3, r2
 800c8da:	81a3      	strh	r3, [r4, #12]
 800c8dc:	bd70      	pop	{r4, r5, r6, pc}
 800c8de:	2280      	movs	r2, #128	@ 0x80
 800c8e0:	0152      	lsls	r2, r2, #5
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	81a3      	strh	r3, [r4, #12]
 800c8e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c8e8:	e7f8      	b.n	800c8dc <__sseek+0x18>
 800c8ea:	46c0      	nop			@ (mov r8, r8)
 800c8ec:	ffffefff 	.word	0xffffefff

0800c8f0 <__sclose>:
 800c8f0:	b510      	push	{r4, lr}
 800c8f2:	230e      	movs	r3, #14
 800c8f4:	5ec9      	ldrsh	r1, [r1, r3]
 800c8f6:	f000 f809 	bl	800c90c <_close_r>
 800c8fa:	bd10      	pop	{r4, pc}

0800c8fc <memset>:
 800c8fc:	0003      	movs	r3, r0
 800c8fe:	1882      	adds	r2, r0, r2
 800c900:	4293      	cmp	r3, r2
 800c902:	d100      	bne.n	800c906 <memset+0xa>
 800c904:	4770      	bx	lr
 800c906:	7019      	strb	r1, [r3, #0]
 800c908:	3301      	adds	r3, #1
 800c90a:	e7f9      	b.n	800c900 <memset+0x4>

0800c90c <_close_r>:
 800c90c:	2300      	movs	r3, #0
 800c90e:	b570      	push	{r4, r5, r6, lr}
 800c910:	4d06      	ldr	r5, [pc, #24]	@ (800c92c <_close_r+0x20>)
 800c912:	0004      	movs	r4, r0
 800c914:	0008      	movs	r0, r1
 800c916:	602b      	str	r3, [r5, #0]
 800c918:	f7f4 fd8f 	bl	800143a <_close>
 800c91c:	1c43      	adds	r3, r0, #1
 800c91e:	d103      	bne.n	800c928 <_close_r+0x1c>
 800c920:	682b      	ldr	r3, [r5, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d000      	beq.n	800c928 <_close_r+0x1c>
 800c926:	6023      	str	r3, [r4, #0]
 800c928:	bd70      	pop	{r4, r5, r6, pc}
 800c92a:	46c0      	nop			@ (mov r8, r8)
 800c92c:	20001fec 	.word	0x20001fec

0800c930 <_lseek_r>:
 800c930:	b570      	push	{r4, r5, r6, lr}
 800c932:	0004      	movs	r4, r0
 800c934:	0008      	movs	r0, r1
 800c936:	0011      	movs	r1, r2
 800c938:	001a      	movs	r2, r3
 800c93a:	2300      	movs	r3, #0
 800c93c:	4d05      	ldr	r5, [pc, #20]	@ (800c954 <_lseek_r+0x24>)
 800c93e:	602b      	str	r3, [r5, #0]
 800c940:	f7f4 fd9c 	bl	800147c <_lseek>
 800c944:	1c43      	adds	r3, r0, #1
 800c946:	d103      	bne.n	800c950 <_lseek_r+0x20>
 800c948:	682b      	ldr	r3, [r5, #0]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d000      	beq.n	800c950 <_lseek_r+0x20>
 800c94e:	6023      	str	r3, [r4, #0]
 800c950:	bd70      	pop	{r4, r5, r6, pc}
 800c952:	46c0      	nop			@ (mov r8, r8)
 800c954:	20001fec 	.word	0x20001fec

0800c958 <_read_r>:
 800c958:	b570      	push	{r4, r5, r6, lr}
 800c95a:	0004      	movs	r4, r0
 800c95c:	0008      	movs	r0, r1
 800c95e:	0011      	movs	r1, r2
 800c960:	001a      	movs	r2, r3
 800c962:	2300      	movs	r3, #0
 800c964:	4d05      	ldr	r5, [pc, #20]	@ (800c97c <_read_r+0x24>)
 800c966:	602b      	str	r3, [r5, #0]
 800c968:	f7f4 fd2e 	bl	80013c8 <_read>
 800c96c:	1c43      	adds	r3, r0, #1
 800c96e:	d103      	bne.n	800c978 <_read_r+0x20>
 800c970:	682b      	ldr	r3, [r5, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d000      	beq.n	800c978 <_read_r+0x20>
 800c976:	6023      	str	r3, [r4, #0]
 800c978:	bd70      	pop	{r4, r5, r6, pc}
 800c97a:	46c0      	nop			@ (mov r8, r8)
 800c97c:	20001fec 	.word	0x20001fec

0800c980 <_write_r>:
 800c980:	b570      	push	{r4, r5, r6, lr}
 800c982:	0004      	movs	r4, r0
 800c984:	0008      	movs	r0, r1
 800c986:	0011      	movs	r1, r2
 800c988:	001a      	movs	r2, r3
 800c98a:	2300      	movs	r3, #0
 800c98c:	4d05      	ldr	r5, [pc, #20]	@ (800c9a4 <_write_r+0x24>)
 800c98e:	602b      	str	r3, [r5, #0]
 800c990:	f7f4 fd37 	bl	8001402 <_write>
 800c994:	1c43      	adds	r3, r0, #1
 800c996:	d103      	bne.n	800c9a0 <_write_r+0x20>
 800c998:	682b      	ldr	r3, [r5, #0]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d000      	beq.n	800c9a0 <_write_r+0x20>
 800c99e:	6023      	str	r3, [r4, #0]
 800c9a0:	bd70      	pop	{r4, r5, r6, pc}
 800c9a2:	46c0      	nop			@ (mov r8, r8)
 800c9a4:	20001fec 	.word	0x20001fec

0800c9a8 <__errno>:
 800c9a8:	4b01      	ldr	r3, [pc, #4]	@ (800c9b0 <__errno+0x8>)
 800c9aa:	6818      	ldr	r0, [r3, #0]
 800c9ac:	4770      	bx	lr
 800c9ae:	46c0      	nop			@ (mov r8, r8)
 800c9b0:	20000110 	.word	0x20000110

0800c9b4 <__libc_init_array>:
 800c9b4:	b570      	push	{r4, r5, r6, lr}
 800c9b6:	2600      	movs	r6, #0
 800c9b8:	4c0c      	ldr	r4, [pc, #48]	@ (800c9ec <__libc_init_array+0x38>)
 800c9ba:	4d0d      	ldr	r5, [pc, #52]	@ (800c9f0 <__libc_init_array+0x3c>)
 800c9bc:	1b64      	subs	r4, r4, r5
 800c9be:	10a4      	asrs	r4, r4, #2
 800c9c0:	42a6      	cmp	r6, r4
 800c9c2:	d109      	bne.n	800c9d8 <__libc_init_array+0x24>
 800c9c4:	2600      	movs	r6, #0
 800c9c6:	f000 fe11 	bl	800d5ec <_init>
 800c9ca:	4c0a      	ldr	r4, [pc, #40]	@ (800c9f4 <__libc_init_array+0x40>)
 800c9cc:	4d0a      	ldr	r5, [pc, #40]	@ (800c9f8 <__libc_init_array+0x44>)
 800c9ce:	1b64      	subs	r4, r4, r5
 800c9d0:	10a4      	asrs	r4, r4, #2
 800c9d2:	42a6      	cmp	r6, r4
 800c9d4:	d105      	bne.n	800c9e2 <__libc_init_array+0x2e>
 800c9d6:	bd70      	pop	{r4, r5, r6, pc}
 800c9d8:	00b3      	lsls	r3, r6, #2
 800c9da:	58eb      	ldr	r3, [r5, r3]
 800c9dc:	4798      	blx	r3
 800c9de:	3601      	adds	r6, #1
 800c9e0:	e7ee      	b.n	800c9c0 <__libc_init_array+0xc>
 800c9e2:	00b3      	lsls	r3, r6, #2
 800c9e4:	58eb      	ldr	r3, [r5, r3]
 800c9e6:	4798      	blx	r3
 800c9e8:	3601      	adds	r6, #1
 800c9ea:	e7f2      	b.n	800c9d2 <__libc_init_array+0x1e>
 800c9ec:	0800d8ac 	.word	0x0800d8ac
 800c9f0:	0800d8ac 	.word	0x0800d8ac
 800c9f4:	0800d8b0 	.word	0x0800d8b0
 800c9f8:	0800d8ac 	.word	0x0800d8ac

0800c9fc <__retarget_lock_init_recursive>:
 800c9fc:	4770      	bx	lr

0800c9fe <__retarget_lock_acquire_recursive>:
 800c9fe:	4770      	bx	lr

0800ca00 <__retarget_lock_release_recursive>:
 800ca00:	4770      	bx	lr
	...

0800ca04 <_free_r>:
 800ca04:	b570      	push	{r4, r5, r6, lr}
 800ca06:	0005      	movs	r5, r0
 800ca08:	1e0c      	subs	r4, r1, #0
 800ca0a:	d010      	beq.n	800ca2e <_free_r+0x2a>
 800ca0c:	3c04      	subs	r4, #4
 800ca0e:	6823      	ldr	r3, [r4, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	da00      	bge.n	800ca16 <_free_r+0x12>
 800ca14:	18e4      	adds	r4, r4, r3
 800ca16:	0028      	movs	r0, r5
 800ca18:	f000 f8e0 	bl	800cbdc <__malloc_lock>
 800ca1c:	4a1d      	ldr	r2, [pc, #116]	@ (800ca94 <_free_r+0x90>)
 800ca1e:	6813      	ldr	r3, [r2, #0]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d105      	bne.n	800ca30 <_free_r+0x2c>
 800ca24:	6063      	str	r3, [r4, #4]
 800ca26:	6014      	str	r4, [r2, #0]
 800ca28:	0028      	movs	r0, r5
 800ca2a:	f000 f8df 	bl	800cbec <__malloc_unlock>
 800ca2e:	bd70      	pop	{r4, r5, r6, pc}
 800ca30:	42a3      	cmp	r3, r4
 800ca32:	d908      	bls.n	800ca46 <_free_r+0x42>
 800ca34:	6820      	ldr	r0, [r4, #0]
 800ca36:	1821      	adds	r1, r4, r0
 800ca38:	428b      	cmp	r3, r1
 800ca3a:	d1f3      	bne.n	800ca24 <_free_r+0x20>
 800ca3c:	6819      	ldr	r1, [r3, #0]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	1809      	adds	r1, r1, r0
 800ca42:	6021      	str	r1, [r4, #0]
 800ca44:	e7ee      	b.n	800ca24 <_free_r+0x20>
 800ca46:	001a      	movs	r2, r3
 800ca48:	685b      	ldr	r3, [r3, #4]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d001      	beq.n	800ca52 <_free_r+0x4e>
 800ca4e:	42a3      	cmp	r3, r4
 800ca50:	d9f9      	bls.n	800ca46 <_free_r+0x42>
 800ca52:	6811      	ldr	r1, [r2, #0]
 800ca54:	1850      	adds	r0, r2, r1
 800ca56:	42a0      	cmp	r0, r4
 800ca58:	d10b      	bne.n	800ca72 <_free_r+0x6e>
 800ca5a:	6820      	ldr	r0, [r4, #0]
 800ca5c:	1809      	adds	r1, r1, r0
 800ca5e:	1850      	adds	r0, r2, r1
 800ca60:	6011      	str	r1, [r2, #0]
 800ca62:	4283      	cmp	r3, r0
 800ca64:	d1e0      	bne.n	800ca28 <_free_r+0x24>
 800ca66:	6818      	ldr	r0, [r3, #0]
 800ca68:	685b      	ldr	r3, [r3, #4]
 800ca6a:	1841      	adds	r1, r0, r1
 800ca6c:	6011      	str	r1, [r2, #0]
 800ca6e:	6053      	str	r3, [r2, #4]
 800ca70:	e7da      	b.n	800ca28 <_free_r+0x24>
 800ca72:	42a0      	cmp	r0, r4
 800ca74:	d902      	bls.n	800ca7c <_free_r+0x78>
 800ca76:	230c      	movs	r3, #12
 800ca78:	602b      	str	r3, [r5, #0]
 800ca7a:	e7d5      	b.n	800ca28 <_free_r+0x24>
 800ca7c:	6820      	ldr	r0, [r4, #0]
 800ca7e:	1821      	adds	r1, r4, r0
 800ca80:	428b      	cmp	r3, r1
 800ca82:	d103      	bne.n	800ca8c <_free_r+0x88>
 800ca84:	6819      	ldr	r1, [r3, #0]
 800ca86:	685b      	ldr	r3, [r3, #4]
 800ca88:	1809      	adds	r1, r1, r0
 800ca8a:	6021      	str	r1, [r4, #0]
 800ca8c:	6063      	str	r3, [r4, #4]
 800ca8e:	6054      	str	r4, [r2, #4]
 800ca90:	e7ca      	b.n	800ca28 <_free_r+0x24>
 800ca92:	46c0      	nop			@ (mov r8, r8)
 800ca94:	20001ff8 	.word	0x20001ff8

0800ca98 <sbrk_aligned>:
 800ca98:	b570      	push	{r4, r5, r6, lr}
 800ca9a:	4e0f      	ldr	r6, [pc, #60]	@ (800cad8 <sbrk_aligned+0x40>)
 800ca9c:	000d      	movs	r5, r1
 800ca9e:	6831      	ldr	r1, [r6, #0]
 800caa0:	0004      	movs	r4, r0
 800caa2:	2900      	cmp	r1, #0
 800caa4:	d102      	bne.n	800caac <sbrk_aligned+0x14>
 800caa6:	f000 fcf3 	bl	800d490 <_sbrk_r>
 800caaa:	6030      	str	r0, [r6, #0]
 800caac:	0029      	movs	r1, r5
 800caae:	0020      	movs	r0, r4
 800cab0:	f000 fcee 	bl	800d490 <_sbrk_r>
 800cab4:	1c43      	adds	r3, r0, #1
 800cab6:	d103      	bne.n	800cac0 <sbrk_aligned+0x28>
 800cab8:	2501      	movs	r5, #1
 800caba:	426d      	negs	r5, r5
 800cabc:	0028      	movs	r0, r5
 800cabe:	bd70      	pop	{r4, r5, r6, pc}
 800cac0:	2303      	movs	r3, #3
 800cac2:	1cc5      	adds	r5, r0, #3
 800cac4:	439d      	bics	r5, r3
 800cac6:	42a8      	cmp	r0, r5
 800cac8:	d0f8      	beq.n	800cabc <sbrk_aligned+0x24>
 800caca:	1a29      	subs	r1, r5, r0
 800cacc:	0020      	movs	r0, r4
 800cace:	f000 fcdf 	bl	800d490 <_sbrk_r>
 800cad2:	3001      	adds	r0, #1
 800cad4:	d1f2      	bne.n	800cabc <sbrk_aligned+0x24>
 800cad6:	e7ef      	b.n	800cab8 <sbrk_aligned+0x20>
 800cad8:	20001ff4 	.word	0x20001ff4

0800cadc <_malloc_r>:
 800cadc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cade:	2203      	movs	r2, #3
 800cae0:	1ccb      	adds	r3, r1, #3
 800cae2:	4393      	bics	r3, r2
 800cae4:	3308      	adds	r3, #8
 800cae6:	0005      	movs	r5, r0
 800cae8:	001f      	movs	r7, r3
 800caea:	2b0c      	cmp	r3, #12
 800caec:	d234      	bcs.n	800cb58 <_malloc_r+0x7c>
 800caee:	270c      	movs	r7, #12
 800caf0:	42b9      	cmp	r1, r7
 800caf2:	d833      	bhi.n	800cb5c <_malloc_r+0x80>
 800caf4:	0028      	movs	r0, r5
 800caf6:	f000 f871 	bl	800cbdc <__malloc_lock>
 800cafa:	4e37      	ldr	r6, [pc, #220]	@ (800cbd8 <_malloc_r+0xfc>)
 800cafc:	6833      	ldr	r3, [r6, #0]
 800cafe:	001c      	movs	r4, r3
 800cb00:	2c00      	cmp	r4, #0
 800cb02:	d12f      	bne.n	800cb64 <_malloc_r+0x88>
 800cb04:	0039      	movs	r1, r7
 800cb06:	0028      	movs	r0, r5
 800cb08:	f7ff ffc6 	bl	800ca98 <sbrk_aligned>
 800cb0c:	0004      	movs	r4, r0
 800cb0e:	1c43      	adds	r3, r0, #1
 800cb10:	d15f      	bne.n	800cbd2 <_malloc_r+0xf6>
 800cb12:	6834      	ldr	r4, [r6, #0]
 800cb14:	9400      	str	r4, [sp, #0]
 800cb16:	9b00      	ldr	r3, [sp, #0]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d14a      	bne.n	800cbb2 <_malloc_r+0xd6>
 800cb1c:	2c00      	cmp	r4, #0
 800cb1e:	d052      	beq.n	800cbc6 <_malloc_r+0xea>
 800cb20:	6823      	ldr	r3, [r4, #0]
 800cb22:	0028      	movs	r0, r5
 800cb24:	18e3      	adds	r3, r4, r3
 800cb26:	9900      	ldr	r1, [sp, #0]
 800cb28:	9301      	str	r3, [sp, #4]
 800cb2a:	f000 fcb1 	bl	800d490 <_sbrk_r>
 800cb2e:	9b01      	ldr	r3, [sp, #4]
 800cb30:	4283      	cmp	r3, r0
 800cb32:	d148      	bne.n	800cbc6 <_malloc_r+0xea>
 800cb34:	6823      	ldr	r3, [r4, #0]
 800cb36:	0028      	movs	r0, r5
 800cb38:	1aff      	subs	r7, r7, r3
 800cb3a:	0039      	movs	r1, r7
 800cb3c:	f7ff ffac 	bl	800ca98 <sbrk_aligned>
 800cb40:	3001      	adds	r0, #1
 800cb42:	d040      	beq.n	800cbc6 <_malloc_r+0xea>
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	19db      	adds	r3, r3, r7
 800cb48:	6023      	str	r3, [r4, #0]
 800cb4a:	6833      	ldr	r3, [r6, #0]
 800cb4c:	685a      	ldr	r2, [r3, #4]
 800cb4e:	2a00      	cmp	r2, #0
 800cb50:	d133      	bne.n	800cbba <_malloc_r+0xde>
 800cb52:	9b00      	ldr	r3, [sp, #0]
 800cb54:	6033      	str	r3, [r6, #0]
 800cb56:	e019      	b.n	800cb8c <_malloc_r+0xb0>
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	dac9      	bge.n	800caf0 <_malloc_r+0x14>
 800cb5c:	230c      	movs	r3, #12
 800cb5e:	602b      	str	r3, [r5, #0]
 800cb60:	2000      	movs	r0, #0
 800cb62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cb64:	6821      	ldr	r1, [r4, #0]
 800cb66:	1bc9      	subs	r1, r1, r7
 800cb68:	d420      	bmi.n	800cbac <_malloc_r+0xd0>
 800cb6a:	290b      	cmp	r1, #11
 800cb6c:	d90a      	bls.n	800cb84 <_malloc_r+0xa8>
 800cb6e:	19e2      	adds	r2, r4, r7
 800cb70:	6027      	str	r7, [r4, #0]
 800cb72:	42a3      	cmp	r3, r4
 800cb74:	d104      	bne.n	800cb80 <_malloc_r+0xa4>
 800cb76:	6032      	str	r2, [r6, #0]
 800cb78:	6863      	ldr	r3, [r4, #4]
 800cb7a:	6011      	str	r1, [r2, #0]
 800cb7c:	6053      	str	r3, [r2, #4]
 800cb7e:	e005      	b.n	800cb8c <_malloc_r+0xb0>
 800cb80:	605a      	str	r2, [r3, #4]
 800cb82:	e7f9      	b.n	800cb78 <_malloc_r+0x9c>
 800cb84:	6862      	ldr	r2, [r4, #4]
 800cb86:	42a3      	cmp	r3, r4
 800cb88:	d10e      	bne.n	800cba8 <_malloc_r+0xcc>
 800cb8a:	6032      	str	r2, [r6, #0]
 800cb8c:	0028      	movs	r0, r5
 800cb8e:	f000 f82d 	bl	800cbec <__malloc_unlock>
 800cb92:	0020      	movs	r0, r4
 800cb94:	2207      	movs	r2, #7
 800cb96:	300b      	adds	r0, #11
 800cb98:	1d23      	adds	r3, r4, #4
 800cb9a:	4390      	bics	r0, r2
 800cb9c:	1ac2      	subs	r2, r0, r3
 800cb9e:	4298      	cmp	r0, r3
 800cba0:	d0df      	beq.n	800cb62 <_malloc_r+0x86>
 800cba2:	1a1b      	subs	r3, r3, r0
 800cba4:	50a3      	str	r3, [r4, r2]
 800cba6:	e7dc      	b.n	800cb62 <_malloc_r+0x86>
 800cba8:	605a      	str	r2, [r3, #4]
 800cbaa:	e7ef      	b.n	800cb8c <_malloc_r+0xb0>
 800cbac:	0023      	movs	r3, r4
 800cbae:	6864      	ldr	r4, [r4, #4]
 800cbb0:	e7a6      	b.n	800cb00 <_malloc_r+0x24>
 800cbb2:	9c00      	ldr	r4, [sp, #0]
 800cbb4:	6863      	ldr	r3, [r4, #4]
 800cbb6:	9300      	str	r3, [sp, #0]
 800cbb8:	e7ad      	b.n	800cb16 <_malloc_r+0x3a>
 800cbba:	001a      	movs	r2, r3
 800cbbc:	685b      	ldr	r3, [r3, #4]
 800cbbe:	42a3      	cmp	r3, r4
 800cbc0:	d1fb      	bne.n	800cbba <_malloc_r+0xde>
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	e7da      	b.n	800cb7c <_malloc_r+0xa0>
 800cbc6:	230c      	movs	r3, #12
 800cbc8:	0028      	movs	r0, r5
 800cbca:	602b      	str	r3, [r5, #0]
 800cbcc:	f000 f80e 	bl	800cbec <__malloc_unlock>
 800cbd0:	e7c6      	b.n	800cb60 <_malloc_r+0x84>
 800cbd2:	6007      	str	r7, [r0, #0]
 800cbd4:	e7da      	b.n	800cb8c <_malloc_r+0xb0>
 800cbd6:	46c0      	nop			@ (mov r8, r8)
 800cbd8:	20001ff8 	.word	0x20001ff8

0800cbdc <__malloc_lock>:
 800cbdc:	b510      	push	{r4, lr}
 800cbde:	4802      	ldr	r0, [pc, #8]	@ (800cbe8 <__malloc_lock+0xc>)
 800cbe0:	f7ff ff0d 	bl	800c9fe <__retarget_lock_acquire_recursive>
 800cbe4:	bd10      	pop	{r4, pc}
 800cbe6:	46c0      	nop			@ (mov r8, r8)
 800cbe8:	20001ff0 	.word	0x20001ff0

0800cbec <__malloc_unlock>:
 800cbec:	b510      	push	{r4, lr}
 800cbee:	4802      	ldr	r0, [pc, #8]	@ (800cbf8 <__malloc_unlock+0xc>)
 800cbf0:	f7ff ff06 	bl	800ca00 <__retarget_lock_release_recursive>
 800cbf4:	bd10      	pop	{r4, pc}
 800cbf6:	46c0      	nop			@ (mov r8, r8)
 800cbf8:	20001ff0 	.word	0x20001ff0

0800cbfc <__sfputc_r>:
 800cbfc:	6893      	ldr	r3, [r2, #8]
 800cbfe:	b510      	push	{r4, lr}
 800cc00:	3b01      	subs	r3, #1
 800cc02:	6093      	str	r3, [r2, #8]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	da04      	bge.n	800cc12 <__sfputc_r+0x16>
 800cc08:	6994      	ldr	r4, [r2, #24]
 800cc0a:	42a3      	cmp	r3, r4
 800cc0c:	db07      	blt.n	800cc1e <__sfputc_r+0x22>
 800cc0e:	290a      	cmp	r1, #10
 800cc10:	d005      	beq.n	800cc1e <__sfputc_r+0x22>
 800cc12:	6813      	ldr	r3, [r2, #0]
 800cc14:	1c58      	adds	r0, r3, #1
 800cc16:	6010      	str	r0, [r2, #0]
 800cc18:	7019      	strb	r1, [r3, #0]
 800cc1a:	0008      	movs	r0, r1
 800cc1c:	bd10      	pop	{r4, pc}
 800cc1e:	f000 fb96 	bl	800d34e <__swbuf_r>
 800cc22:	0001      	movs	r1, r0
 800cc24:	e7f9      	b.n	800cc1a <__sfputc_r+0x1e>

0800cc26 <__sfputs_r>:
 800cc26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc28:	0006      	movs	r6, r0
 800cc2a:	000f      	movs	r7, r1
 800cc2c:	0014      	movs	r4, r2
 800cc2e:	18d5      	adds	r5, r2, r3
 800cc30:	42ac      	cmp	r4, r5
 800cc32:	d101      	bne.n	800cc38 <__sfputs_r+0x12>
 800cc34:	2000      	movs	r0, #0
 800cc36:	e007      	b.n	800cc48 <__sfputs_r+0x22>
 800cc38:	7821      	ldrb	r1, [r4, #0]
 800cc3a:	003a      	movs	r2, r7
 800cc3c:	0030      	movs	r0, r6
 800cc3e:	f7ff ffdd 	bl	800cbfc <__sfputc_r>
 800cc42:	3401      	adds	r4, #1
 800cc44:	1c43      	adds	r3, r0, #1
 800cc46:	d1f3      	bne.n	800cc30 <__sfputs_r+0xa>
 800cc48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc4c <_vfiprintf_r>:
 800cc4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc4e:	b0a1      	sub	sp, #132	@ 0x84
 800cc50:	000f      	movs	r7, r1
 800cc52:	0015      	movs	r5, r2
 800cc54:	001e      	movs	r6, r3
 800cc56:	9003      	str	r0, [sp, #12]
 800cc58:	2800      	cmp	r0, #0
 800cc5a:	d004      	beq.n	800cc66 <_vfiprintf_r+0x1a>
 800cc5c:	6a03      	ldr	r3, [r0, #32]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d101      	bne.n	800cc66 <_vfiprintf_r+0x1a>
 800cc62:	f7ff fdb1 	bl	800c7c8 <__sinit>
 800cc66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc68:	07db      	lsls	r3, r3, #31
 800cc6a:	d405      	bmi.n	800cc78 <_vfiprintf_r+0x2c>
 800cc6c:	89bb      	ldrh	r3, [r7, #12]
 800cc6e:	059b      	lsls	r3, r3, #22
 800cc70:	d402      	bmi.n	800cc78 <_vfiprintf_r+0x2c>
 800cc72:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cc74:	f7ff fec3 	bl	800c9fe <__retarget_lock_acquire_recursive>
 800cc78:	89bb      	ldrh	r3, [r7, #12]
 800cc7a:	071b      	lsls	r3, r3, #28
 800cc7c:	d502      	bpl.n	800cc84 <_vfiprintf_r+0x38>
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d113      	bne.n	800ccac <_vfiprintf_r+0x60>
 800cc84:	0039      	movs	r1, r7
 800cc86:	9803      	ldr	r0, [sp, #12]
 800cc88:	f000 fba4 	bl	800d3d4 <__swsetup_r>
 800cc8c:	2800      	cmp	r0, #0
 800cc8e:	d00d      	beq.n	800ccac <_vfiprintf_r+0x60>
 800cc90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc92:	07db      	lsls	r3, r3, #31
 800cc94:	d503      	bpl.n	800cc9e <_vfiprintf_r+0x52>
 800cc96:	2001      	movs	r0, #1
 800cc98:	4240      	negs	r0, r0
 800cc9a:	b021      	add	sp, #132	@ 0x84
 800cc9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc9e:	89bb      	ldrh	r3, [r7, #12]
 800cca0:	059b      	lsls	r3, r3, #22
 800cca2:	d4f8      	bmi.n	800cc96 <_vfiprintf_r+0x4a>
 800cca4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cca6:	f7ff feab 	bl	800ca00 <__retarget_lock_release_recursive>
 800ccaa:	e7f4      	b.n	800cc96 <_vfiprintf_r+0x4a>
 800ccac:	2300      	movs	r3, #0
 800ccae:	ac08      	add	r4, sp, #32
 800ccb0:	6163      	str	r3, [r4, #20]
 800ccb2:	3320      	adds	r3, #32
 800ccb4:	7663      	strb	r3, [r4, #25]
 800ccb6:	3310      	adds	r3, #16
 800ccb8:	76a3      	strb	r3, [r4, #26]
 800ccba:	9607      	str	r6, [sp, #28]
 800ccbc:	002e      	movs	r6, r5
 800ccbe:	7833      	ldrb	r3, [r6, #0]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d001      	beq.n	800ccc8 <_vfiprintf_r+0x7c>
 800ccc4:	2b25      	cmp	r3, #37	@ 0x25
 800ccc6:	d148      	bne.n	800cd5a <_vfiprintf_r+0x10e>
 800ccc8:	1b73      	subs	r3, r6, r5
 800ccca:	9305      	str	r3, [sp, #20]
 800cccc:	42ae      	cmp	r6, r5
 800ccce:	d00b      	beq.n	800cce8 <_vfiprintf_r+0x9c>
 800ccd0:	002a      	movs	r2, r5
 800ccd2:	0039      	movs	r1, r7
 800ccd4:	9803      	ldr	r0, [sp, #12]
 800ccd6:	f7ff ffa6 	bl	800cc26 <__sfputs_r>
 800ccda:	3001      	adds	r0, #1
 800ccdc:	d100      	bne.n	800cce0 <_vfiprintf_r+0x94>
 800ccde:	e0ae      	b.n	800ce3e <_vfiprintf_r+0x1f2>
 800cce0:	6963      	ldr	r3, [r4, #20]
 800cce2:	9a05      	ldr	r2, [sp, #20]
 800cce4:	189b      	adds	r3, r3, r2
 800cce6:	6163      	str	r3, [r4, #20]
 800cce8:	7833      	ldrb	r3, [r6, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d100      	bne.n	800ccf0 <_vfiprintf_r+0xa4>
 800ccee:	e0a6      	b.n	800ce3e <_vfiprintf_r+0x1f2>
 800ccf0:	2201      	movs	r2, #1
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	4252      	negs	r2, r2
 800ccf6:	6062      	str	r2, [r4, #4]
 800ccf8:	a904      	add	r1, sp, #16
 800ccfa:	3254      	adds	r2, #84	@ 0x54
 800ccfc:	1852      	adds	r2, r2, r1
 800ccfe:	1c75      	adds	r5, r6, #1
 800cd00:	6023      	str	r3, [r4, #0]
 800cd02:	60e3      	str	r3, [r4, #12]
 800cd04:	60a3      	str	r3, [r4, #8]
 800cd06:	7013      	strb	r3, [r2, #0]
 800cd08:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cd0a:	4b59      	ldr	r3, [pc, #356]	@ (800ce70 <_vfiprintf_r+0x224>)
 800cd0c:	2205      	movs	r2, #5
 800cd0e:	0018      	movs	r0, r3
 800cd10:	7829      	ldrb	r1, [r5, #0]
 800cd12:	9305      	str	r3, [sp, #20]
 800cd14:	f000 fbce 	bl	800d4b4 <memchr>
 800cd18:	1c6e      	adds	r6, r5, #1
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d11f      	bne.n	800cd5e <_vfiprintf_r+0x112>
 800cd1e:	6822      	ldr	r2, [r4, #0]
 800cd20:	06d3      	lsls	r3, r2, #27
 800cd22:	d504      	bpl.n	800cd2e <_vfiprintf_r+0xe2>
 800cd24:	2353      	movs	r3, #83	@ 0x53
 800cd26:	a904      	add	r1, sp, #16
 800cd28:	185b      	adds	r3, r3, r1
 800cd2a:	2120      	movs	r1, #32
 800cd2c:	7019      	strb	r1, [r3, #0]
 800cd2e:	0713      	lsls	r3, r2, #28
 800cd30:	d504      	bpl.n	800cd3c <_vfiprintf_r+0xf0>
 800cd32:	2353      	movs	r3, #83	@ 0x53
 800cd34:	a904      	add	r1, sp, #16
 800cd36:	185b      	adds	r3, r3, r1
 800cd38:	212b      	movs	r1, #43	@ 0x2b
 800cd3a:	7019      	strb	r1, [r3, #0]
 800cd3c:	782b      	ldrb	r3, [r5, #0]
 800cd3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd40:	d016      	beq.n	800cd70 <_vfiprintf_r+0x124>
 800cd42:	002e      	movs	r6, r5
 800cd44:	2100      	movs	r1, #0
 800cd46:	200a      	movs	r0, #10
 800cd48:	68e3      	ldr	r3, [r4, #12]
 800cd4a:	7832      	ldrb	r2, [r6, #0]
 800cd4c:	1c75      	adds	r5, r6, #1
 800cd4e:	3a30      	subs	r2, #48	@ 0x30
 800cd50:	2a09      	cmp	r2, #9
 800cd52:	d950      	bls.n	800cdf6 <_vfiprintf_r+0x1aa>
 800cd54:	2900      	cmp	r1, #0
 800cd56:	d111      	bne.n	800cd7c <_vfiprintf_r+0x130>
 800cd58:	e017      	b.n	800cd8a <_vfiprintf_r+0x13e>
 800cd5a:	3601      	adds	r6, #1
 800cd5c:	e7af      	b.n	800ccbe <_vfiprintf_r+0x72>
 800cd5e:	9b05      	ldr	r3, [sp, #20]
 800cd60:	6822      	ldr	r2, [r4, #0]
 800cd62:	1ac0      	subs	r0, r0, r3
 800cd64:	2301      	movs	r3, #1
 800cd66:	4083      	lsls	r3, r0
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	0035      	movs	r5, r6
 800cd6c:	6023      	str	r3, [r4, #0]
 800cd6e:	e7cc      	b.n	800cd0a <_vfiprintf_r+0xbe>
 800cd70:	9b07      	ldr	r3, [sp, #28]
 800cd72:	1d19      	adds	r1, r3, #4
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	9107      	str	r1, [sp, #28]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	db01      	blt.n	800cd80 <_vfiprintf_r+0x134>
 800cd7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd7e:	e004      	b.n	800cd8a <_vfiprintf_r+0x13e>
 800cd80:	425b      	negs	r3, r3
 800cd82:	60e3      	str	r3, [r4, #12]
 800cd84:	2302      	movs	r3, #2
 800cd86:	4313      	orrs	r3, r2
 800cd88:	6023      	str	r3, [r4, #0]
 800cd8a:	7833      	ldrb	r3, [r6, #0]
 800cd8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd8e:	d10c      	bne.n	800cdaa <_vfiprintf_r+0x15e>
 800cd90:	7873      	ldrb	r3, [r6, #1]
 800cd92:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd94:	d134      	bne.n	800ce00 <_vfiprintf_r+0x1b4>
 800cd96:	9b07      	ldr	r3, [sp, #28]
 800cd98:	3602      	adds	r6, #2
 800cd9a:	1d1a      	adds	r2, r3, #4
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	9207      	str	r2, [sp, #28]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	da01      	bge.n	800cda8 <_vfiprintf_r+0x15c>
 800cda4:	2301      	movs	r3, #1
 800cda6:	425b      	negs	r3, r3
 800cda8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdaa:	4d32      	ldr	r5, [pc, #200]	@ (800ce74 <_vfiprintf_r+0x228>)
 800cdac:	2203      	movs	r2, #3
 800cdae:	0028      	movs	r0, r5
 800cdb0:	7831      	ldrb	r1, [r6, #0]
 800cdb2:	f000 fb7f 	bl	800d4b4 <memchr>
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	d006      	beq.n	800cdc8 <_vfiprintf_r+0x17c>
 800cdba:	2340      	movs	r3, #64	@ 0x40
 800cdbc:	1b40      	subs	r0, r0, r5
 800cdbe:	4083      	lsls	r3, r0
 800cdc0:	6822      	ldr	r2, [r4, #0]
 800cdc2:	3601      	adds	r6, #1
 800cdc4:	4313      	orrs	r3, r2
 800cdc6:	6023      	str	r3, [r4, #0]
 800cdc8:	7831      	ldrb	r1, [r6, #0]
 800cdca:	2206      	movs	r2, #6
 800cdcc:	482a      	ldr	r0, [pc, #168]	@ (800ce78 <_vfiprintf_r+0x22c>)
 800cdce:	1c75      	adds	r5, r6, #1
 800cdd0:	7621      	strb	r1, [r4, #24]
 800cdd2:	f000 fb6f 	bl	800d4b4 <memchr>
 800cdd6:	2800      	cmp	r0, #0
 800cdd8:	d040      	beq.n	800ce5c <_vfiprintf_r+0x210>
 800cdda:	4b28      	ldr	r3, [pc, #160]	@ (800ce7c <_vfiprintf_r+0x230>)
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d122      	bne.n	800ce26 <_vfiprintf_r+0x1da>
 800cde0:	2207      	movs	r2, #7
 800cde2:	9b07      	ldr	r3, [sp, #28]
 800cde4:	3307      	adds	r3, #7
 800cde6:	4393      	bics	r3, r2
 800cde8:	3308      	adds	r3, #8
 800cdea:	9307      	str	r3, [sp, #28]
 800cdec:	6963      	ldr	r3, [r4, #20]
 800cdee:	9a04      	ldr	r2, [sp, #16]
 800cdf0:	189b      	adds	r3, r3, r2
 800cdf2:	6163      	str	r3, [r4, #20]
 800cdf4:	e762      	b.n	800ccbc <_vfiprintf_r+0x70>
 800cdf6:	4343      	muls	r3, r0
 800cdf8:	002e      	movs	r6, r5
 800cdfa:	2101      	movs	r1, #1
 800cdfc:	189b      	adds	r3, r3, r2
 800cdfe:	e7a4      	b.n	800cd4a <_vfiprintf_r+0xfe>
 800ce00:	2300      	movs	r3, #0
 800ce02:	200a      	movs	r0, #10
 800ce04:	0019      	movs	r1, r3
 800ce06:	3601      	adds	r6, #1
 800ce08:	6063      	str	r3, [r4, #4]
 800ce0a:	7832      	ldrb	r2, [r6, #0]
 800ce0c:	1c75      	adds	r5, r6, #1
 800ce0e:	3a30      	subs	r2, #48	@ 0x30
 800ce10:	2a09      	cmp	r2, #9
 800ce12:	d903      	bls.n	800ce1c <_vfiprintf_r+0x1d0>
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d0c8      	beq.n	800cdaa <_vfiprintf_r+0x15e>
 800ce18:	9109      	str	r1, [sp, #36]	@ 0x24
 800ce1a:	e7c6      	b.n	800cdaa <_vfiprintf_r+0x15e>
 800ce1c:	4341      	muls	r1, r0
 800ce1e:	002e      	movs	r6, r5
 800ce20:	2301      	movs	r3, #1
 800ce22:	1889      	adds	r1, r1, r2
 800ce24:	e7f1      	b.n	800ce0a <_vfiprintf_r+0x1be>
 800ce26:	aa07      	add	r2, sp, #28
 800ce28:	9200      	str	r2, [sp, #0]
 800ce2a:	0021      	movs	r1, r4
 800ce2c:	003a      	movs	r2, r7
 800ce2e:	4b14      	ldr	r3, [pc, #80]	@ (800ce80 <_vfiprintf_r+0x234>)
 800ce30:	9803      	ldr	r0, [sp, #12]
 800ce32:	e000      	b.n	800ce36 <_vfiprintf_r+0x1ea>
 800ce34:	bf00      	nop
 800ce36:	9004      	str	r0, [sp, #16]
 800ce38:	9b04      	ldr	r3, [sp, #16]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	d1d6      	bne.n	800cdec <_vfiprintf_r+0x1a0>
 800ce3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ce40:	07db      	lsls	r3, r3, #31
 800ce42:	d405      	bmi.n	800ce50 <_vfiprintf_r+0x204>
 800ce44:	89bb      	ldrh	r3, [r7, #12]
 800ce46:	059b      	lsls	r3, r3, #22
 800ce48:	d402      	bmi.n	800ce50 <_vfiprintf_r+0x204>
 800ce4a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ce4c:	f7ff fdd8 	bl	800ca00 <__retarget_lock_release_recursive>
 800ce50:	89bb      	ldrh	r3, [r7, #12]
 800ce52:	065b      	lsls	r3, r3, #25
 800ce54:	d500      	bpl.n	800ce58 <_vfiprintf_r+0x20c>
 800ce56:	e71e      	b.n	800cc96 <_vfiprintf_r+0x4a>
 800ce58:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ce5a:	e71e      	b.n	800cc9a <_vfiprintf_r+0x4e>
 800ce5c:	aa07      	add	r2, sp, #28
 800ce5e:	9200      	str	r2, [sp, #0]
 800ce60:	0021      	movs	r1, r4
 800ce62:	003a      	movs	r2, r7
 800ce64:	4b06      	ldr	r3, [pc, #24]	@ (800ce80 <_vfiprintf_r+0x234>)
 800ce66:	9803      	ldr	r0, [sp, #12]
 800ce68:	f000 f87c 	bl	800cf64 <_printf_i>
 800ce6c:	e7e3      	b.n	800ce36 <_vfiprintf_r+0x1ea>
 800ce6e:	46c0      	nop			@ (mov r8, r8)
 800ce70:	0800d870 	.word	0x0800d870
 800ce74:	0800d876 	.word	0x0800d876
 800ce78:	0800d87a 	.word	0x0800d87a
 800ce7c:	00000000 	.word	0x00000000
 800ce80:	0800cc27 	.word	0x0800cc27

0800ce84 <_printf_common>:
 800ce84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce86:	0016      	movs	r6, r2
 800ce88:	9301      	str	r3, [sp, #4]
 800ce8a:	688a      	ldr	r2, [r1, #8]
 800ce8c:	690b      	ldr	r3, [r1, #16]
 800ce8e:	000c      	movs	r4, r1
 800ce90:	9000      	str	r0, [sp, #0]
 800ce92:	4293      	cmp	r3, r2
 800ce94:	da00      	bge.n	800ce98 <_printf_common+0x14>
 800ce96:	0013      	movs	r3, r2
 800ce98:	0022      	movs	r2, r4
 800ce9a:	6033      	str	r3, [r6, #0]
 800ce9c:	3243      	adds	r2, #67	@ 0x43
 800ce9e:	7812      	ldrb	r2, [r2, #0]
 800cea0:	2a00      	cmp	r2, #0
 800cea2:	d001      	beq.n	800cea8 <_printf_common+0x24>
 800cea4:	3301      	adds	r3, #1
 800cea6:	6033      	str	r3, [r6, #0]
 800cea8:	6823      	ldr	r3, [r4, #0]
 800ceaa:	069b      	lsls	r3, r3, #26
 800ceac:	d502      	bpl.n	800ceb4 <_printf_common+0x30>
 800ceae:	6833      	ldr	r3, [r6, #0]
 800ceb0:	3302      	adds	r3, #2
 800ceb2:	6033      	str	r3, [r6, #0]
 800ceb4:	6822      	ldr	r2, [r4, #0]
 800ceb6:	2306      	movs	r3, #6
 800ceb8:	0015      	movs	r5, r2
 800ceba:	401d      	ands	r5, r3
 800cebc:	421a      	tst	r2, r3
 800cebe:	d027      	beq.n	800cf10 <_printf_common+0x8c>
 800cec0:	0023      	movs	r3, r4
 800cec2:	3343      	adds	r3, #67	@ 0x43
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	1e5a      	subs	r2, r3, #1
 800cec8:	4193      	sbcs	r3, r2
 800ceca:	6822      	ldr	r2, [r4, #0]
 800cecc:	0692      	lsls	r2, r2, #26
 800cece:	d430      	bmi.n	800cf32 <_printf_common+0xae>
 800ced0:	0022      	movs	r2, r4
 800ced2:	9901      	ldr	r1, [sp, #4]
 800ced4:	9800      	ldr	r0, [sp, #0]
 800ced6:	9d08      	ldr	r5, [sp, #32]
 800ced8:	3243      	adds	r2, #67	@ 0x43
 800ceda:	47a8      	blx	r5
 800cedc:	3001      	adds	r0, #1
 800cede:	d025      	beq.n	800cf2c <_printf_common+0xa8>
 800cee0:	2206      	movs	r2, #6
 800cee2:	6823      	ldr	r3, [r4, #0]
 800cee4:	2500      	movs	r5, #0
 800cee6:	4013      	ands	r3, r2
 800cee8:	2b04      	cmp	r3, #4
 800ceea:	d105      	bne.n	800cef8 <_printf_common+0x74>
 800ceec:	6833      	ldr	r3, [r6, #0]
 800ceee:	68e5      	ldr	r5, [r4, #12]
 800cef0:	1aed      	subs	r5, r5, r3
 800cef2:	43eb      	mvns	r3, r5
 800cef4:	17db      	asrs	r3, r3, #31
 800cef6:	401d      	ands	r5, r3
 800cef8:	68a3      	ldr	r3, [r4, #8]
 800cefa:	6922      	ldr	r2, [r4, #16]
 800cefc:	4293      	cmp	r3, r2
 800cefe:	dd01      	ble.n	800cf04 <_printf_common+0x80>
 800cf00:	1a9b      	subs	r3, r3, r2
 800cf02:	18ed      	adds	r5, r5, r3
 800cf04:	2600      	movs	r6, #0
 800cf06:	42b5      	cmp	r5, r6
 800cf08:	d120      	bne.n	800cf4c <_printf_common+0xc8>
 800cf0a:	2000      	movs	r0, #0
 800cf0c:	e010      	b.n	800cf30 <_printf_common+0xac>
 800cf0e:	3501      	adds	r5, #1
 800cf10:	68e3      	ldr	r3, [r4, #12]
 800cf12:	6832      	ldr	r2, [r6, #0]
 800cf14:	1a9b      	subs	r3, r3, r2
 800cf16:	42ab      	cmp	r3, r5
 800cf18:	ddd2      	ble.n	800cec0 <_printf_common+0x3c>
 800cf1a:	0022      	movs	r2, r4
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	9901      	ldr	r1, [sp, #4]
 800cf20:	9800      	ldr	r0, [sp, #0]
 800cf22:	9f08      	ldr	r7, [sp, #32]
 800cf24:	3219      	adds	r2, #25
 800cf26:	47b8      	blx	r7
 800cf28:	3001      	adds	r0, #1
 800cf2a:	d1f0      	bne.n	800cf0e <_printf_common+0x8a>
 800cf2c:	2001      	movs	r0, #1
 800cf2e:	4240      	negs	r0, r0
 800cf30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf32:	2030      	movs	r0, #48	@ 0x30
 800cf34:	18e1      	adds	r1, r4, r3
 800cf36:	3143      	adds	r1, #67	@ 0x43
 800cf38:	7008      	strb	r0, [r1, #0]
 800cf3a:	0021      	movs	r1, r4
 800cf3c:	1c5a      	adds	r2, r3, #1
 800cf3e:	3145      	adds	r1, #69	@ 0x45
 800cf40:	7809      	ldrb	r1, [r1, #0]
 800cf42:	18a2      	adds	r2, r4, r2
 800cf44:	3243      	adds	r2, #67	@ 0x43
 800cf46:	3302      	adds	r3, #2
 800cf48:	7011      	strb	r1, [r2, #0]
 800cf4a:	e7c1      	b.n	800ced0 <_printf_common+0x4c>
 800cf4c:	0022      	movs	r2, r4
 800cf4e:	2301      	movs	r3, #1
 800cf50:	9901      	ldr	r1, [sp, #4]
 800cf52:	9800      	ldr	r0, [sp, #0]
 800cf54:	9f08      	ldr	r7, [sp, #32]
 800cf56:	321a      	adds	r2, #26
 800cf58:	47b8      	blx	r7
 800cf5a:	3001      	adds	r0, #1
 800cf5c:	d0e6      	beq.n	800cf2c <_printf_common+0xa8>
 800cf5e:	3601      	adds	r6, #1
 800cf60:	e7d1      	b.n	800cf06 <_printf_common+0x82>
	...

0800cf64 <_printf_i>:
 800cf64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf66:	b08b      	sub	sp, #44	@ 0x2c
 800cf68:	9206      	str	r2, [sp, #24]
 800cf6a:	000a      	movs	r2, r1
 800cf6c:	3243      	adds	r2, #67	@ 0x43
 800cf6e:	9307      	str	r3, [sp, #28]
 800cf70:	9005      	str	r0, [sp, #20]
 800cf72:	9203      	str	r2, [sp, #12]
 800cf74:	7e0a      	ldrb	r2, [r1, #24]
 800cf76:	000c      	movs	r4, r1
 800cf78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf7a:	2a78      	cmp	r2, #120	@ 0x78
 800cf7c:	d809      	bhi.n	800cf92 <_printf_i+0x2e>
 800cf7e:	2a62      	cmp	r2, #98	@ 0x62
 800cf80:	d80b      	bhi.n	800cf9a <_printf_i+0x36>
 800cf82:	2a00      	cmp	r2, #0
 800cf84:	d100      	bne.n	800cf88 <_printf_i+0x24>
 800cf86:	e0bc      	b.n	800d102 <_printf_i+0x19e>
 800cf88:	497b      	ldr	r1, [pc, #492]	@ (800d178 <_printf_i+0x214>)
 800cf8a:	9104      	str	r1, [sp, #16]
 800cf8c:	2a58      	cmp	r2, #88	@ 0x58
 800cf8e:	d100      	bne.n	800cf92 <_printf_i+0x2e>
 800cf90:	e090      	b.n	800d0b4 <_printf_i+0x150>
 800cf92:	0025      	movs	r5, r4
 800cf94:	3542      	adds	r5, #66	@ 0x42
 800cf96:	702a      	strb	r2, [r5, #0]
 800cf98:	e022      	b.n	800cfe0 <_printf_i+0x7c>
 800cf9a:	0010      	movs	r0, r2
 800cf9c:	3863      	subs	r0, #99	@ 0x63
 800cf9e:	2815      	cmp	r0, #21
 800cfa0:	d8f7      	bhi.n	800cf92 <_printf_i+0x2e>
 800cfa2:	f7f3 f8af 	bl	8000104 <__gnu_thumb1_case_shi>
 800cfa6:	0016      	.short	0x0016
 800cfa8:	fff6001f 	.word	0xfff6001f
 800cfac:	fff6fff6 	.word	0xfff6fff6
 800cfb0:	001ffff6 	.word	0x001ffff6
 800cfb4:	fff6fff6 	.word	0xfff6fff6
 800cfb8:	fff6fff6 	.word	0xfff6fff6
 800cfbc:	003600a1 	.word	0x003600a1
 800cfc0:	fff60080 	.word	0xfff60080
 800cfc4:	00b2fff6 	.word	0x00b2fff6
 800cfc8:	0036fff6 	.word	0x0036fff6
 800cfcc:	fff6fff6 	.word	0xfff6fff6
 800cfd0:	0084      	.short	0x0084
 800cfd2:	0025      	movs	r5, r4
 800cfd4:	681a      	ldr	r2, [r3, #0]
 800cfd6:	3542      	adds	r5, #66	@ 0x42
 800cfd8:	1d11      	adds	r1, r2, #4
 800cfda:	6019      	str	r1, [r3, #0]
 800cfdc:	6813      	ldr	r3, [r2, #0]
 800cfde:	702b      	strb	r3, [r5, #0]
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	e0a0      	b.n	800d126 <_printf_i+0x1c2>
 800cfe4:	6818      	ldr	r0, [r3, #0]
 800cfe6:	6809      	ldr	r1, [r1, #0]
 800cfe8:	1d02      	adds	r2, r0, #4
 800cfea:	060d      	lsls	r5, r1, #24
 800cfec:	d50b      	bpl.n	800d006 <_printf_i+0xa2>
 800cfee:	6806      	ldr	r6, [r0, #0]
 800cff0:	601a      	str	r2, [r3, #0]
 800cff2:	2e00      	cmp	r6, #0
 800cff4:	da03      	bge.n	800cffe <_printf_i+0x9a>
 800cff6:	232d      	movs	r3, #45	@ 0x2d
 800cff8:	9a03      	ldr	r2, [sp, #12]
 800cffa:	4276      	negs	r6, r6
 800cffc:	7013      	strb	r3, [r2, #0]
 800cffe:	4b5e      	ldr	r3, [pc, #376]	@ (800d178 <_printf_i+0x214>)
 800d000:	270a      	movs	r7, #10
 800d002:	9304      	str	r3, [sp, #16]
 800d004:	e018      	b.n	800d038 <_printf_i+0xd4>
 800d006:	6806      	ldr	r6, [r0, #0]
 800d008:	601a      	str	r2, [r3, #0]
 800d00a:	0649      	lsls	r1, r1, #25
 800d00c:	d5f1      	bpl.n	800cff2 <_printf_i+0x8e>
 800d00e:	b236      	sxth	r6, r6
 800d010:	e7ef      	b.n	800cff2 <_printf_i+0x8e>
 800d012:	6808      	ldr	r0, [r1, #0]
 800d014:	6819      	ldr	r1, [r3, #0]
 800d016:	c940      	ldmia	r1!, {r6}
 800d018:	0605      	lsls	r5, r0, #24
 800d01a:	d402      	bmi.n	800d022 <_printf_i+0xbe>
 800d01c:	0640      	lsls	r0, r0, #25
 800d01e:	d500      	bpl.n	800d022 <_printf_i+0xbe>
 800d020:	b2b6      	uxth	r6, r6
 800d022:	6019      	str	r1, [r3, #0]
 800d024:	4b54      	ldr	r3, [pc, #336]	@ (800d178 <_printf_i+0x214>)
 800d026:	270a      	movs	r7, #10
 800d028:	9304      	str	r3, [sp, #16]
 800d02a:	2a6f      	cmp	r2, #111	@ 0x6f
 800d02c:	d100      	bne.n	800d030 <_printf_i+0xcc>
 800d02e:	3f02      	subs	r7, #2
 800d030:	0023      	movs	r3, r4
 800d032:	2200      	movs	r2, #0
 800d034:	3343      	adds	r3, #67	@ 0x43
 800d036:	701a      	strb	r2, [r3, #0]
 800d038:	6863      	ldr	r3, [r4, #4]
 800d03a:	60a3      	str	r3, [r4, #8]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	db03      	blt.n	800d048 <_printf_i+0xe4>
 800d040:	2104      	movs	r1, #4
 800d042:	6822      	ldr	r2, [r4, #0]
 800d044:	438a      	bics	r2, r1
 800d046:	6022      	str	r2, [r4, #0]
 800d048:	2e00      	cmp	r6, #0
 800d04a:	d102      	bne.n	800d052 <_printf_i+0xee>
 800d04c:	9d03      	ldr	r5, [sp, #12]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d00c      	beq.n	800d06c <_printf_i+0x108>
 800d052:	9d03      	ldr	r5, [sp, #12]
 800d054:	0030      	movs	r0, r6
 800d056:	0039      	movs	r1, r7
 800d058:	f7f3 f8e4 	bl	8000224 <__aeabi_uidivmod>
 800d05c:	9b04      	ldr	r3, [sp, #16]
 800d05e:	3d01      	subs	r5, #1
 800d060:	5c5b      	ldrb	r3, [r3, r1]
 800d062:	702b      	strb	r3, [r5, #0]
 800d064:	0033      	movs	r3, r6
 800d066:	0006      	movs	r6, r0
 800d068:	429f      	cmp	r7, r3
 800d06a:	d9f3      	bls.n	800d054 <_printf_i+0xf0>
 800d06c:	2f08      	cmp	r7, #8
 800d06e:	d109      	bne.n	800d084 <_printf_i+0x120>
 800d070:	6823      	ldr	r3, [r4, #0]
 800d072:	07db      	lsls	r3, r3, #31
 800d074:	d506      	bpl.n	800d084 <_printf_i+0x120>
 800d076:	6862      	ldr	r2, [r4, #4]
 800d078:	6923      	ldr	r3, [r4, #16]
 800d07a:	429a      	cmp	r2, r3
 800d07c:	dc02      	bgt.n	800d084 <_printf_i+0x120>
 800d07e:	2330      	movs	r3, #48	@ 0x30
 800d080:	3d01      	subs	r5, #1
 800d082:	702b      	strb	r3, [r5, #0]
 800d084:	9b03      	ldr	r3, [sp, #12]
 800d086:	1b5b      	subs	r3, r3, r5
 800d088:	6123      	str	r3, [r4, #16]
 800d08a:	9b07      	ldr	r3, [sp, #28]
 800d08c:	0021      	movs	r1, r4
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	9805      	ldr	r0, [sp, #20]
 800d092:	9b06      	ldr	r3, [sp, #24]
 800d094:	aa09      	add	r2, sp, #36	@ 0x24
 800d096:	f7ff fef5 	bl	800ce84 <_printf_common>
 800d09a:	3001      	adds	r0, #1
 800d09c:	d148      	bne.n	800d130 <_printf_i+0x1cc>
 800d09e:	2001      	movs	r0, #1
 800d0a0:	4240      	negs	r0, r0
 800d0a2:	b00b      	add	sp, #44	@ 0x2c
 800d0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0a6:	2220      	movs	r2, #32
 800d0a8:	6809      	ldr	r1, [r1, #0]
 800d0aa:	430a      	orrs	r2, r1
 800d0ac:	6022      	str	r2, [r4, #0]
 800d0ae:	2278      	movs	r2, #120	@ 0x78
 800d0b0:	4932      	ldr	r1, [pc, #200]	@ (800d17c <_printf_i+0x218>)
 800d0b2:	9104      	str	r1, [sp, #16]
 800d0b4:	0021      	movs	r1, r4
 800d0b6:	3145      	adds	r1, #69	@ 0x45
 800d0b8:	700a      	strb	r2, [r1, #0]
 800d0ba:	6819      	ldr	r1, [r3, #0]
 800d0bc:	6822      	ldr	r2, [r4, #0]
 800d0be:	c940      	ldmia	r1!, {r6}
 800d0c0:	0610      	lsls	r0, r2, #24
 800d0c2:	d402      	bmi.n	800d0ca <_printf_i+0x166>
 800d0c4:	0650      	lsls	r0, r2, #25
 800d0c6:	d500      	bpl.n	800d0ca <_printf_i+0x166>
 800d0c8:	b2b6      	uxth	r6, r6
 800d0ca:	6019      	str	r1, [r3, #0]
 800d0cc:	07d3      	lsls	r3, r2, #31
 800d0ce:	d502      	bpl.n	800d0d6 <_printf_i+0x172>
 800d0d0:	2320      	movs	r3, #32
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	6023      	str	r3, [r4, #0]
 800d0d6:	2e00      	cmp	r6, #0
 800d0d8:	d001      	beq.n	800d0de <_printf_i+0x17a>
 800d0da:	2710      	movs	r7, #16
 800d0dc:	e7a8      	b.n	800d030 <_printf_i+0xcc>
 800d0de:	2220      	movs	r2, #32
 800d0e0:	6823      	ldr	r3, [r4, #0]
 800d0e2:	4393      	bics	r3, r2
 800d0e4:	6023      	str	r3, [r4, #0]
 800d0e6:	e7f8      	b.n	800d0da <_printf_i+0x176>
 800d0e8:	681a      	ldr	r2, [r3, #0]
 800d0ea:	680d      	ldr	r5, [r1, #0]
 800d0ec:	1d10      	adds	r0, r2, #4
 800d0ee:	6949      	ldr	r1, [r1, #20]
 800d0f0:	6018      	str	r0, [r3, #0]
 800d0f2:	6813      	ldr	r3, [r2, #0]
 800d0f4:	062e      	lsls	r6, r5, #24
 800d0f6:	d501      	bpl.n	800d0fc <_printf_i+0x198>
 800d0f8:	6019      	str	r1, [r3, #0]
 800d0fa:	e002      	b.n	800d102 <_printf_i+0x19e>
 800d0fc:	066d      	lsls	r5, r5, #25
 800d0fe:	d5fb      	bpl.n	800d0f8 <_printf_i+0x194>
 800d100:	8019      	strh	r1, [r3, #0]
 800d102:	2300      	movs	r3, #0
 800d104:	9d03      	ldr	r5, [sp, #12]
 800d106:	6123      	str	r3, [r4, #16]
 800d108:	e7bf      	b.n	800d08a <_printf_i+0x126>
 800d10a:	681a      	ldr	r2, [r3, #0]
 800d10c:	1d11      	adds	r1, r2, #4
 800d10e:	6019      	str	r1, [r3, #0]
 800d110:	6815      	ldr	r5, [r2, #0]
 800d112:	2100      	movs	r1, #0
 800d114:	0028      	movs	r0, r5
 800d116:	6862      	ldr	r2, [r4, #4]
 800d118:	f000 f9cc 	bl	800d4b4 <memchr>
 800d11c:	2800      	cmp	r0, #0
 800d11e:	d001      	beq.n	800d124 <_printf_i+0x1c0>
 800d120:	1b40      	subs	r0, r0, r5
 800d122:	6060      	str	r0, [r4, #4]
 800d124:	6863      	ldr	r3, [r4, #4]
 800d126:	6123      	str	r3, [r4, #16]
 800d128:	2300      	movs	r3, #0
 800d12a:	9a03      	ldr	r2, [sp, #12]
 800d12c:	7013      	strb	r3, [r2, #0]
 800d12e:	e7ac      	b.n	800d08a <_printf_i+0x126>
 800d130:	002a      	movs	r2, r5
 800d132:	6923      	ldr	r3, [r4, #16]
 800d134:	9906      	ldr	r1, [sp, #24]
 800d136:	9805      	ldr	r0, [sp, #20]
 800d138:	9d07      	ldr	r5, [sp, #28]
 800d13a:	47a8      	blx	r5
 800d13c:	3001      	adds	r0, #1
 800d13e:	d0ae      	beq.n	800d09e <_printf_i+0x13a>
 800d140:	6823      	ldr	r3, [r4, #0]
 800d142:	079b      	lsls	r3, r3, #30
 800d144:	d415      	bmi.n	800d172 <_printf_i+0x20e>
 800d146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d148:	68e0      	ldr	r0, [r4, #12]
 800d14a:	4298      	cmp	r0, r3
 800d14c:	daa9      	bge.n	800d0a2 <_printf_i+0x13e>
 800d14e:	0018      	movs	r0, r3
 800d150:	e7a7      	b.n	800d0a2 <_printf_i+0x13e>
 800d152:	0022      	movs	r2, r4
 800d154:	2301      	movs	r3, #1
 800d156:	9906      	ldr	r1, [sp, #24]
 800d158:	9805      	ldr	r0, [sp, #20]
 800d15a:	9e07      	ldr	r6, [sp, #28]
 800d15c:	3219      	adds	r2, #25
 800d15e:	47b0      	blx	r6
 800d160:	3001      	adds	r0, #1
 800d162:	d09c      	beq.n	800d09e <_printf_i+0x13a>
 800d164:	3501      	adds	r5, #1
 800d166:	68e3      	ldr	r3, [r4, #12]
 800d168:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d16a:	1a9b      	subs	r3, r3, r2
 800d16c:	42ab      	cmp	r3, r5
 800d16e:	dcf0      	bgt.n	800d152 <_printf_i+0x1ee>
 800d170:	e7e9      	b.n	800d146 <_printf_i+0x1e2>
 800d172:	2500      	movs	r5, #0
 800d174:	e7f7      	b.n	800d166 <_printf_i+0x202>
 800d176:	46c0      	nop			@ (mov r8, r8)
 800d178:	0800d881 	.word	0x0800d881
 800d17c:	0800d892 	.word	0x0800d892

0800d180 <__sflush_r>:
 800d180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d182:	220c      	movs	r2, #12
 800d184:	5e8b      	ldrsh	r3, [r1, r2]
 800d186:	0005      	movs	r5, r0
 800d188:	000c      	movs	r4, r1
 800d18a:	071a      	lsls	r2, r3, #28
 800d18c:	d456      	bmi.n	800d23c <__sflush_r+0xbc>
 800d18e:	684a      	ldr	r2, [r1, #4]
 800d190:	2a00      	cmp	r2, #0
 800d192:	dc02      	bgt.n	800d19a <__sflush_r+0x1a>
 800d194:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d196:	2a00      	cmp	r2, #0
 800d198:	dd4e      	ble.n	800d238 <__sflush_r+0xb8>
 800d19a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d19c:	2f00      	cmp	r7, #0
 800d19e:	d04b      	beq.n	800d238 <__sflush_r+0xb8>
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	2080      	movs	r0, #128	@ 0x80
 800d1a4:	682e      	ldr	r6, [r5, #0]
 800d1a6:	602a      	str	r2, [r5, #0]
 800d1a8:	001a      	movs	r2, r3
 800d1aa:	0140      	lsls	r0, r0, #5
 800d1ac:	6a21      	ldr	r1, [r4, #32]
 800d1ae:	4002      	ands	r2, r0
 800d1b0:	4203      	tst	r3, r0
 800d1b2:	d033      	beq.n	800d21c <__sflush_r+0x9c>
 800d1b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d1b6:	89a3      	ldrh	r3, [r4, #12]
 800d1b8:	075b      	lsls	r3, r3, #29
 800d1ba:	d506      	bpl.n	800d1ca <__sflush_r+0x4a>
 800d1bc:	6863      	ldr	r3, [r4, #4]
 800d1be:	1ad2      	subs	r2, r2, r3
 800d1c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d001      	beq.n	800d1ca <__sflush_r+0x4a>
 800d1c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d1c8:	1ad2      	subs	r2, r2, r3
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	0028      	movs	r0, r5
 800d1ce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d1d0:	6a21      	ldr	r1, [r4, #32]
 800d1d2:	47b8      	blx	r7
 800d1d4:	89a2      	ldrh	r2, [r4, #12]
 800d1d6:	1c43      	adds	r3, r0, #1
 800d1d8:	d106      	bne.n	800d1e8 <__sflush_r+0x68>
 800d1da:	6829      	ldr	r1, [r5, #0]
 800d1dc:	291d      	cmp	r1, #29
 800d1de:	d846      	bhi.n	800d26e <__sflush_r+0xee>
 800d1e0:	4b29      	ldr	r3, [pc, #164]	@ (800d288 <__sflush_r+0x108>)
 800d1e2:	410b      	asrs	r3, r1
 800d1e4:	07db      	lsls	r3, r3, #31
 800d1e6:	d442      	bmi.n	800d26e <__sflush_r+0xee>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	6063      	str	r3, [r4, #4]
 800d1ec:	6923      	ldr	r3, [r4, #16]
 800d1ee:	6023      	str	r3, [r4, #0]
 800d1f0:	04d2      	lsls	r2, r2, #19
 800d1f2:	d505      	bpl.n	800d200 <__sflush_r+0x80>
 800d1f4:	1c43      	adds	r3, r0, #1
 800d1f6:	d102      	bne.n	800d1fe <__sflush_r+0x7e>
 800d1f8:	682b      	ldr	r3, [r5, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d100      	bne.n	800d200 <__sflush_r+0x80>
 800d1fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800d200:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d202:	602e      	str	r6, [r5, #0]
 800d204:	2900      	cmp	r1, #0
 800d206:	d017      	beq.n	800d238 <__sflush_r+0xb8>
 800d208:	0023      	movs	r3, r4
 800d20a:	3344      	adds	r3, #68	@ 0x44
 800d20c:	4299      	cmp	r1, r3
 800d20e:	d002      	beq.n	800d216 <__sflush_r+0x96>
 800d210:	0028      	movs	r0, r5
 800d212:	f7ff fbf7 	bl	800ca04 <_free_r>
 800d216:	2300      	movs	r3, #0
 800d218:	6363      	str	r3, [r4, #52]	@ 0x34
 800d21a:	e00d      	b.n	800d238 <__sflush_r+0xb8>
 800d21c:	2301      	movs	r3, #1
 800d21e:	0028      	movs	r0, r5
 800d220:	47b8      	blx	r7
 800d222:	0002      	movs	r2, r0
 800d224:	1c43      	adds	r3, r0, #1
 800d226:	d1c6      	bne.n	800d1b6 <__sflush_r+0x36>
 800d228:	682b      	ldr	r3, [r5, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d0c3      	beq.n	800d1b6 <__sflush_r+0x36>
 800d22e:	2b1d      	cmp	r3, #29
 800d230:	d001      	beq.n	800d236 <__sflush_r+0xb6>
 800d232:	2b16      	cmp	r3, #22
 800d234:	d11a      	bne.n	800d26c <__sflush_r+0xec>
 800d236:	602e      	str	r6, [r5, #0]
 800d238:	2000      	movs	r0, #0
 800d23a:	e01e      	b.n	800d27a <__sflush_r+0xfa>
 800d23c:	690e      	ldr	r6, [r1, #16]
 800d23e:	2e00      	cmp	r6, #0
 800d240:	d0fa      	beq.n	800d238 <__sflush_r+0xb8>
 800d242:	680f      	ldr	r7, [r1, #0]
 800d244:	600e      	str	r6, [r1, #0]
 800d246:	1bba      	subs	r2, r7, r6
 800d248:	9201      	str	r2, [sp, #4]
 800d24a:	2200      	movs	r2, #0
 800d24c:	079b      	lsls	r3, r3, #30
 800d24e:	d100      	bne.n	800d252 <__sflush_r+0xd2>
 800d250:	694a      	ldr	r2, [r1, #20]
 800d252:	60a2      	str	r2, [r4, #8]
 800d254:	9b01      	ldr	r3, [sp, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	ddee      	ble.n	800d238 <__sflush_r+0xb8>
 800d25a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d25c:	0032      	movs	r2, r6
 800d25e:	001f      	movs	r7, r3
 800d260:	0028      	movs	r0, r5
 800d262:	9b01      	ldr	r3, [sp, #4]
 800d264:	6a21      	ldr	r1, [r4, #32]
 800d266:	47b8      	blx	r7
 800d268:	2800      	cmp	r0, #0
 800d26a:	dc07      	bgt.n	800d27c <__sflush_r+0xfc>
 800d26c:	89a2      	ldrh	r2, [r4, #12]
 800d26e:	2340      	movs	r3, #64	@ 0x40
 800d270:	2001      	movs	r0, #1
 800d272:	4313      	orrs	r3, r2
 800d274:	b21b      	sxth	r3, r3
 800d276:	81a3      	strh	r3, [r4, #12]
 800d278:	4240      	negs	r0, r0
 800d27a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d27c:	9b01      	ldr	r3, [sp, #4]
 800d27e:	1836      	adds	r6, r6, r0
 800d280:	1a1b      	subs	r3, r3, r0
 800d282:	9301      	str	r3, [sp, #4]
 800d284:	e7e6      	b.n	800d254 <__sflush_r+0xd4>
 800d286:	46c0      	nop			@ (mov r8, r8)
 800d288:	dfbffffe 	.word	0xdfbffffe

0800d28c <_fflush_r>:
 800d28c:	690b      	ldr	r3, [r1, #16]
 800d28e:	b570      	push	{r4, r5, r6, lr}
 800d290:	0005      	movs	r5, r0
 800d292:	000c      	movs	r4, r1
 800d294:	2b00      	cmp	r3, #0
 800d296:	d102      	bne.n	800d29e <_fflush_r+0x12>
 800d298:	2500      	movs	r5, #0
 800d29a:	0028      	movs	r0, r5
 800d29c:	bd70      	pop	{r4, r5, r6, pc}
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d004      	beq.n	800d2ac <_fflush_r+0x20>
 800d2a2:	6a03      	ldr	r3, [r0, #32]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d101      	bne.n	800d2ac <_fflush_r+0x20>
 800d2a8:	f7ff fa8e 	bl	800c7c8 <__sinit>
 800d2ac:	220c      	movs	r2, #12
 800d2ae:	5ea3      	ldrsh	r3, [r4, r2]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d0f1      	beq.n	800d298 <_fflush_r+0xc>
 800d2b4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d2b6:	07d2      	lsls	r2, r2, #31
 800d2b8:	d404      	bmi.n	800d2c4 <_fflush_r+0x38>
 800d2ba:	059b      	lsls	r3, r3, #22
 800d2bc:	d402      	bmi.n	800d2c4 <_fflush_r+0x38>
 800d2be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2c0:	f7ff fb9d 	bl	800c9fe <__retarget_lock_acquire_recursive>
 800d2c4:	0028      	movs	r0, r5
 800d2c6:	0021      	movs	r1, r4
 800d2c8:	f7ff ff5a 	bl	800d180 <__sflush_r>
 800d2cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2ce:	0005      	movs	r5, r0
 800d2d0:	07db      	lsls	r3, r3, #31
 800d2d2:	d4e2      	bmi.n	800d29a <_fflush_r+0xe>
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	059b      	lsls	r3, r3, #22
 800d2d8:	d4df      	bmi.n	800d29a <_fflush_r+0xe>
 800d2da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2dc:	f7ff fb90 	bl	800ca00 <__retarget_lock_release_recursive>
 800d2e0:	e7db      	b.n	800d29a <_fflush_r+0xe>

0800d2e2 <_putc_r>:
 800d2e2:	b570      	push	{r4, r5, r6, lr}
 800d2e4:	0006      	movs	r6, r0
 800d2e6:	000d      	movs	r5, r1
 800d2e8:	0014      	movs	r4, r2
 800d2ea:	2800      	cmp	r0, #0
 800d2ec:	d004      	beq.n	800d2f8 <_putc_r+0x16>
 800d2ee:	6a03      	ldr	r3, [r0, #32]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d101      	bne.n	800d2f8 <_putc_r+0x16>
 800d2f4:	f7ff fa68 	bl	800c7c8 <__sinit>
 800d2f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2fa:	07db      	lsls	r3, r3, #31
 800d2fc:	d405      	bmi.n	800d30a <_putc_r+0x28>
 800d2fe:	89a3      	ldrh	r3, [r4, #12]
 800d300:	059b      	lsls	r3, r3, #22
 800d302:	d402      	bmi.n	800d30a <_putc_r+0x28>
 800d304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d306:	f7ff fb7a 	bl	800c9fe <__retarget_lock_acquire_recursive>
 800d30a:	68a3      	ldr	r3, [r4, #8]
 800d30c:	3b01      	subs	r3, #1
 800d30e:	60a3      	str	r3, [r4, #8]
 800d310:	2b00      	cmp	r3, #0
 800d312:	da05      	bge.n	800d320 <_putc_r+0x3e>
 800d314:	69a2      	ldr	r2, [r4, #24]
 800d316:	4293      	cmp	r3, r2
 800d318:	db12      	blt.n	800d340 <_putc_r+0x5e>
 800d31a:	b2eb      	uxtb	r3, r5
 800d31c:	2b0a      	cmp	r3, #10
 800d31e:	d00f      	beq.n	800d340 <_putc_r+0x5e>
 800d320:	6823      	ldr	r3, [r4, #0]
 800d322:	1c5a      	adds	r2, r3, #1
 800d324:	6022      	str	r2, [r4, #0]
 800d326:	701d      	strb	r5, [r3, #0]
 800d328:	b2ed      	uxtb	r5, r5
 800d32a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d32c:	07db      	lsls	r3, r3, #31
 800d32e:	d405      	bmi.n	800d33c <_putc_r+0x5a>
 800d330:	89a3      	ldrh	r3, [r4, #12]
 800d332:	059b      	lsls	r3, r3, #22
 800d334:	d402      	bmi.n	800d33c <_putc_r+0x5a>
 800d336:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d338:	f7ff fb62 	bl	800ca00 <__retarget_lock_release_recursive>
 800d33c:	0028      	movs	r0, r5
 800d33e:	bd70      	pop	{r4, r5, r6, pc}
 800d340:	0029      	movs	r1, r5
 800d342:	0022      	movs	r2, r4
 800d344:	0030      	movs	r0, r6
 800d346:	f000 f802 	bl	800d34e <__swbuf_r>
 800d34a:	0005      	movs	r5, r0
 800d34c:	e7ed      	b.n	800d32a <_putc_r+0x48>

0800d34e <__swbuf_r>:
 800d34e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d350:	0006      	movs	r6, r0
 800d352:	000d      	movs	r5, r1
 800d354:	0014      	movs	r4, r2
 800d356:	2800      	cmp	r0, #0
 800d358:	d004      	beq.n	800d364 <__swbuf_r+0x16>
 800d35a:	6a03      	ldr	r3, [r0, #32]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d101      	bne.n	800d364 <__swbuf_r+0x16>
 800d360:	f7ff fa32 	bl	800c7c8 <__sinit>
 800d364:	69a3      	ldr	r3, [r4, #24]
 800d366:	60a3      	str	r3, [r4, #8]
 800d368:	89a3      	ldrh	r3, [r4, #12]
 800d36a:	071b      	lsls	r3, r3, #28
 800d36c:	d502      	bpl.n	800d374 <__swbuf_r+0x26>
 800d36e:	6923      	ldr	r3, [r4, #16]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d109      	bne.n	800d388 <__swbuf_r+0x3a>
 800d374:	0021      	movs	r1, r4
 800d376:	0030      	movs	r0, r6
 800d378:	f000 f82c 	bl	800d3d4 <__swsetup_r>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d003      	beq.n	800d388 <__swbuf_r+0x3a>
 800d380:	2501      	movs	r5, #1
 800d382:	426d      	negs	r5, r5
 800d384:	0028      	movs	r0, r5
 800d386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d388:	6923      	ldr	r3, [r4, #16]
 800d38a:	6820      	ldr	r0, [r4, #0]
 800d38c:	b2ef      	uxtb	r7, r5
 800d38e:	1ac0      	subs	r0, r0, r3
 800d390:	6963      	ldr	r3, [r4, #20]
 800d392:	b2ed      	uxtb	r5, r5
 800d394:	4283      	cmp	r3, r0
 800d396:	dc05      	bgt.n	800d3a4 <__swbuf_r+0x56>
 800d398:	0021      	movs	r1, r4
 800d39a:	0030      	movs	r0, r6
 800d39c:	f7ff ff76 	bl	800d28c <_fflush_r>
 800d3a0:	2800      	cmp	r0, #0
 800d3a2:	d1ed      	bne.n	800d380 <__swbuf_r+0x32>
 800d3a4:	68a3      	ldr	r3, [r4, #8]
 800d3a6:	3001      	adds	r0, #1
 800d3a8:	3b01      	subs	r3, #1
 800d3aa:	60a3      	str	r3, [r4, #8]
 800d3ac:	6823      	ldr	r3, [r4, #0]
 800d3ae:	1c5a      	adds	r2, r3, #1
 800d3b0:	6022      	str	r2, [r4, #0]
 800d3b2:	701f      	strb	r7, [r3, #0]
 800d3b4:	6963      	ldr	r3, [r4, #20]
 800d3b6:	4283      	cmp	r3, r0
 800d3b8:	d004      	beq.n	800d3c4 <__swbuf_r+0x76>
 800d3ba:	89a3      	ldrh	r3, [r4, #12]
 800d3bc:	07db      	lsls	r3, r3, #31
 800d3be:	d5e1      	bpl.n	800d384 <__swbuf_r+0x36>
 800d3c0:	2d0a      	cmp	r5, #10
 800d3c2:	d1df      	bne.n	800d384 <__swbuf_r+0x36>
 800d3c4:	0021      	movs	r1, r4
 800d3c6:	0030      	movs	r0, r6
 800d3c8:	f7ff ff60 	bl	800d28c <_fflush_r>
 800d3cc:	2800      	cmp	r0, #0
 800d3ce:	d0d9      	beq.n	800d384 <__swbuf_r+0x36>
 800d3d0:	e7d6      	b.n	800d380 <__swbuf_r+0x32>
	...

0800d3d4 <__swsetup_r>:
 800d3d4:	4b2d      	ldr	r3, [pc, #180]	@ (800d48c <__swsetup_r+0xb8>)
 800d3d6:	b570      	push	{r4, r5, r6, lr}
 800d3d8:	0005      	movs	r5, r0
 800d3da:	6818      	ldr	r0, [r3, #0]
 800d3dc:	000c      	movs	r4, r1
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d004      	beq.n	800d3ec <__swsetup_r+0x18>
 800d3e2:	6a03      	ldr	r3, [r0, #32]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d101      	bne.n	800d3ec <__swsetup_r+0x18>
 800d3e8:	f7ff f9ee 	bl	800c7c8 <__sinit>
 800d3ec:	230c      	movs	r3, #12
 800d3ee:	5ee2      	ldrsh	r2, [r4, r3]
 800d3f0:	0713      	lsls	r3, r2, #28
 800d3f2:	d423      	bmi.n	800d43c <__swsetup_r+0x68>
 800d3f4:	06d3      	lsls	r3, r2, #27
 800d3f6:	d407      	bmi.n	800d408 <__swsetup_r+0x34>
 800d3f8:	2309      	movs	r3, #9
 800d3fa:	602b      	str	r3, [r5, #0]
 800d3fc:	2340      	movs	r3, #64	@ 0x40
 800d3fe:	2001      	movs	r0, #1
 800d400:	4313      	orrs	r3, r2
 800d402:	81a3      	strh	r3, [r4, #12]
 800d404:	4240      	negs	r0, r0
 800d406:	e03a      	b.n	800d47e <__swsetup_r+0xaa>
 800d408:	0752      	lsls	r2, r2, #29
 800d40a:	d513      	bpl.n	800d434 <__swsetup_r+0x60>
 800d40c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d40e:	2900      	cmp	r1, #0
 800d410:	d008      	beq.n	800d424 <__swsetup_r+0x50>
 800d412:	0023      	movs	r3, r4
 800d414:	3344      	adds	r3, #68	@ 0x44
 800d416:	4299      	cmp	r1, r3
 800d418:	d002      	beq.n	800d420 <__swsetup_r+0x4c>
 800d41a:	0028      	movs	r0, r5
 800d41c:	f7ff faf2 	bl	800ca04 <_free_r>
 800d420:	2300      	movs	r3, #0
 800d422:	6363      	str	r3, [r4, #52]	@ 0x34
 800d424:	2224      	movs	r2, #36	@ 0x24
 800d426:	89a3      	ldrh	r3, [r4, #12]
 800d428:	4393      	bics	r3, r2
 800d42a:	81a3      	strh	r3, [r4, #12]
 800d42c:	2300      	movs	r3, #0
 800d42e:	6063      	str	r3, [r4, #4]
 800d430:	6923      	ldr	r3, [r4, #16]
 800d432:	6023      	str	r3, [r4, #0]
 800d434:	2308      	movs	r3, #8
 800d436:	89a2      	ldrh	r2, [r4, #12]
 800d438:	4313      	orrs	r3, r2
 800d43a:	81a3      	strh	r3, [r4, #12]
 800d43c:	6923      	ldr	r3, [r4, #16]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d10b      	bne.n	800d45a <__swsetup_r+0x86>
 800d442:	21a0      	movs	r1, #160	@ 0xa0
 800d444:	2280      	movs	r2, #128	@ 0x80
 800d446:	89a3      	ldrh	r3, [r4, #12]
 800d448:	0089      	lsls	r1, r1, #2
 800d44a:	0092      	lsls	r2, r2, #2
 800d44c:	400b      	ands	r3, r1
 800d44e:	4293      	cmp	r3, r2
 800d450:	d003      	beq.n	800d45a <__swsetup_r+0x86>
 800d452:	0021      	movs	r1, r4
 800d454:	0028      	movs	r0, r5
 800d456:	f000 f863 	bl	800d520 <__smakebuf_r>
 800d45a:	230c      	movs	r3, #12
 800d45c:	5ee2      	ldrsh	r2, [r4, r3]
 800d45e:	2101      	movs	r1, #1
 800d460:	0013      	movs	r3, r2
 800d462:	400b      	ands	r3, r1
 800d464:	420a      	tst	r2, r1
 800d466:	d00b      	beq.n	800d480 <__swsetup_r+0xac>
 800d468:	2300      	movs	r3, #0
 800d46a:	60a3      	str	r3, [r4, #8]
 800d46c:	6963      	ldr	r3, [r4, #20]
 800d46e:	425b      	negs	r3, r3
 800d470:	61a3      	str	r3, [r4, #24]
 800d472:	2000      	movs	r0, #0
 800d474:	6923      	ldr	r3, [r4, #16]
 800d476:	4283      	cmp	r3, r0
 800d478:	d101      	bne.n	800d47e <__swsetup_r+0xaa>
 800d47a:	0613      	lsls	r3, r2, #24
 800d47c:	d4be      	bmi.n	800d3fc <__swsetup_r+0x28>
 800d47e:	bd70      	pop	{r4, r5, r6, pc}
 800d480:	0791      	lsls	r1, r2, #30
 800d482:	d400      	bmi.n	800d486 <__swsetup_r+0xb2>
 800d484:	6963      	ldr	r3, [r4, #20]
 800d486:	60a3      	str	r3, [r4, #8]
 800d488:	e7f3      	b.n	800d472 <__swsetup_r+0x9e>
 800d48a:	46c0      	nop			@ (mov r8, r8)
 800d48c:	20000110 	.word	0x20000110

0800d490 <_sbrk_r>:
 800d490:	2300      	movs	r3, #0
 800d492:	b570      	push	{r4, r5, r6, lr}
 800d494:	4d06      	ldr	r5, [pc, #24]	@ (800d4b0 <_sbrk_r+0x20>)
 800d496:	0004      	movs	r4, r0
 800d498:	0008      	movs	r0, r1
 800d49a:	602b      	str	r3, [r5, #0]
 800d49c:	f7f3 fffa 	bl	8001494 <_sbrk>
 800d4a0:	1c43      	adds	r3, r0, #1
 800d4a2:	d103      	bne.n	800d4ac <_sbrk_r+0x1c>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d000      	beq.n	800d4ac <_sbrk_r+0x1c>
 800d4aa:	6023      	str	r3, [r4, #0]
 800d4ac:	bd70      	pop	{r4, r5, r6, pc}
 800d4ae:	46c0      	nop			@ (mov r8, r8)
 800d4b0:	20001fec 	.word	0x20001fec

0800d4b4 <memchr>:
 800d4b4:	b2c9      	uxtb	r1, r1
 800d4b6:	1882      	adds	r2, r0, r2
 800d4b8:	4290      	cmp	r0, r2
 800d4ba:	d101      	bne.n	800d4c0 <memchr+0xc>
 800d4bc:	2000      	movs	r0, #0
 800d4be:	4770      	bx	lr
 800d4c0:	7803      	ldrb	r3, [r0, #0]
 800d4c2:	428b      	cmp	r3, r1
 800d4c4:	d0fb      	beq.n	800d4be <memchr+0xa>
 800d4c6:	3001      	adds	r0, #1
 800d4c8:	e7f6      	b.n	800d4b8 <memchr+0x4>
	...

0800d4cc <__swhatbuf_r>:
 800d4cc:	b570      	push	{r4, r5, r6, lr}
 800d4ce:	000e      	movs	r6, r1
 800d4d0:	001d      	movs	r5, r3
 800d4d2:	230e      	movs	r3, #14
 800d4d4:	5ec9      	ldrsh	r1, [r1, r3]
 800d4d6:	0014      	movs	r4, r2
 800d4d8:	b096      	sub	sp, #88	@ 0x58
 800d4da:	2900      	cmp	r1, #0
 800d4dc:	da0c      	bge.n	800d4f8 <__swhatbuf_r+0x2c>
 800d4de:	89b2      	ldrh	r2, [r6, #12]
 800d4e0:	2380      	movs	r3, #128	@ 0x80
 800d4e2:	0011      	movs	r1, r2
 800d4e4:	4019      	ands	r1, r3
 800d4e6:	421a      	tst	r2, r3
 800d4e8:	d114      	bne.n	800d514 <__swhatbuf_r+0x48>
 800d4ea:	2380      	movs	r3, #128	@ 0x80
 800d4ec:	00db      	lsls	r3, r3, #3
 800d4ee:	2000      	movs	r0, #0
 800d4f0:	6029      	str	r1, [r5, #0]
 800d4f2:	6023      	str	r3, [r4, #0]
 800d4f4:	b016      	add	sp, #88	@ 0x58
 800d4f6:	bd70      	pop	{r4, r5, r6, pc}
 800d4f8:	466a      	mov	r2, sp
 800d4fa:	f000 f853 	bl	800d5a4 <_fstat_r>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	dbed      	blt.n	800d4de <__swhatbuf_r+0x12>
 800d502:	23f0      	movs	r3, #240	@ 0xf0
 800d504:	9901      	ldr	r1, [sp, #4]
 800d506:	021b      	lsls	r3, r3, #8
 800d508:	4019      	ands	r1, r3
 800d50a:	4b04      	ldr	r3, [pc, #16]	@ (800d51c <__swhatbuf_r+0x50>)
 800d50c:	18c9      	adds	r1, r1, r3
 800d50e:	424b      	negs	r3, r1
 800d510:	4159      	adcs	r1, r3
 800d512:	e7ea      	b.n	800d4ea <__swhatbuf_r+0x1e>
 800d514:	2100      	movs	r1, #0
 800d516:	2340      	movs	r3, #64	@ 0x40
 800d518:	e7e9      	b.n	800d4ee <__swhatbuf_r+0x22>
 800d51a:	46c0      	nop			@ (mov r8, r8)
 800d51c:	ffffe000 	.word	0xffffe000

0800d520 <__smakebuf_r>:
 800d520:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d522:	2602      	movs	r6, #2
 800d524:	898b      	ldrh	r3, [r1, #12]
 800d526:	0005      	movs	r5, r0
 800d528:	000c      	movs	r4, r1
 800d52a:	b085      	sub	sp, #20
 800d52c:	4233      	tst	r3, r6
 800d52e:	d007      	beq.n	800d540 <__smakebuf_r+0x20>
 800d530:	0023      	movs	r3, r4
 800d532:	3347      	adds	r3, #71	@ 0x47
 800d534:	6023      	str	r3, [r4, #0]
 800d536:	6123      	str	r3, [r4, #16]
 800d538:	2301      	movs	r3, #1
 800d53a:	6163      	str	r3, [r4, #20]
 800d53c:	b005      	add	sp, #20
 800d53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d540:	ab03      	add	r3, sp, #12
 800d542:	aa02      	add	r2, sp, #8
 800d544:	f7ff ffc2 	bl	800d4cc <__swhatbuf_r>
 800d548:	9f02      	ldr	r7, [sp, #8]
 800d54a:	9001      	str	r0, [sp, #4]
 800d54c:	0039      	movs	r1, r7
 800d54e:	0028      	movs	r0, r5
 800d550:	f7ff fac4 	bl	800cadc <_malloc_r>
 800d554:	2800      	cmp	r0, #0
 800d556:	d108      	bne.n	800d56a <__smakebuf_r+0x4a>
 800d558:	220c      	movs	r2, #12
 800d55a:	5ea3      	ldrsh	r3, [r4, r2]
 800d55c:	059a      	lsls	r2, r3, #22
 800d55e:	d4ed      	bmi.n	800d53c <__smakebuf_r+0x1c>
 800d560:	2203      	movs	r2, #3
 800d562:	4393      	bics	r3, r2
 800d564:	431e      	orrs	r6, r3
 800d566:	81a6      	strh	r6, [r4, #12]
 800d568:	e7e2      	b.n	800d530 <__smakebuf_r+0x10>
 800d56a:	2380      	movs	r3, #128	@ 0x80
 800d56c:	89a2      	ldrh	r2, [r4, #12]
 800d56e:	6020      	str	r0, [r4, #0]
 800d570:	4313      	orrs	r3, r2
 800d572:	81a3      	strh	r3, [r4, #12]
 800d574:	9b03      	ldr	r3, [sp, #12]
 800d576:	6120      	str	r0, [r4, #16]
 800d578:	6167      	str	r7, [r4, #20]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00c      	beq.n	800d598 <__smakebuf_r+0x78>
 800d57e:	0028      	movs	r0, r5
 800d580:	230e      	movs	r3, #14
 800d582:	5ee1      	ldrsh	r1, [r4, r3]
 800d584:	f000 f820 	bl	800d5c8 <_isatty_r>
 800d588:	2800      	cmp	r0, #0
 800d58a:	d005      	beq.n	800d598 <__smakebuf_r+0x78>
 800d58c:	2303      	movs	r3, #3
 800d58e:	89a2      	ldrh	r2, [r4, #12]
 800d590:	439a      	bics	r2, r3
 800d592:	3b02      	subs	r3, #2
 800d594:	4313      	orrs	r3, r2
 800d596:	81a3      	strh	r3, [r4, #12]
 800d598:	89a3      	ldrh	r3, [r4, #12]
 800d59a:	9a01      	ldr	r2, [sp, #4]
 800d59c:	4313      	orrs	r3, r2
 800d59e:	81a3      	strh	r3, [r4, #12]
 800d5a0:	e7cc      	b.n	800d53c <__smakebuf_r+0x1c>
	...

0800d5a4 <_fstat_r>:
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	b570      	push	{r4, r5, r6, lr}
 800d5a8:	4d06      	ldr	r5, [pc, #24]	@ (800d5c4 <_fstat_r+0x20>)
 800d5aa:	0004      	movs	r4, r0
 800d5ac:	0008      	movs	r0, r1
 800d5ae:	0011      	movs	r1, r2
 800d5b0:	602b      	str	r3, [r5, #0]
 800d5b2:	f7f3 ff4c 	bl	800144e <_fstat>
 800d5b6:	1c43      	adds	r3, r0, #1
 800d5b8:	d103      	bne.n	800d5c2 <_fstat_r+0x1e>
 800d5ba:	682b      	ldr	r3, [r5, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d000      	beq.n	800d5c2 <_fstat_r+0x1e>
 800d5c0:	6023      	str	r3, [r4, #0]
 800d5c2:	bd70      	pop	{r4, r5, r6, pc}
 800d5c4:	20001fec 	.word	0x20001fec

0800d5c8 <_isatty_r>:
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	b570      	push	{r4, r5, r6, lr}
 800d5cc:	4d06      	ldr	r5, [pc, #24]	@ (800d5e8 <_isatty_r+0x20>)
 800d5ce:	0004      	movs	r4, r0
 800d5d0:	0008      	movs	r0, r1
 800d5d2:	602b      	str	r3, [r5, #0]
 800d5d4:	f7f3 ff49 	bl	800146a <_isatty>
 800d5d8:	1c43      	adds	r3, r0, #1
 800d5da:	d103      	bne.n	800d5e4 <_isatty_r+0x1c>
 800d5dc:	682b      	ldr	r3, [r5, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d000      	beq.n	800d5e4 <_isatty_r+0x1c>
 800d5e2:	6023      	str	r3, [r4, #0]
 800d5e4:	bd70      	pop	{r4, r5, r6, pc}
 800d5e6:	46c0      	nop			@ (mov r8, r8)
 800d5e8:	20001fec 	.word	0x20001fec

0800d5ec <_init>:
 800d5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ee:	46c0      	nop			@ (mov r8, r8)
 800d5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5f2:	bc08      	pop	{r3}
 800d5f4:	469e      	mov	lr, r3
 800d5f6:	4770      	bx	lr

0800d5f8 <_fini>:
 800d5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5fa:	46c0      	nop			@ (mov r8, r8)
 800d5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5fe:	bc08      	pop	{r3}
 800d600:	469e      	mov	lr, r3
 800d602:	4770      	bx	lr
