<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64SIMDInstrOpt.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AArch64SIMDInstrOpt.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSchedule_8h_source.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSchedule_8h_source.html">llvm/MC/MCSchedule.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &lt;unordered_map&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64SIMDInstrOpt.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64SIMDInstrOpt_8cpp__incl.svg" width="4582" height="858"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64SIMDInstrOpt_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simdinstr-<a class="el" href="PGOMemOPSizeOpt_8cpp.html#a9d9e3af0f29b78d5b6eae235741fbcbb">opt</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac028784db22d35a4cf814bfaff176e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#ac028784db22d35a4cf814bfaff176e6d">AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</a>&#160;&#160;&#160;&quot;AArch64 SIMD <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> <a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a> <a class="el" href="TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a>&quot;</td></tr>
<tr class="separator:ac028784db22d35a4cf814bfaff176e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b3361129685f83ce185046963c20a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#aa6b3361129685f83ce185046963c20a1">RuleST2</a>(OpcOrg,  OpcR0,  OpcR1,  OpcR2,  RC)&#160;&#160;&#160;{OpcOrg, {OpcR0, OpcR1, OpcR2}, RC}</td></tr>
<tr class="separator:aa6b3361129685f83ce185046963c20a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d50c5125a6d20cda9656d79e599751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#a19d50c5125a6d20cda9656d79e599751">RuleST4</a>(OpcOrg,  OpcR0,  OpcR1,  OpcR2,  OpcR3,  OpcR4,  OpcR5,  OpcR6,  OpcR7,  OpcR8,  OpcR9,  RC)</td></tr>
<tr class="separator:a19d50c5125a6d20cda9656d79e599751"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a24e35a43d3b2733278fdf58960cfac0e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#a24e35a43d3b2733278fdf58960cfac0e">STATISTIC</a> (NumModifiedInstr, &quot;Number of SIMD <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> modified&quot;)</td></tr>
<tr class="separator:a24e35a43d3b2733278fdf58960cfac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82123100de61eeb10ee4fde2a11c1bec"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#a82123100de61eeb10ee4fde2a11c1bec">INITIALIZE_PASS</a> (AArch64SIMDInstrOpt, &quot;aarch64-simdinstr-<a class="el" href="PGOMemOPSizeOpt_8cpp.html#a9d9e3af0f29b78d5b6eae235741fbcbb">opt</a>&quot;, AARCH64_VECTOR_BY_ELEMENT_OPT_NAME, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="classbool.html">bool</a> AArch64SIMDInstrOpt</td></tr>
<tr class="memdesc:a82123100de61eeb10ee4fde2a11c1bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Based only on latency of instructions, determine if it is cost efficient to replace the instruction InstDesc by the instructions stored in the array InstDescRepl.  <a href="#a82123100de61eeb10ee4fde2a11c1bec">More...</a><br /></td></tr>
<tr class="separator:a82123100de61eeb10ee4fde2a11c1bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac028784db22d35a4cf814bfaff176e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac028784db22d35a4cf814bfaff176e6d">&#9670;&nbsp;</a></span>AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_VECTOR_BY_ELEMENT_OPT_NAME&#160;&#160;&#160;&quot;AArch64 SIMD <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> <a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a> <a class="el" href="TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00061">61</a> of file <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html">AArch64SIMDInstrOpt.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simdinstr-<a class="el" href="PGOMemOPSizeOpt_8cpp.html#a9d9e3af0f29b78d5b6eae235741fbcbb">opt</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00056">56</a> of file <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html">AArch64SIMDInstrOpt.cpp</a>.</p>

</div>
</div>
<a id="aa6b3361129685f83ce185046963c20a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b3361129685f83ce185046963c20a1">&#9670;&nbsp;</a></span>RuleST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RuleST2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcOrg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR0, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RC&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;{OpcOrg, {OpcR0, OpcR1, OpcR2}, RC}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00093">93</a> of file <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html">AArch64SIMDInstrOpt.cpp</a>.</p>

</div>
</div>
<a id="a19d50c5125a6d20cda9656d79e599751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d50c5125a6d20cda9656d79e599751">&#9670;&nbsp;</a></span>RuleST4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RuleST4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcOrg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR0, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR5, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR6, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR7, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR8, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpcR9, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RC&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{OpcOrg, \</div><div class="line">   {OpcR0, OpcR1, OpcR2, OpcR3, OpcR4, OpcR5, OpcR6, OpcR7, OpcR8, OpcR9}, RC}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00095">95</a> of file <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html">AArch64SIMDInstrOpt.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a82123100de61eeb10ee4fde2a11c1bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82123100de61eeb10ee4fde2a11c1bec">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64SIMDInstrOpt&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simdinstr-<a class="el" href="PGOMemOPSizeOpt_8cpp.html#a9d9e3af0f29b78d5b6eae235741fbcbb">opt</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64SIMDInstrOpt_8cpp.html#ac028784db22d35a4cf814bfaff176e6d">AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Based only on latency of instructions, determine if it is cost efficient to replace the instruction InstDesc by the instructions stored in the array InstDescRepl. </p>
<p>Return true if replacement is expected to be faster. </p>

<p class="definition">Definition at line <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00210">210</a> of file <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html">AArch64SIMDInstrOpt.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="SmallVector_8h_source.html#l00339">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00228">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::isKill()</a>, <a class="el" href="MCSchedule_8h_source.html#l00127">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00130">llvm::MCSchedClassDesc::isVariant()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a24e35a43d3b2733278fdf58960cfac0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e35a43d3b2733278fdf58960cfac0e">&#9670;&nbsp;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumModifiedInstr&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of SIMD <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> modified&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
