

================================================================
== Vitis HLS Report for 'event_queue_top_1_s'
================================================================
* Date:           Fri Aug 16 17:28:39 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.493 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_commit_fu_510                                       |commit                                       |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_528  |event_queue_top_1_Pipeline_VITIS_LOOP_205_1  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
        |grp_enqueue_fu_537                                      |enqueue                                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_577  |event_queue_top_1_Pipeline_VITIS_LOOP_271_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_294_1  |        ?|        ?|     4 ~ 7|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     270|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1571|    2716|    -|
|Memory           |        7|     -|     114|      10|    0|
|Multiplexer      |        -|     -|       -|    1235|    -|
|Register         |        -|     -|     746|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|     0|    2431|    4231|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_commit_fu_510                                       |commit                                       |        0|   0|  1129|  1842|    0|
    |grp_enqueue_fu_537                                      |enqueue                                      |        0|   0|   244|   456|    0|
    |grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_528  |event_queue_top_1_Pipeline_VITIS_LOOP_205_1  |        0|   0|    81|   204|    0|
    |grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_577  |event_queue_top_1_Pipeline_VITIS_LOOP_271_1  |        0|   0|   117|   214|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |        0|   0|  1571|  2716|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                    Memory                    |                                     Module                                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |event_queue_buffer_event_is_anti_message_V_U  |event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W  |        0|   1|   2|    0|   128|    1|     1|          128|
    |event_queue_buffer_is_issued_V_U              |event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W  |        0|   1|   2|    0|   128|    1|     1|          128|
    |event_queue_buffer_event_recv_time_V_U        |event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W        |        2|   0|   0|    0|   128|   32|     1|         4096|
    |event_queue_buffer_event_send_time_V_U        |event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W        |        1|   0|   0|    0|   128|   32|     1|         4096|
    |event_queue_buffer_event_data_V_U             |event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W        |        1|   0|   0|    0|   128|   32|     1|         4096|
    |event_queue_buffer_event_sender_id_V_U        |event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W        |        1|   0|   0|    0|   128|   16|     1|         2048|
    |event_queue_buffer_event_receiver_id_V_U      |event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W        |        1|   0|   0|    0|   128|   16|     1|         2048|
    |event_queue_buffer_next_V_U                   |event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W                   |        1|   0|   0|    0|   128|   16|     1|         2048|
    |event_queue_lp_heads_V_U                      |event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W                      |        0|  32|   1|    0|     4|   16|     1|           64|
    |event_queue_lp_tails_V_U                      |event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W                      |        0|  16|   1|    0|     4|   16|     1|           64|
    |event_queue_lp_oldest_unissued_V_U            |event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W                      |        0|  16|   1|    0|     4|   16|     1|           64|
    |event_queue_lp_youngest_issued_V_U            |event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W                      |        0|  16|   1|    0|     4|   16|     1|           64|
    |event_queue_lvt_V_U                           |gvt_tracker_top_lvt_arr_V_RAM_AUTO_1R1W                                         |        0|  32|   2|    0|     4|   32|     1|          128|
    +----------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                         |                                                                                |        7| 114|  10|    0|  1044|  242|    13|        19072|
    +----------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln887_2_fu_1030_p2           |         +|   0|  0|  23|          16|           2|
    |grp_fu_600_p2                    |         +|   0|  0|  23|          16|           2|
    |and_ln67_fu_642_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_write_state2   |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_182_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_5_nbreadreq_fu_158_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_7_nbreadreq_fu_166_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_142_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_150_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln1065_10_fu_1020_p2        |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1065_1_fu_936_p2          |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln1065_2_fu_961_p2          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_3_fu_648_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1065_4_fu_966_p2          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_5_fu_817_p2          |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln1065_6_fu_971_p2          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_7_fu_976_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1065_8_fu_981_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1065_9_fu_1010_p2         |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1065_fu_636_p2            |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln1069_1_fu_1001_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_950_p2            |      icmp|   0|  0|  13|          16|           2|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |xor_ln1069_fu_991_p2             |       xor|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 270|         305|         205|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  111|         22|    1|         22|
    |ap_done                                              |    9|          2|    1|          2|
    |causality_violation_stream_write                     |    9|          2|    1|          2|
    |current_V_13_fu_138                                  |    9|          2|   16|         32|
    |event_queue_buffer_event_data_V_address0             |   20|          4|    7|         28|
    |event_queue_buffer_event_data_V_ce0                  |   14|          3|    1|          3|
    |event_queue_buffer_event_data_V_we0                  |    9|          2|    1|          2|
    |event_queue_buffer_event_is_anti_message_V_address0  |   20|          4|    7|         28|
    |event_queue_buffer_event_is_anti_message_V_ce0       |   14|          3|    1|          3|
    |event_queue_buffer_event_is_anti_message_V_we0       |    9|          2|    1|          2|
    |event_queue_buffer_event_receiver_id_V_address0      |   20|          4|    7|         28|
    |event_queue_buffer_event_receiver_id_V_ce0           |   14|          3|    1|          3|
    |event_queue_buffer_event_receiver_id_V_we0           |    9|          2|    1|          2|
    |event_queue_buffer_event_recv_time_V_address0        |   37|          7|    7|         49|
    |event_queue_buffer_event_recv_time_V_ce0             |   31|          6|    1|          6|
    |event_queue_buffer_event_recv_time_V_ce1             |    9|          2|    1|          2|
    |event_queue_buffer_event_recv_time_V_we0             |    9|          2|    1|          2|
    |event_queue_buffer_event_send_time_V_address0        |   20|          4|    7|         28|
    |event_queue_buffer_event_send_time_V_ce0             |   14|          3|    1|          3|
    |event_queue_buffer_event_send_time_V_we0             |    9|          2|    1|          2|
    |event_queue_buffer_event_sender_id_V_address0        |   20|          4|    7|         28|
    |event_queue_buffer_event_sender_id_V_ce0             |   14|          3|    1|          3|
    |event_queue_buffer_event_sender_id_V_we0             |    9|          2|    1|          2|
    |event_queue_buffer_is_issued_V_address0              |   20|          4|    7|         28|
    |event_queue_buffer_is_issued_V_ce0                   |   20|          4|    1|          4|
    |event_queue_buffer_is_issued_V_d0                    |   20|          4|    1|          4|
    |event_queue_buffer_is_issued_V_we0                   |   20|          4|    1|          4|
    |event_queue_buffer_next_V_address0                   |   49|          9|    7|         63|
    |event_queue_buffer_next_V_ce0                        |   26|          5|    1|          5|
    |event_queue_buffer_next_V_d0                         |   26|          5|   16|         80|
    |event_queue_buffer_next_V_we0                        |   20|          4|    1|          4|
    |event_queue_commit_time_stream15_blk_n               |    9|          2|    1|          2|
    |event_queue_free_head_V                              |   14|          3|   16|         48|
    |event_queue_lp_heads_V_address0                      |   26|          5|    2|         10|
    |event_queue_lp_heads_V_ce0                           |   20|          4|    1|          4|
    |event_queue_lp_heads_V_ce1                           |    9|          2|    1|          2|
    |event_queue_lp_heads_V_d0                            |   20|          4|   16|         64|
    |event_queue_lp_heads_V_we0                           |   20|          4|    1|          4|
    |event_queue_lp_oldest_unissued_V_address0            |   43|          8|    2|         16|
    |event_queue_lp_oldest_unissued_V_ce0                 |   26|          5|    1|          5|
    |event_queue_lp_oldest_unissued_V_d0                  |   26|          5|   16|         80|
    |event_queue_lp_oldest_unissued_V_we0                 |   20|          4|    1|          4|
    |event_queue_lp_tails_V_address0                      |   26|          5|    2|         10|
    |event_queue_lp_tails_V_ce0                           |   20|          4|    1|          4|
    |event_queue_lp_tails_V_d0                            |   20|          4|   16|         64|
    |event_queue_lp_tails_V_we0                           |   20|          4|    1|          4|
    |event_queue_lp_youngest_issued_V_address0            |   20|          4|    2|          8|
    |event_queue_lp_youngest_issued_V_ce0                 |   14|          3|    1|          3|
    |event_queue_lp_youngest_issued_V_d0                  |   14|          3|   16|         48|
    |event_queue_lp_youngest_issued_V_we0                 |   14|          3|    1|          3|
    |event_queue_lvt_V_address0                           |   20|          4|    2|          8|
    |event_queue_lvt_V_ce0                                |   14|          3|    1|          3|
    |event_queue_lvt_V_d0                                 |   14|          3|   32|         96|
    |event_queue_rollback_info_stream_blk_n               |    9|          2|    1|          2|
    |event_queue_size_V                                   |   14|          3|   16|         48|
    |event_queue_unissued_size_V                          |   14|          3|   16|         48|
    |grp_enqueue_fu_537_p_read3                           |   14|          3|   32|         96|
    |grp_enqueue_fu_537_p_read4                           |   14|          3|   32|         96|
    |grp_enqueue_fu_537_p_read5                           |   14|          3|   32|         96|
    |grp_enqueue_fu_537_p_read6                           |   14|          3|   16|         48|
    |grp_enqueue_fu_537_p_read7                           |   14|          3|   16|         48|
    |grp_enqueue_fu_537_p_read8                           |   14|          3|    1|          3|
    |issued_event_stream_blk_n                            |    9|          2|    1|          2|
    |lpcore_anti_message_stream_1_blk_n                   |    9|          2|    1|          2|
    |lpcore_enqueue_event_stream_1_blk_n                  |    9|          2|    1|          2|
    |lpcore_event_queue_full_stream_1_blk_n               |    9|          2|    1|          2|
    |lpcore_init_event_stream_1_blk_n                     |    9|          2|    1|          2|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                | 1235|        251|  409|       1459|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln67_reg_1091                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                            |  21|   0|   21|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |current_V_13_fu_138                                                  |  16|   0|   16|          0|
    |current_V_14_reg_1294                                                |  16|   0|   16|          0|
    |current_V_16_reg_1306                                                |  16|   0|   16|          0|
    |current_V_reg_1405                                                   |  16|   0|   16|          0|
    |earliest_lp_V_loc_fu_134                                             |   2|   0|    2|          0|
    |event_data_V_reg_1280                                                |  32|   0|   32|          0|
    |event_is_anti_message_V_reg_1270                                     |   1|   0|    1|          0|
    |event_queue_buffer_next_V_addr_2_reg_1383                            |   7|   0|    7|          0|
    |event_queue_free_head_V                                              |  16|   0|   16|          0|
    |event_queue_free_head_V_load_reg_1076                                |  16|   0|   16|          0|
    |event_queue_lp_oldest_unissued_V_addr_1_reg_1220                     |   2|   0|    2|          0|
    |event_queue_lp_oldest_unissued_V_addr_reg_1156                       |   2|   0|    2|          0|
    |event_queue_lp_tails_V_addr_reg_1394                                 |   2|   0|    2|          0|
    |event_queue_size_V                                                   |  16|   0|   16|          0|
    |event_queue_size_V_load_reg_1069                                     |  16|   0|   16|          0|
    |event_queue_unissued_size_V                                          |  16|   0|   16|          0|
    |event_receiver_id_V_reg_1265                                         |  16|   0|   16|          0|
    |event_recv_time_V_reg_1275                                           |  32|   0|   32|          0|
    |event_send_time_V_reg_1260                                           |  32|   0|   32|          0|
    |event_sender_id_V_reg_1285                                           |  16|   0|   16|          0|
    |grp_commit_fu_510_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_enqueue_fu_537_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_528_ap_start_reg  |   1|   0|    1|          0|
    |grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_577_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1065_1_reg_1290                                               |   1|   0|    1|          0|
    |icmp_ln1065_2_reg_1358                                               |   1|   0|    1|          0|
    |icmp_ln1065_3_reg_1108                                               |   1|   0|    1|          0|
    |icmp_ln1065_4_reg_1362                                               |   1|   0|    1|          0|
    |icmp_ln1065_6_reg_1366                                               |   1|   0|    1|          0|
    |icmp_ln1065_7_reg_1370                                               |   1|   0|    1|          0|
    |icmp_ln1065_8_reg_1374                                               |   1|   0|    1|          0|
    |icmp_ln1069_reg_1313                                                 |   1|   0|    1|          0|
    |init_event_data_V_reg_1201                                           |  32|   0|   32|          0|
    |init_event_is_anti_message_V_reg_1191                                |   1|   0|    1|          0|
    |init_event_receiver_id_V_reg_1186                                    |  16|   0|   16|          0|
    |init_event_recv_time_V_reg_1196                                      |  32|   0|   32|          0|
    |init_event_send_time_V_reg_1181                                      |  32|   0|   32|          0|
    |init_event_sender_id_V_reg_1206                                      |  16|   0|   16|          0|
    |prev_V_reg_1299                                                      |  16|   0|   16|          0|
    |reg_618                                                              |  16|   0|   16|          0|
    |this_data_V_reg_1338                                                 |   7|   0|    7|          0|
    |this_is_anti_message_V_reg_1353                                      |   7|   0|    7|          0|
    |this_receiver_id_V_reg_1348                                          |   7|   0|    7|          0|
    |this_sender_id_V_reg_1343                                            |   7|   0|    7|          0|
    |tmp_1_reg_1099                                                       |   1|   0|    1|          0|
    |tmp_27_reg_1103                                                      |  32|   0|   32|          0|
    |tmp_5_reg_1087                                                       |   1|   0|    1|          0|
    |tmp_8_reg_1095                                                       |   1|   0|    1|          0|
    |tmp_data_V_reg_1140                                                  |  32|   0|   32|          0|
    |tmp_is_anti_message_V_reg_1130                                       |   1|   0|    1|          0|
    |tmp_lp_id_V_reg_1166                                                 |   2|   0|    2|          0|
    |tmp_receiver_id_V_reg_1125                                           |  16|   0|   16|          0|
    |tmp_recv_time_V_reg_1135                                             |  32|   0|   32|          0|
    |tmp_reg_1065                                                         |   1|   0|    1|          0|
    |tmp_s_reg_1083                                                       |   1|   0|    1|          0|
    |tmp_send_time_V_reg_1120                                             |  32|   0|   32|          0|
    |tmp_sender_id_V_reg_1145                                             |  16|   0|   16|          0|
    |tmp_to_time_V_reg_1171                                               |  32|   0|   32|          0|
    |zext_ln587_10_reg_1317                                               |  16|   0|   64|         48|
    |zext_ln587_11_reg_1214                                               |   2|   0|   64|         62|
    |zext_ln587_reg_1150                                                  |  16|   0|   64|         48|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 746|   0|  904|        158|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                event_queue_top<1>|  return value|
|lpcore_init_event_stream_1_dout                  |   in|  129|     ap_fifo|        lpcore_init_event_stream_1|       pointer|
|lpcore_init_event_stream_1_empty_n               |   in|    1|     ap_fifo|        lpcore_init_event_stream_1|       pointer|
|lpcore_init_event_stream_1_read                  |  out|    1|     ap_fifo|        lpcore_init_event_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_din             |  out|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_num_data_valid  |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_fifo_cap        |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_full_n          |   in|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_write           |  out|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|event_queue_rollback_info_stream_dout            |   in|   48|     ap_fifo|  event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_num_data_valid  |   in|    2|     ap_fifo|  event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_fifo_cap        |   in|    2|     ap_fifo|  event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_empty_n         |   in|    1|     ap_fifo|  event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_read            |  out|    1|     ap_fifo|  event_queue_rollback_info_stream|       pointer|
|lpcore_anti_message_stream_1_dout                |   in|  129|     ap_fifo|      lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_num_data_valid      |   in|    2|     ap_fifo|      lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_fifo_cap            |   in|    2|     ap_fifo|      lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_empty_n             |   in|    1|     ap_fifo|      lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_read                |  out|    1|     ap_fifo|      lpcore_anti_message_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_dout               |   in|  129|     ap_fifo|     lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_num_data_valid     |   in|    2|     ap_fifo|     lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_fifo_cap           |   in|    2|     ap_fifo|     lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_empty_n            |   in|    1|     ap_fifo|     lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_read               |  out|    1|     ap_fifo|     lpcore_enqueue_event_stream_1|       pointer|
|event_queue_commit_time_stream15_dout            |   in|   32|     ap_fifo|  event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_num_data_valid  |   in|    2|     ap_fifo|  event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_fifo_cap        |   in|    2|     ap_fifo|  event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_empty_n         |   in|    1|     ap_fifo|  event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_read            |  out|    1|     ap_fifo|  event_queue_commit_time_stream15|       pointer|
|issued_event_stream_din                          |  out|  129|     ap_fifo|               issued_event_stream|       pointer|
|issued_event_stream_num_data_valid               |   in|    2|     ap_fifo|               issued_event_stream|       pointer|
|issued_event_stream_fifo_cap                     |   in|    2|     ap_fifo|               issued_event_stream|       pointer|
|issued_event_stream_full_n                       |   in|    1|     ap_fifo|               issued_event_stream|       pointer|
|issued_event_stream_write                        |  out|    1|     ap_fifo|               issued_event_stream|       pointer|
|causality_violation_stream_din                   |  out|   48|     ap_fifo|        causality_violation_stream|       pointer|
|causality_violation_stream_num_data_valid        |   in|    2|     ap_fifo|        causality_violation_stream|       pointer|
|causality_violation_stream_fifo_cap              |   in|    2|     ap_fifo|        causality_violation_stream|       pointer|
|causality_violation_stream_full_n                |   in|    1|     ap_fifo|        causality_violation_stream|       pointer|
|causality_violation_stream_write                 |  out|    1|     ap_fifo|        causality_violation_stream|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+

