;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -702
	DJN -1, @-20
	SLT 30, 9
	SUB 0, 7
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SLT 30, 9
	SUB 30, 9
	SUB 31, 501
	SLT -1, 0
	SUB @121, 103
	DJN <-901, @-24
	SPL 0, <801
	DJN -1, @-20
	SLT -1, 0
	SUB -8, 7
	SUB @121, 106
	ADD 30, 9
	JMZ <121, -353
	SPL 0, <802
	ADD 30, 9
	DJN <121, -353
	JMZ <121, -353
	SUB -8, 7
	JMZ <121, -353
	SPL <-10, 4
	SPL <-10, 4
	SUB 20, @12
	SUB 20, @12
	ADD 30, 9
	SLT 30, 9
	ADD 210, 60
	SLT 30, 9
	SLT 30, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP -277, <-126
	MOV -7, <-20
	CMP -277, <-126
	SPL 0, <802
	SLT 30, 9
	ADD 3, 21
	MOV -7, <-20
	DJN -1, @-20
