\hypertarget{group___f_m_c___s_d_r_a_m___memory___bus___width}{}\section{F\+MC S\+D\+R\+AM Memory Bus Width}
\label{group___f_m_c___s_d_r_a_m___memory___bus___width}\index{F\+M\+C S\+D\+R\+A\+M Memory Bus Width@{F\+M\+C S\+D\+R\+A\+M Memory Bus Width}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+M\+E\+M\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+T\+H\+\_\+8}~((uint32\+\_\+t)0x00000000)\hypertarget{group___f_m_c___s_d_r_a_m___memory___bus___width_ga851dfc858c936259fc165d9819830a17}{}\label{group___f_m_c___s_d_r_a_m___memory___bus___width_ga851dfc858c936259fc165d9819830a17}

\item 
\#define {\bfseries F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+M\+E\+M\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+T\+H\+\_\+16}~((uint32\+\_\+t)0x00000010)\hypertarget{group___f_m_c___s_d_r_a_m___memory___bus___width_gaf43c45a557d1dc59ecd807ba07111cbf}{}\label{group___f_m_c___s_d_r_a_m___memory___bus___width_gaf43c45a557d1dc59ecd807ba07111cbf}

\item 
\#define {\bfseries F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+M\+E\+M\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+T\+H\+\_\+32}~((uint32\+\_\+t)0x00000020)\hypertarget{group___f_m_c___s_d_r_a_m___memory___bus___width_gae450977a4eadfe2e4d6d0a1aaa9990fa}{}\label{group___f_m_c___s_d_r_a_m___memory___bus___width_gae450977a4eadfe2e4d6d0a1aaa9990fa}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
