	component cpu_evolution is
		port (
			clk_clk                  : in  std_logic                    := 'X';             -- clk
			reset_reset_n            : in  std_logic                    := 'X';             -- reset_n
			a_7seg_controlle_display : out std_logic_vector(6 downto 0);                    -- display
			a_7seg_controlle_cat     : out std_logic_vector(3 downto 0);                    -- cat
			pio_buttons_export       : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			lcd_controller_rs        : out std_logic;                                       -- rs
			lcd_controller_enable    : out std_logic;                                       -- enable
			lcd_controller_display   : out std_logic_vector(7 downto 0);                    -- display
			lcd_controller_rw        : out std_logic                                        -- rw
		);
	end component cpu_evolution;

