//ä¸¤å‘¨æœŸè®¿å­?

module mem_controller(
    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å?
    input    wire        clk,
    input    wire        rst,
    output   reg         stall_from_mem,    // æµæ°´çº¿æš‚åœä¿¡å?

    // ä¸? SRAM è¿æ¥çš„æ¥å?
    input    wire[31:0]  ram_data_i,        // ä»? SRAM è¯»å–çš„æ•°æ?

    // ä¸? MEM é˜¶æ®µè¿æ¥çš„æ¥å?
    input    wire[31:0]  mem_addr_i,        // è¯?/å†™åœ°å?
    input    wire[31:0]  mem_data_i,        // è¦å†™å…¥çš„æ•°æ®
    input    wire        mem_we_n_i,        // å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
    input    wire        mem_oe_n_i,        // è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    input    wire[3:0]   mem_be_n_i,        // å­—èŠ‚é€‰æ‹©ä¿¡å·
    input    wire        mem_ce_n_i,        // ç‰‡é?‰ä¿¡å?
    output   reg[31:0]   ram_data_o         // è¯»å–çš„æ•°æ®è¾“å‡?
);

    // çŠ¶æ?æœºå®šä¹‰
    parameter IDLE = 0;         // ç©ºé—²çŠ¶æ??
    parameter BUSY = 1;         // å¿™çŠ¶æ€?
    reg state, next_state, finish;

    // å¤„ç†ä¸²å£è¯·æ±‚
    wire uart = ~mem_ce_n_i & ((mem_addr_i == 32'hbfd003f8)|(mem_addr_i == 32'hbfd003fc));

    // çŠ¶æ?æœºæ—¶åºé€»è¾‘
    always@(posedge clk, posedge rst) begin
        if(rst) begin
            state <= IDLE;
        end else begin
            state <= next_state;
        end
    end

    // ä¸»è¦çš„è¯»å†™æ“ä½œé?»è¾‘
    always@(*) begin
        if(rst) begin
            finish = 1'b0;
            ram_data_o = 32'b0;
        end else begin
            case(state)
            IDLE:       begin
                finish = 1'b0;
                ram_data_o = (uart || ~mem_oe_n_i) ? ram_data_i : 32'b0;
            end
            BUSY:       begin
                finish = 1'b1;
                ram_data_o = (~mem_oe_n_i) ? ram_data_i : 32'b0;
            end
            default:    begin 
            end
            endcase
        end
    end

    // çŠ¶æ?æœºç»„åˆé€»è¾‘
    always@(*) begin
        if(rst) begin
            stall_from_mem = 1'b0;
            next_state = IDLE;
        end else begin
            case(state)
                IDLE: begin
                    if((~mem_oe_n_i || ~mem_we_n_i) && ~mem_ce_n_i && !uart) begin
                        // è¯»è¯·æ±‚ï¼Œè¿›å…¥è¯? SRAM çŠ¶æ??
                        next_state = BUSY;
                        stall_from_mem = 1'b1;
                    end else begin
                        next_state = IDLE;
                        stall_from_mem = 1'b0;
                    end
                end
                BUSY: begin
                    if(finish) begin
                        next_state = IDLE;
                        stall_from_mem = 1'b0;
                    end else begin
                        next_state = BUSY;  
                    end 
                end
                default: next_state = IDLE;
            endcase
        end
    end
endmodule