{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727670122926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727670122926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 01:22:02 2024 " "Processing started: Mon Sep 30 01:22:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727670122926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670122926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670122926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727670123337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727670123337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 1 1 " "Found 1 design units, including 1 entities, in source file proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.v" "" { Text "D:/CD/CD v3/Proj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727670132313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670132313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "re.v 1 1 " "Found 1 design units, including 1 entities, in source file re.v" { { "Info" "ISGN_ENTITY_NAME" "1 Re " "Found entity 1: Re" {  } { { "Re.v" "" { Text "D:/CD/CD v3/Re.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727670132316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670132316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girar.v 1 1 " "Found 1 design units, including 1 entities, in source file girar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Girar " "Found entity 1: Girar" {  } { { "Girar.v" "" { Text "D:/CD/CD v3/Girar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727670132318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670132318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erro.v 1 1 " "Found 1 design units, including 1 entities, in source file erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Erro " "Found entity 1: Erro" {  } { { "Erro.v" "" { Text "D:/CD/CD v3/Erro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727670132320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670132320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 1 1 " "Found 1 design units, including 1 entities, in source file display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1 " "Found entity 1: Display1" {  } { { "Display1.v" "" { Text "D:/CD/CD v3/Display1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727670132323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670132323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ligar Erro.v(9) " "Verilog HDL Implicit Net warning at Erro.v(9): created implicit net for \"Ligar\"" {  } { { "Erro.v" "" { Text "D:/CD/CD v3/Erro.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bateria Erro.v(9) " "Verilog HDL Implicit Net warning at Erro.v(9): created implicit net for \"Bateria\"" {  } { { "Erro.v" "" { Text "D:/CD/CD v3/Erro.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727670132357 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Proj.v(53) " "Verilog HDL warning at Proj.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "Proj.v" "" { Text "D:/CD/CD v3/Proj.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727670132359 "|Proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Erro Erro:erro " "Elaborating entity \"Erro\" for hierarchy \"Erro:erro\"" {  } { { "Proj.v" "erro" { Text "D:/CD/CD v3/Proj.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Re Re:re " "Elaborating entity \"Re\" for hierarchy \"Re:re\"" {  } { { "Proj.v" "re" { Text "D:/CD/CD v3/Proj.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Girar Girar:girar " "Elaborating entity \"Girar\" for hierarchy \"Girar:girar\"" {  } { { "Proj.v" "girar" { Text "D:/CD/CD v3/Proj.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display1 Display1:display1 " "Elaborating entity \"Display1\" for hierarchy \"Display1:display1\"" {  } { { "Proj.v" "display1" { Text "D:/CD/CD v3/Proj.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727670132446 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B Display1.v(6) " "Output port \"B\" at Display1.v(6) has no driver" {  } { { "Display1.v" "" { Text "D:/CD/CD v3/Display1.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727670132447 "|Proj|Display1:display1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1727670132571 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1727670132571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B VCC " "Pin \"B\" is stuck at VCC" {  } { { "Proj.v" "" { Text "D:/CD/CD v3/Proj.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727670132710 "|Proj|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "P VCC " "Pin \"P\" is stuck at VCC" {  } { { "Proj.v" "" { Text "D:/CD/CD v3/Proj.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727670132710 "|Proj|P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727670132710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727670132727 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727670132727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727670132727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727670132727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727670133142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 01:22:13 2024 " "Processing ended: Mon Sep 30 01:22:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727670133142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727670133142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727670133142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727670133142 ""}
