Synthesis report
Thu Jun 10 17:23:29 2021
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Source Assignments for serdesblockInst|lvds_0|core|arch_inst
  5. Source Assignments for serdesblockInst|lvds_0|core|arch_inst|reset_coreclk_sync.pll_areset_sync_coreclk
  6. Parameter Settings for User Entity Instance: genclktree_inst_0|iopll_0|altera_iopll_i
  7. Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core
  8. Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst
  9. Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|internal_pll.pll_inst
 10. Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|internal_pll.pll_inst|iopll_bootstrap_inst
 11. Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|reset_coreclk_sync.pll_areset_sync_coreclk
 12. Parameter Settings for User Entity Instance: d_sw_inst0
 13. Parameter Settings for User Entity Instance: d_sw_inst1
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Registers Packed Into Inferred Megafunctions
 18. Source Assignments for source_gen_inst0|dout_rtl_0|auto_generated|altera_syncram4|altsyncram5
 19. Parameter Settings for Inferred Entity Instance: source_gen_inst0|dout_rtl_0
 20. Post-Synthesis Netlist Statistics for Partition "root_partition"
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Post-Synthesis Netlist Statistics for Partition "auto_fab_0"
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Synthesis Messages



+-----------------------------------------------------------+
; Synthesis Summary                                         ;
+-----------------------+-----------------------------------+
; Synthesis Status      ; Failed - Thu Jun 10 17:23:28 2021 ;
; Revision Name         ; test1280M                         ;
; Top-level Entity Name ; test1280M                         ;
; Family                ; Cyclone 10 GX                     ;
+-----------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780E5G    ;                    ;
; Top-level entity name                                                           ; test1280M          ; test1280M          ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                               ; File Type                              ; File Name with Absolute Path                                                                                                                                                                                                                                                               ; Library                                   ; MD5                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+
; src/genclktree.ip                                                                                                                                                                              ; User File                              ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/genclktree.ip                                                                                                                                                                              ;                                           ; 579405b75087e2135ac16637bc27f143 ;
; src/genclktree/altera_iopll_1931/synth/genclktree_altera_iopll_1931_uu4i6tq.v                                                                                                                  ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/genclktree/altera_iopll_1931/synth/genclktree_altera_iopll_1931_uu4i6tq.v                                                                                                                  ; altera_iopll_1931                         ; 7d78f1a19599386017ea2aa9c26fc325 ;
; src/genclktree/synth/genclktree.v                                                                                                                                                              ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/genclktree/synth/genclktree.v                                                                                                                                                              ; genclktree                                ; ebf725134a9cac3facae2e1e35751427 ;
; test1280M.v                                                                                                                                                                                    ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/test1280M.v                                                                                                                                                                                    ;                                           ; 565c6736f5130205e9c2baf40d6e121f ;
; src/test1280M.sdc                                                                                                                                                                              ; User Synopsys Design Constraints File  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc                                                                                                                                                                              ;                                           ; 22d5050ff10220112de2fb9b5285ce69 ;
; src/stp1.stp                                                                                                                                                                                   ; User Signal Tap Logic Analyzer File    ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/stp1.stp                                                                                                                                                                                   ;                                           ; 0e5ec6968043a8c8ec6a69374d63160d ;
; src/counter_source.v                                                                                                                                                                           ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/counter_source.v                                                                                                                                                                           ;                                           ; 104237652e40f6f3e1e9bc59dd4b1a5d ;
; src/prbs_source.v                                                                                                                                                                              ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/prbs_source.v                                                                                                                                                                              ;                                           ; d9d6b7de5373bb335ead150ee101ca43 ;
; src/source_genv.v                                                                                                                                                                              ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/source_genv.v                                                                                                                                                                              ;                                           ; 90ae2fd78f8c465ca9c5fe132bbd6ddc ;
; src/const_source.v                                                                                                                                                                             ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/const_source.v                                                                                                                                                                             ;                                           ; 2077cdeb3a1c9e77e6ae3963390d314a ;
; src/sw_debouncer.v                                                                                                                                                                             ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/sw_debouncer.v                                                                                                                                                                             ;                                           ; 32f4e11dbfdc9cab115a73cf82fe5987 ;
; src/serdesblock.ip                                                                                                                                                                             ; User File                              ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock.ip                                                                                                                                                                             ;                                           ; f9596272f96fca0e93e4621742672330 ;
; src/serdesblock/altera_lvds_core20_191/synth/altera_lvds_core20.sv                                                                                                                             ; User SystemVerilog HDL File            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock/altera_lvds_core20_191/synth/altera_lvds_core20.sv                                                                                                                             ; altera_lvds_core20_191                    ; 5dd0b61e5a7ebc76f387d637d85bcf73 ;
; src/serdesblock/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v                                                                                                                          ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v                                                                                                                          ; altera_lvds_core20_191                    ; d1f2c2728beb0a5680f338694678a879 ;
; src/serdesblock/altera_lvds_core20_191/synth/serdesblock_altera_lvds_core20_191_tm4jgua.sv                                                                                                     ; User SystemVerilog HDL File            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock/altera_lvds_core20_191/synth/serdesblock_altera_lvds_core20_191_tm4jgua.sv                                                                                                     ; altera_lvds_core20_191                    ; ef4ac325f1832d87adbcf8f591882563 ;
; src/serdesblock/altera_lvds_1950/synth/serdesblock_altera_lvds_1950_qebrfpq.v                                                                                                                  ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock/altera_lvds_1950/synth/serdesblock_altera_lvds_1950_qebrfpq.v                                                                                                                  ; altera_lvds_1950                          ; 5ddf77d9ad3c8ef80a2b948096f79ac0 ;
; src/serdesblock/synth/serdesblock.v                                                                                                                                                            ; User Verilog HDL File                  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/serdesblock/synth/serdesblock.v                                                                                                                                                            ; serdesblock                               ; d82b2d79f8936a99ea4d8505a7942858 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_iopll.v                                                                                                                           ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_iopll.v                                                                                                                                                                                                                       ; altera_work                               ; 3a16434f8b25f041d38881a647826db6 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/iopll_bootstrap.sv                                                                                                                       ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/iopll_bootstrap.sv                                                                                                                                                                                                                   ; altera_work                               ; fba367974b2ccae7de3fa02076431c22 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_iopll_rotation_lcells.v                                                                                                           ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_iopll_rotation_lcells.v                                                                                                                                                                                                       ; altera_work                               ; ed80be4e5e0412e7644867006f73bea8 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/twentynm_iopll_ip.v                                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/twentynm_iopll_ip.v                                                                                                                                                                                                                  ; altera_work                               ; b0e83aec4247f6f595ca24a3046cad18 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/cyclone10gx_iopll_ip.v                                                                                                                   ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/cyclone10gx_iopll_ip.v                                                                                                                                                                                                               ; altera_work                               ; a4907e175cba6c6676693c00008a9f52 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                                                              ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                                                                                                                                                          ; altera_work                               ; c650f7d40f2bbbdcb2375edd88058801 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                              ; Encrypted Auto-Generated Megafunction  ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                                                                          ; altera_sld                                ; afdb19b244e88012c9288b59df6bf135 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                    ; Encrypted Auto-Generated Megafunction  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                    ; alt_sld_fab_0_10                          ; 67f396d1253419c6407be73a981b873b ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_3i457kq.v                                                    ; Encrypted Auto-Generated Megafunction  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_3i457kq.v                                                    ; alt_sld_fab_1920                          ; 87d5cdd22126e65784df5f159779ceef ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_mg34cwy.sv ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_mg34cwy.sv ; altera_connection_identification_hub_1920 ; 44a9de51a9b0b131ffe188d3aa9e1ce4 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                            ; Encrypted Auto-Generated Megafunction  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                            ; altera_jtag_wys_atom_1920                 ; 2155d9c2c0fa0b4a79c5350e95690369 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/altera_signaltap_agent_wrapper.sv                                                ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/altera_signaltap_agent_wrapper.sv                                                ; altera_signaltap_agent_1920               ; 95fe599c2165ba58734bbe47f124ae38 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd                                  ; Encrypted Auto-Generated Megafunction  ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd                                  ; altera_sld_jtag_hub_1920                  ; 22c482a86721f8e6cef0f0d5516747e7 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                              ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                              ; alt_sld_fab_0                             ; be75f03d51f5d37c446c3f777321ba67 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                         ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                                                                     ; altera_work                               ; da2b0beb2b6e9640cae495246606de54 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                        ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                                                                                    ; altera_work                               ; cf7173a36463c1f9836d19d8ece577be ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                           ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                                                                       ; altera_work                               ; 04b7b4e6ab0bc897839665af18681188 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                   ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                                                                               ; altera_work                               ; d0a4c2f8160a6f024e213c74acb42fb6 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                            ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                                                                        ; altera_work                               ; 372effc87b595c3849dd23879e60a726 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                     ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                                                                                                                 ; altera_work                               ; ccfb3028758a949b44b969440563c0ea ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                         ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                                                                                                                     ; altera_work                               ; 7cdead531c163a0b7f673f3f14c682b1 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                    ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                                                                                                                ; altera_work                               ; 965989928a98565f484f4694c4c52b71 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                        ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                                                    ; altera_work                               ; dfd097c794a02aebb286919869463e56 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                      ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                                                                                  ; altera_work                               ; 98011d0a82e4fbc6721fa0af7dffc14c ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                   ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                                                                               ; altera_work                               ; 4d889a999758a436968b20003d42b909 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                     ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                                                                                                                 ; altera_work                               ; ce5ceb021f15c86d2628fcd2214173fc ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                            ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                                                                                                                        ; altera_work                               ; 8567d1f68db8953ab63bf671870d5fc8 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                            ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                                                                        ; altera_work                               ; e9c8247ee2a117368f805928d5b4dd7d ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                        ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                                                                                                                    ; altera_work                               ; 5baec2a69249edc9ac033154e78f7143 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                            ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                                                                                                                        ; altera_work                               ; ab0356d80953b6340b2a24e6ae6500db ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                            ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                                                                                        ; altera_work                               ; 85595e6ebbb5b07a40fd0d3d5052e9cd ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                       ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                                                                                                                   ; altera_work                               ; 78a620eb58ba133aa7cab20af1c6d1a0 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                              ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                                                                                                                          ; altera_work                               ; 17c50ef2d706984859a7c2662f1e5ad9 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                             ; Encrypted Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                                                         ; altera_work                               ; ae3e9f5ed516494c06deb5bebfa27812 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                               ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                                                           ; altera_work                               ; 7f3e77b72eba55971d2d5583ba6bb525 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                         ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                                                                                     ; lpm                                       ;                                  ;
; lpm_constant.inc                                                                                                                                                                               ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                                                                                     ;                                           ;                                  ;
; dffeea.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                                                                                           ;                                           ;                                  ;
; aglobal204.inc                                                                                                                                                                                 ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/aglobal204.inc                                                                                                                                                                                                                       ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                           ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                                                                       ; altera_mf                                 ;                                  ;
; stratix_ram_block.inc                                                                                                                                                                          ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                                                                ;                                           ;                                  ;
; lpm_mux.inc                                                                                                                                                                                    ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                                                                          ;                                           ;                                  ;
; lpm_decode.inc                                                                                                                                                                                 ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                                                                       ;                                           ;                                  ;
; a_rdenreg.inc                                                                                                                                                                                  ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                                                                        ;                                           ;                                  ;
; altrom.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                                                                           ;                                           ;                                  ;
; altram.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                                                                           ;                                           ;                                  ;
; altdpram.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                                                                         ;                                           ;                                  ;
; cbx.lst                                                                                                                                                                                        ; Auto-Found Unspecified File            ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/cbx.lst                                                                                                                                                                                                                              ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altsyncram_f6q2.tdf                                                    ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altsyncram_f6q2.tdf                                                                                                                                                ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/decode_fsa.tdf                                                         ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/decode_fsa.tdf                                                                                                                                                     ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/mux_rmb.tdf                                                            ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/mux_rmb.tdf                                                                                                                                                        ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                             ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                                                                                                         ; altera_mf                                 ;                                  ;
; memmodes.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                                                                                                                       ;                                           ;                                  ;
; a_hdffe.inc                                                                                                                                                                                    ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                                                                                                          ;                                           ;                                  ;
; alt_le_rden_reg.inc                                                                                                                                                                            ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                                                                                                                  ;                                           ;                                  ;
; altsyncram.inc                                                                                                                                                                                 ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                                                                                                                       ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                              ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                                                                                          ; altera_mf                                 ;                                  ;
; muxlut.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                                                                                           ;                                           ;                                  ;
; bypassff.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                                                                         ;                                           ;                                  ;
; altshift.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                                                                         ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/mux_76a.tdf                                                            ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/mux_76a.tdf                                                                                                                                                        ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                           ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                                                                                                       ; altera_mf                                 ;                                  ;
; declut.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/declut.inc                                                                                                                                                                                                                           ;                                           ;                                  ;
; lpm_compare.inc                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                                                                                      ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/decode_d7b.tdf                                                         ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/decode_d7b.tdf                                                                                                                                                     ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                          ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                                                                                      ; lpm                                       ;                                  ;
; lpm_add_sub.inc                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                                                                                      ;                                           ;                                  ;
; cmpconst.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                                                                                         ;                                           ;                                  ;
; lpm_counter.inc                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                                                                                      ;                                           ;                                  ;
; alt_counter_stratix.inc                                                                                                                                                                        ; Auto-Found AHDL File                   ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                                                                                              ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_adg.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_adg.tdf                                                                                                                                                       ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_klg.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_klg.tdf                                                                                                                                                       ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cmpr_ngc.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cmpr_ngc.tdf                                                                                                                                                       ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_teg.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_teg.tdf                                                                                                                                                       ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cmpr_jgc.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cmpr_jgc.tdf                                                                                                                                                       ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_6dg.tdf                                                           ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/cntr_6dg.tdf                                                                                                                                                       ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                        ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                                                                                                                    ; work                                      ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altera_syncram_3571.tdf                                                ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altera_syncram_3571.tdf                                                                                                                                            ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altsyncram_1t64.tdf                                                    ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/altsyncram_1t64.tdf                                                                                                                                                ;                                           ;                                  ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/shift_taps_e6t.tdf                                                     ; Auto-Generated Megafunction            ; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/tmp-clearbox/test1280M/1204/shift_taps_e6t.tdf                                                                                                                                                 ;                                           ;                                  ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altshift_taps_counter.sv                                                                                                                 ; Megafunction                           ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altshift_taps_counter.sv                                                                                                                                                                                                             ; altera_work                               ;                                  ;
; src/serdesblock/altera_lvds_core20_191/synth/serdesblock_altera_lvds_core20_191_tm4jgua.sdc                                                                                                    ; User Synopsys Design Constraints File  ; src/serdesblock/altera_lvds_core20_191/synth/serdesblock_altera_lvds_core20_191_tm4jgua.sdc                                                                                                                                                                                                ;                                           ; 8ff1522b7c4d5196bec71511eec66ef3 ;
; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                                                             ; User Synopsys Design Constraints File  ; qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                                                                                                                                                         ;                                           ; 40b5ba81e6dfbb3fc51be70d79a7b0dc ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+


+--------------------------------------------------------------+
; Source Assignments for serdesblockInst|lvds_0|core|arch_inst ;
+-------------------+-------+------+---------------------------+
; Assignment        ; Value ; From ; To                        ;
+-------------------+-------+------+---------------------------+
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[0].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[1].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[2].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[3].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[4].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[5].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[6].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[7].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[8].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[9].tx.tx_reg[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[10].tx.tx_reg[0] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[11].tx.tx_reg[0] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[12].tx.tx_reg[0] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[13].tx.tx_reg[0] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[14].tx.tx_reg[0] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[7] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[6] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[5] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[4] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[3] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[2] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[1] ;
; PRESERVE_REGISTER ; on    ; -    ; channels[15].tx.tx_reg[0] ;
+-------------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source Assignments for serdesblockInst|lvds_0|core|arch_inst|reset_coreclk_sync.pll_areset_sync_coreclk ;
+---------------------------------+------------------------+------+---------------------------------------+
; Assignment                      ; Value                  ; From ; To                                    ;
+---------------------------------+------------------------+------+---------------------------------------+
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; sync_reg[1]                           ;
; GLOBAL_SIGNAL                   ; OFF                    ; -    ; sync_reg[1]                           ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; sync_reg[1]                           ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; sync_reg[0]                           ;
; GLOBAL_SIGNAL                   ; OFF                    ; -    ; sync_reg[0]                           ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; sync_reg[0]                           ;
+---------------------------------+------------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: genclktree_inst_0|iopll_0|altera_iopll_i ;
+---------------------------+---------------------------+-------------------------------+
; Parameter Name            ; Value                     ; Type                          ;
+---------------------------+---------------------------+-------------------------------+
; prot_mode                 ; BASIC                     ; String                        ;
; reference_clock_frequency ; 40.0 MHz                  ; String                        ;
; pll_type                  ; Cyclone 10 GX             ; String                        ;
; pll_subtype               ; General                   ; String                        ;
; number_of_clocks          ; 2                         ; Signed Integer                ;
; operation_mode            ; direct                    ; String                        ;
; output_clock_frequency0   ; 160.0 MHz                 ; String                        ;
; phase_shift0              ; 0 ps                      ; String                        ;
; duty_cycle0               ; 50                        ; Signed Integer                ;
; output_clock_frequency1   ; 40.0 MHz                  ; String                        ;
; phase_shift1              ; 0 ps                      ; String                        ;
; duty_cycle1               ; 50                        ; Signed Integer                ;
; output_clock_frequency2   ; 0 ps                      ; String                        ;
; phase_shift2              ; 0 ps                      ; String                        ;
; duty_cycle2               ; 50                        ; Signed Integer                ;
; output_clock_frequency3   ; 0 ps                      ; String                        ;
; phase_shift3              ; 0 ps                      ; String                        ;
; duty_cycle3               ; 50                        ; Signed Integer                ;
; output_clock_frequency4   ; 0 ps                      ; String                        ;
; phase_shift4              ; 0 ps                      ; String                        ;
; duty_cycle4               ; 50                        ; Signed Integer                ;
; output_clock_frequency5   ; 0 ps                      ; String                        ;
; phase_shift5              ; 0 ps                      ; String                        ;
; duty_cycle5               ; 50                        ; Signed Integer                ;
; output_clock_frequency6   ; 0 ps                      ; String                        ;
; phase_shift6              ; 0 ps                      ; String                        ;
; duty_cycle6               ; 50                        ; Signed Integer                ;
; output_clock_frequency7   ; 0 ps                      ; String                        ;
; phase_shift7              ; 0 ps                      ; String                        ;
; duty_cycle7               ; 50                        ; Signed Integer                ;
; output_clock_frequency8   ; 0 ps                      ; String                        ;
; phase_shift8              ; 0 ps                      ; String                        ;
; duty_cycle8               ; 50                        ; Signed Integer                ;
; clock_name_0              ; outclk0                   ; String                        ;
; clock_name_1              ; outclk1                   ; String                        ;
; clock_name_2              ;                           ; String                        ;
; clock_name_3              ;                           ; String                        ;
; clock_name_4              ;                           ; String                        ;
; clock_name_5              ;                           ; String                        ;
; clock_name_6              ;                           ; String                        ;
; clock_name_7              ;                           ; String                        ;
; clock_name_8              ;                           ; String                        ;
; clock_name_global_0       ; false                     ; String                        ;
; clock_name_global_1       ; false                     ; String                        ;
; clock_name_global_2       ; false                     ; String                        ;
; clock_name_global_3       ; false                     ; String                        ;
; clock_name_global_4       ; false                     ; String                        ;
; clock_name_global_5       ; false                     ; String                        ;
; clock_name_global_6       ; false                     ; String                        ;
; clock_name_global_7       ; false                     ; String                        ;
; clock_name_global_8       ; false                     ; String                        ;
; m_cnt_hi_div              ; 8                         ; Signed Integer                ;
; m_cnt_lo_div              ; 8                         ; Signed Integer                ;
; m_cnt_bypass_en           ; false                     ; String                        ;
; m_cnt_odd_div_duty_en     ; false                     ; String                        ;
; n_cnt_hi_div              ; 256                       ; Signed Integer                ;
; n_cnt_lo_div              ; 256                       ; Signed Integer                ;
; n_cnt_bypass_en           ; true                      ; String                        ;
; n_cnt_odd_div_duty_en     ; false                     ; String                        ;
; c_cnt_hi_div0             ; 2                         ; Signed Integer                ;
; c_cnt_lo_div0             ; 2                         ; Signed Integer                ;
; c_cnt_bypass_en0          ; false                     ; String                        ;
; c_cnt_in_src0             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en0    ; false                     ; String                        ;
; c_cnt_prst0               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst0        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div1             ; 8                         ; Signed Integer                ;
; c_cnt_lo_div1             ; 8                         ; Signed Integer                ;
; c_cnt_bypass_en1          ; false                     ; String                        ;
; c_cnt_in_src1             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en1    ; false                     ; String                        ;
; c_cnt_prst1               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst1        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div2             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div2             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en2          ; true                      ; String                        ;
; c_cnt_in_src2             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en2    ; false                     ; String                        ;
; c_cnt_prst2               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst2        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div3             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div3             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en3          ; true                      ; String                        ;
; c_cnt_in_src3             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en3    ; false                     ; String                        ;
; c_cnt_prst3               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst3        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div4             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div4             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en4          ; true                      ; String                        ;
; c_cnt_in_src4             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en4    ; false                     ; String                        ;
; c_cnt_prst4               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst4        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div5             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div5             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en5          ; true                      ; String                        ;
; c_cnt_in_src5             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en5    ; false                     ; String                        ;
; c_cnt_prst5               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst5        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div6             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div6             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en6          ; true                      ; String                        ;
; c_cnt_in_src6             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en6    ; false                     ; String                        ;
; c_cnt_prst6               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst6        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div7             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div7             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en7          ; true                      ; String                        ;
; c_cnt_in_src7             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en7    ; false                     ; String                        ;
; c_cnt_prst7               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst7        ; 0                         ; Signed Integer                ;
; c_cnt_hi_div8             ; 256                       ; Signed Integer                ;
; c_cnt_lo_div8             ; 256                       ; Signed Integer                ;
; c_cnt_bypass_en8          ; true                      ; String                        ;
; c_cnt_in_src8             ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; c_cnt_odd_div_duty_en8    ; false                     ; String                        ;
; c_cnt_prst8               ; 1                         ; Signed Integer                ;
; c_cnt_ph_mux_prst8        ; 0                         ; Signed Integer                ;
; clock_to_compensate       ; 0                         ; Signed Integer                ;
; pll_slf_rst               ; false                     ; String                        ;
; pll_bw_sel                ; Low                       ; String                        ;
; pll_output_clk_frequency  ; 640.0 MHz                 ; String                        ;
; pll_cp_current            ; pll_cp_setting10          ; String                        ;
; pll_bwctrl                ; pll_bw_res_setting3       ; String                        ;
; pll_fbclk_mux_1           ; pll_fbclk_mux_1_glb       ; String                        ;
; pll_fbclk_mux_2           ; pll_fbclk_mux_2_m_cnt     ; String                        ;
; pll_m_cnt_in_src          ; c_m_cnt_in_src_ph_mux_clk ; String                        ;
; pll_clkin_0_src           ; clk_0                     ; String                        ;
; pll_clkin_1_src           ; clk_0                     ; String                        ;
; pll_clk_loss_sw_en        ; false                     ; String                        ;
; pll_auto_clk_sw_en        ; false                     ; String                        ;
; pll_manu_clk_sw_en        ; false                     ; String                        ;
; pll_clk_sw_dly            ; 0                         ; Signed Integer                ;
; pll_extclk_0_cnt_src      ; pll_extclk_cnt_src_vss    ; String                        ;
; pll_extclk_1_cnt_src      ; pll_extclk_cnt_src_vss    ; String                        ;
; refclk1_frequency         ; 0 MHz                     ; String                        ;
+---------------------------+---------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core        ;
+------------------------------------+---------------------------+----------------+
; Parameter Name                     ; Value                     ; Type           ;
+------------------------------------+---------------------------+----------------+
; NUM_CHANNELS                       ; 16                        ; Signed Integer ;
; J_FACTOR                           ; 8                         ; Signed Integer ;
; RX_BITSLIP_ROLLOVER                ; 8                         ; Signed Integer ;
; TX_REGISTER_CLOCK                  ; tx_coreclock              ; String         ;
; TX_OUTCLOCK_NON_STD_PHASE_SHIFT    ; false                     ; String         ;
; SERDES_DPA_MODE                    ; tx_mode                   ; String         ;
; TX_OUTCLOCK_ENABLED                ; false                     ; String         ;
; TX_OUTCLOCK_DIV_WORD               ; 85                        ; Signed Integer ;
; TX_OUTCLOCK_BYPASS_SERIALIZER      ; false                     ; String         ;
; TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE ; false                     ; String         ;
; EXTERNAL_PLL                       ; false                     ; String         ;
; ALIGN_TO_RISING_EDGE_ONLY          ; false                     ; String         ;
; LOSE_LOCK_ON_ONE_CHANGE            ; false                     ; String         ;
; USE_BITSLIP                        ; false                     ; String         ;
; VCO_DIV_EXPONENT                   ; 0                         ; Signed Integer ;
; VCO_FREQUENCY                      ; 1280                      ; Signed Integer ;
; LOOPBACK_MODE                      ; 0                         ; Signed Integer ;
; SILICON_REV                        ; 20nm5                     ; String         ;
; USE_DIV_RECONFIG                   ; false                     ; String         ;
; pll_input_clock_frequency          ; 160.0 MHz                 ; String         ;
; pll_vco_clock_frequency            ; 1280.0 MHz                ; String         ;
; m_cnt_hi_div                       ; 4                         ; Signed Integer ;
; m_cnt_lo_div                       ; 4                         ; Signed Integer ;
; n_cnt_hi_div                       ; 256                       ; Signed Integer ;
; n_cnt_lo_div                       ; 256                       ; Signed Integer ;
; m_cnt_bypass_en                    ; false                     ; String         ;
; n_cnt_bypass_en                    ; true                      ; String         ;
; m_cnt_odd_div_duty_en              ; false                     ; String         ;
; n_cnt_odd_div_duty_en              ; false                     ; String         ;
; pll_cp_setting                     ; pll_cp_setting28          ; String         ;
; pll_ripplecap_setting              ;                           ; String         ;
; pll_bw_ctrl                        ; pll_bw_res_setting3       ; String         ;
; c_cnt_hi_div0                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div0                      ; 256                       ; Signed Integer ;
; c_cnt_prst0                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst0                 ; 4                         ; Signed Integer ;
; c_cnt_bypass_en0                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en0             ; false                     ; String         ;
; c_cnt_hi_div1                      ; 1                         ; Signed Integer ;
; c_cnt_lo_div1                      ; 7                         ; Signed Integer ;
; c_cnt_prst1                        ; 8                         ; Signed Integer ;
; c_cnt_ph_mux_prst1                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en1                   ; false                     ; String         ;
; c_cnt_odd_div_duty_en1             ; false                     ; String         ;
; c_cnt_hi_div2                      ; 4                         ; Signed Integer ;
; c_cnt_lo_div2                      ; 4                         ; Signed Integer ;
; c_cnt_prst2                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst2                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en2                   ; false                     ; String         ;
; c_cnt_odd_div_duty_en2             ; false                     ; String         ;
; c_cnt_hi_div3                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div3                      ; 256                       ; Signed Integer ;
; c_cnt_prst3                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst3                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en3                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en3             ; false                     ; String         ;
; c_cnt_hi_div4                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div4                      ; 256                       ; Signed Integer ;
; c_cnt_prst4                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst4                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en4                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en4             ; false                     ; String         ;
; c_cnt_hi_div5                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div5                      ; 256                       ; Signed Integer ;
; c_cnt_prst5                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst5                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en5                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en5             ; false                     ; String         ;
; c_cnt_hi_div6                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div6                      ; 256                       ; Signed Integer ;
; c_cnt_prst6                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst6                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en6                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en6             ; false                     ; String         ;
; c_cnt_hi_div7                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div7                      ; 256                       ; Signed Integer ;
; c_cnt_prst7                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst7                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en7                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en7             ; false                     ; String         ;
; c_cnt_hi_div8                      ; 256                       ; Signed Integer ;
; c_cnt_lo_div8                      ; 256                       ; Signed Integer ;
; c_cnt_prst8                        ; 1                         ; Signed Integer ;
; c_cnt_ph_mux_prst8                 ; 0                         ; Signed Integer ;
; c_cnt_bypass_en8                   ; true                      ; String         ;
; c_cnt_odd_div_duty_en8             ; false                     ; String         ;
; pll_output_clock_frequency_0       ; 1280.0 MHz                ; String         ;
; pll_output_phase_shift_0           ; 390 ps                    ; String         ;
; pll_output_duty_cycle_0            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_1       ; 160.0 MHz                 ; String         ;
; pll_output_phase_shift_1           ; 5468 ps                   ; String         ;
; pll_output_duty_cycle_1            ; 13                        ; Signed Integer ;
; pll_output_clock_frequency_2       ; 160.0 MHz                 ; String         ;
; pll_output_phase_shift_2           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_2            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_3       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_3           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_3            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_4       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_4           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_4            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_5       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_5           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_5            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_6       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_6           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_6            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_7       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_7           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_7            ; 50                        ; Signed Integer ;
; pll_output_clock_frequency_8       ; 0.0 MHz                   ; String         ;
; pll_output_phase_shift_8           ; 0 ps                      ; String         ;
; pll_output_duty_cycle_8            ; 50                        ; Signed Integer ;
; pll_clk_out_en_0                   ; true                      ; String         ;
; pll_clk_out_en_1                   ; true                      ; String         ;
; pll_clk_out_en_2                   ; true                      ; String         ;
; pll_clk_out_en_3                   ; false                     ; String         ;
; pll_clk_out_en_4                   ; false                     ; String         ;
; pll_clk_out_en_5                   ; false                     ; String         ;
; pll_clk_out_en_6                   ; false                     ; String         ;
; pll_clk_out_en_7                   ; false                     ; String         ;
; pll_clk_out_en_8                   ; false                     ; String         ;
; pll_fbclk_mux_1                    ; pll_fbclk_mux_1_glb       ; String         ;
; pll_fbclk_mux_2                    ; pll_fbclk_mux_2_m_cnt     ; String         ;
; pll_m_cnt_in_src                   ; c_m_cnt_in_src_ph_mux_clk ; String         ;
; pll_bw_sel                         ; high                      ; String         ;
+------------------------------------+---------------------------+----------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst ;
+------------------------------------+---------------------------+-------------------+
; Parameter Name                     ; Value                     ; Type              ;
+------------------------------------+---------------------------+-------------------+
; NUM_CHANNELS                       ; 16                        ; Signed Integer    ;
; J_FACTOR                           ; 8                         ; Signed Integer    ;
; EXTERNAL_PLL                       ; false                     ; String            ;
; USE_BITSLIP                        ; false                     ; String            ;
; TX_OUTCLOCK_NON_STD_PHASE_SHIFT    ; false                     ; String            ;
; SILICON_REV                        ; 20nm5                     ; String            ;
; USE_DIV_RECONFIG                   ; false                     ; String            ;
; pll_input_clock_frequency          ; 160.0 MHz                 ; String            ;
; pll_vco_clock_frequency            ; 1280.0 MHz                ; String            ;
; pll_output_clock_frequency_0       ; 1280.0 MHz                ; String            ;
; pll_output_clock_frequency_1       ; 160.0 MHz                 ; String            ;
; pll_output_clock_frequency_2       ; 160.0 MHz                 ; String            ;
; pll_output_clock_frequency_3       ; 0.0 MHz                   ; String            ;
; pll_output_clock_frequency_4       ; 0.0 MHz                   ; String            ;
; pll_output_clock_frequency_5       ; 0.0 MHz                   ; String            ;
; pll_output_clock_frequency_6       ; 0.0 MHz                   ; String            ;
; pll_output_clock_frequency_7       ; 0.0 MHz                   ; String            ;
; pll_output_clock_frequency_8       ; 0.0 MHz                   ; String            ;
; pll_output_duty_cycle_0            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_1            ; 13                        ; Signed Integer    ;
; pll_output_duty_cycle_2            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_3            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_4            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_5            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_6            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_7            ; 50                        ; Signed Integer    ;
; pll_output_duty_cycle_8            ; 50                        ; Signed Integer    ;
; pll_output_phase_shift_0           ; 390 ps                    ; String            ;
; pll_output_phase_shift_1           ; 5468 ps                   ; String            ;
; pll_output_phase_shift_2           ; 0 ps                      ; String            ;
; pll_output_phase_shift_3           ; 0 ps                      ; String            ;
; pll_output_phase_shift_4           ; 0 ps                      ; String            ;
; pll_output_phase_shift_5           ; 0 ps                      ; String            ;
; pll_output_phase_shift_6           ; 0 ps                      ; String            ;
; pll_output_phase_shift_7           ; 0 ps                      ; String            ;
; pll_output_phase_shift_8           ; 0 ps                      ; String            ;
; SERDES_DPA_MODE                    ; tx_mode                   ; String            ;
; ALIGN_TO_RISING_EDGE_ONLY          ; false                     ; String            ;
; LOSE_LOCK_ON_ONE_CHANGE            ; false                     ; String            ;
; RESET_FIFO_AT_FIRST_LOCK           ; false                     ; String            ;
; ENABLE_CLOCK_PIN_MODE              ; false                     ; String            ;
; LOOPBACK_MODE                      ; 0                         ; Signed Integer    ;
; NET_PPM_VARIATION                  ; 0                         ; String            ;
; IS_NEGATIVE_PPM_DRIFT              ; false                     ; String            ;
; REGISTER_PARALLEL_DATA             ; false                     ; String            ;
; USE_FALLING_CLOCK_EDGE             ; false                     ; String            ;
; TX_OUTCLOCK_ENABLED                ; false                     ; String            ;
; TX_OUTCLOCK_BYPASS_SERIALIZER      ; false                     ; String            ;
; TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE ; false                     ; String            ;
; TX_REGISTER_CLOCK                  ; tx_coreclock              ; String            ;
; TX_OUTCLOCK_DIV_WORD               ; 85                        ; Signed Integer    ;
; VCO_DIV_EXPONENT                   ; 0                         ; Signed Integer    ;
; VCO_FREQUENCY                      ; 1280                      ; Signed Integer    ;
; RX_BITSLIP_ROLLOVER                ; 8                         ; Signed Integer    ;
; pll_clk_out_en_0                   ; true                      ; String            ;
; pll_clk_out_en_1                   ; true                      ; String            ;
; pll_clk_out_en_2                   ; true                      ; String            ;
; pll_clk_out_en_3                   ; false                     ; String            ;
; pll_clk_out_en_4                   ; false                     ; String            ;
; pll_clk_out_en_5                   ; false                     ; String            ;
; pll_clk_out_en_6                   ; false                     ; String            ;
; pll_clk_out_en_7                   ; false                     ; String            ;
; pll_clk_out_en_8                   ; false                     ; String            ;
; m_cnt_hi_div                       ; 4                         ; Signed Integer    ;
; m_cnt_lo_div                       ; 4                         ; Signed Integer    ;
; n_cnt_hi_div                       ; 256                       ; Signed Integer    ;
; n_cnt_lo_div                       ; 256                       ; Signed Integer    ;
; m_cnt_bypass_en                    ; false                     ; String            ;
; n_cnt_bypass_en                    ; true                      ; String            ;
; m_cnt_odd_div_duty_en              ; false                     ; String            ;
; n_cnt_odd_div_duty_en              ; false                     ; String            ;
; c_cnt_hi_div0                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div0                      ; 256                       ; Signed Integer    ;
; c_cnt_prst0                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst0                 ; 4                         ; Signed Integer    ;
; c_cnt_bypass_en0                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en0             ; false                     ; String            ;
; c_cnt_hi_div1                      ; 1                         ; Signed Integer    ;
; c_cnt_lo_div1                      ; 7                         ; Signed Integer    ;
; c_cnt_prst1                        ; 8                         ; Signed Integer    ;
; c_cnt_ph_mux_prst1                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en1                   ; false                     ; String            ;
; c_cnt_odd_div_duty_en1             ; false                     ; String            ;
; c_cnt_hi_div2                      ; 4                         ; Signed Integer    ;
; c_cnt_lo_div2                      ; 4                         ; Signed Integer    ;
; c_cnt_prst2                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst2                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en2                   ; false                     ; String            ;
; c_cnt_odd_div_duty_en2             ; false                     ; String            ;
; c_cnt_hi_div3                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div3                      ; 256                       ; Signed Integer    ;
; c_cnt_prst3                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst3                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en3                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en3             ; false                     ; String            ;
; c_cnt_hi_div4                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div4                      ; 256                       ; Signed Integer    ;
; c_cnt_prst4                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst4                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en4                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en4             ; false                     ; String            ;
; c_cnt_hi_div5                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div5                      ; 256                       ; Signed Integer    ;
; c_cnt_prst5                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst5                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en5                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en5             ; false                     ; String            ;
; c_cnt_hi_div6                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div6                      ; 256                       ; Signed Integer    ;
; c_cnt_prst6                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst6                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en6                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en6             ; false                     ; String            ;
; c_cnt_hi_div7                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div7                      ; 256                       ; Signed Integer    ;
; c_cnt_prst7                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst7                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en7                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en7             ; false                     ; String            ;
; c_cnt_hi_div8                      ; 256                       ; Signed Integer    ;
; c_cnt_lo_div8                      ; 256                       ; Signed Integer    ;
; c_cnt_prst8                        ; 1                         ; Signed Integer    ;
; c_cnt_ph_mux_prst8                 ; 0                         ; Signed Integer    ;
; c_cnt_bypass_en8                   ; true                      ; String            ;
; c_cnt_odd_div_duty_en8             ; false                     ; String            ;
; pll_cp_current                     ; 5                         ; Signed Integer    ;
; pll_bwctrl                         ; 18000                     ; Signed Integer    ;
; pll_fbclk_mux_1                    ; pll_fbclk_mux_1_glb       ; String            ;
; pll_fbclk_mux_2                    ; pll_fbclk_mux_2_m_cnt     ; String            ;
; pll_m_cnt_in_src                   ; c_m_cnt_in_src_ph_mux_clk ; String            ;
; pll_bw_sel                         ; high                      ; String            ;
; pll_bw_ctrl                        ; pll_bw_res_setting3       ; String            ;
; pll_cp_setting                     ; pll_cp_setting28          ; String            ;
; pll_ripplecap_setting              ;                           ; String            ;
+------------------------------------+---------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|internal_pll.pll_inst ;
+-------------------------------+---------------------------+----------------------------------------------+
; Parameter Name                ; Value                     ; Type                                         ;
+-------------------------------+---------------------------+----------------------------------------------+
; number_of_counters            ; 9                         ; Signed Integer                               ;
; number_of_extclks             ; 2                         ; Signed Integer                               ;
; number_of_fine_delay_chains   ; 4                         ; Signed Integer                               ;
; reference_clock_frequency     ; 160.0 MHz                 ; String                                       ;
; vco_frequency                 ; 1280.0 MHz                ; String                                       ;
; output_clock_frequency_0      ; 1280.0 MHz                ; String                                       ;
; output_clock_frequency_1      ; 160.0 MHz                 ; String                                       ;
; output_clock_frequency_2      ; 160.0 MHz                 ; String                                       ;
; output_clock_frequency_3      ; 0.0 MHz                   ; String                                       ;
; output_clock_frequency_4      ; 0.0 MHz                   ; String                                       ;
; output_clock_frequency_5      ; 0.0 MHz                   ; String                                       ;
; output_clock_frequency_6      ; 0.0 MHz                   ; String                                       ;
; output_clock_frequency_7      ; 0.0 MHz                   ; String                                       ;
; output_clock_frequency_8      ; 0.0 MHz                   ; String                                       ;
; duty_cycle_0                  ; 50                        ; Signed Integer                               ;
; duty_cycle_1                  ; 13                        ; Signed Integer                               ;
; duty_cycle_2                  ; 50                        ; Signed Integer                               ;
; duty_cycle_3                  ; 50                        ; Signed Integer                               ;
; duty_cycle_4                  ; 50                        ; Signed Integer                               ;
; duty_cycle_5                  ; 50                        ; Signed Integer                               ;
; duty_cycle_6                  ; 50                        ; Signed Integer                               ;
; duty_cycle_7                  ; 50                        ; Signed Integer                               ;
; duty_cycle_8                  ; 50                        ; Signed Integer                               ;
; phase_shift_0                 ; 390 ps                    ; String                                       ;
; phase_shift_1                 ; 5468 ps                   ; String                                       ;
; phase_shift_2                 ; 0 ps                      ; String                                       ;
; phase_shift_3                 ; 0 ps                      ; String                                       ;
; phase_shift_4                 ; 0 ps                      ; String                                       ;
; phase_shift_5                 ; 0 ps                      ; String                                       ;
; phase_shift_6                 ; 0 ps                      ; String                                       ;
; phase_shift_7                 ; 0 ps                      ; String                                       ;
; phase_shift_8                 ; 0 ps                      ; String                                       ;
; compensation_mode             ; direct                    ; String                                       ;
; bw_sel                        ; high                      ; String                                       ;
; silicon_rev                   ; reva                      ; String                                       ;
; speed_grade                   ; 2                         ; String                                       ;
; use_default_base_address      ; true                      ; String                                       ;
; user_base_address             ; 0                         ; Signed Integer                               ;
; is_cascaded_pll               ; false                     ; String                                       ;
; pll_atb                       ; atb_selectdisable         ; String                                       ;
; pll_auto_clk_sw_en            ; false                     ; String                                       ;
; pll_bwctrl                    ; pll_bw_res_setting3       ; String                                       ;
; pll_c0_extclk_dllout_en       ; false                     ; String                                       ;
; pll_c0_out_en                 ; true                      ; String                                       ;
; pll_c1_extclk_dllout_en       ; false                     ; String                                       ;
; pll_c1_out_en                 ; true                      ; String                                       ;
; pll_c2_extclk_dllout_en       ; false                     ; String                                       ;
; pll_c2_out_en                 ; true                      ; String                                       ;
; pll_c3_extclk_dllout_en       ; false                     ; String                                       ;
; pll_c3_out_en                 ; false                     ; String                                       ;
; pll_c4_out_en                 ; false                     ; String                                       ;
; pll_c5_out_en                 ; false                     ; String                                       ;
; pll_c6_out_en                 ; false                     ; String                                       ;
; pll_c7_out_en                 ; false                     ; String                                       ;
; pll_c8_out_en                 ; false                     ; String                                       ;
; pll_c_counter_0_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_0_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_0_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_0_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_0_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_0_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_0_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_0_ph_mux_prst   ; 4                         ; Signed Integer                               ;
; pll_c_counter_0_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_1_bypass_en     ; false                     ; String                                       ;
; pll_c_counter_1_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_1_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_1_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_1_high          ; 1                         ; Signed Integer                               ;
; pll_c_counter_1_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_1_low           ; 7                         ; Signed Integer                               ;
; pll_c_counter_1_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_1_prst          ; 8                         ; Signed Integer                               ;
; pll_c_counter_2_bypass_en     ; false                     ; String                                       ;
; pll_c_counter_2_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_2_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_2_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_2_high          ; 4                         ; Signed Integer                               ;
; pll_c_counter_2_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_2_low           ; 4                         ; Signed Integer                               ;
; pll_c_counter_2_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_2_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_3_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_3_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_3_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_3_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_3_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_3_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_3_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_3_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_3_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_4_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_4_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_4_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_4_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_4_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_4_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_4_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_4_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_4_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_5_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_5_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_5_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_5_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_5_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_5_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_5_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_5_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_5_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_6_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_6_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_6_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_6_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_6_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_6_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_6_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_6_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_6_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_7_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_7_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_7_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_7_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_7_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_7_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_7_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_7_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_7_prst          ; 1                         ; Signed Integer                               ;
; pll_c_counter_8_bypass_en     ; true                      ; String                                       ;
; pll_c_counter_8_coarse_dly    ; 0 ps                      ; String                                       ;
; pll_c_counter_8_even_duty_en  ; false                     ; String                                       ;
; pll_c_counter_8_fine_dly      ; 0 ps                      ; String                                       ;
; pll_c_counter_8_high          ; 256                       ; Signed Integer                               ;
; pll_c_counter_8_in_src        ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_c_counter_8_low           ; 256                       ; Signed Integer                               ;
; pll_c_counter_8_ph_mux_prst   ; 0                         ; Signed Integer                               ;
; pll_c_counter_8_prst          ; 1                         ; Signed Integer                               ;
; pll_clk_loss_edge             ; pll_clk_loss_both_edges   ; String                                       ;
; pll_clk_loss_sw_en            ; false                     ; String                                       ;
; pll_clk_sw_dly                ; 0                         ; Signed Integer                               ;
; pll_clkin_0_src               ; pll_clkin_0_src_ioclkin_0 ; String                                       ;
; pll_clkin_1_src               ; pll_clkin_1_src_ioclkin_0 ; String                                       ;
; pll_cmp_buf_dly               ; 0 ps                      ; String                                       ;
; pll_coarse_dly_0              ; 0 ps                      ; String                                       ;
; pll_coarse_dly_1              ; 0 ps                      ; String                                       ;
; pll_coarse_dly_2              ; 0 ps                      ; String                                       ;
; pll_coarse_dly_3              ; 0 ps                      ; String                                       ;
; pll_cp_compensation           ; false                     ; String                                       ;
; pll_cp_current_setting        ; pll_cp_setting28          ; String                                       ;
; pll_ctrl_override_setting     ; true                      ; String                                       ;
; pll_dft_plniotri_override     ; false                     ; String                                       ;
; pll_dft_ppmclk                ; c_cnt_out                 ; String                                       ;
; pll_dll_src                   ; pll_dll_src_vss           ; String                                       ;
; pll_dly_0_enable              ; true                      ; String                                       ;
; pll_dly_1_enable              ; true                      ; String                                       ;
; pll_dly_2_enable              ; true                      ; String                                       ;
; pll_dly_3_enable              ; true                      ; String                                       ;
; pll_enable                    ; true                      ; String                                       ;
; pll_extclk_0_cnt_src          ; pll_extclk_cnt_src_vss    ; String                                       ;
; pll_extclk_0_enable           ; false                     ; String                                       ;
; pll_extclk_0_invert           ; false                     ; String                                       ;
; pll_extclk_1_cnt_src          ; pll_extclk_cnt_src_vss    ; String                                       ;
; pll_extclk_1_enable           ; false                     ; String                                       ;
; pll_extclk_1_invert           ; false                     ; String                                       ;
; pll_fbclk_mux_1               ; pll_fbclk_mux_1_glb       ; String                                       ;
; pll_fbclk_mux_2               ; pll_fbclk_mux_2_m_cnt     ; String                                       ;
; pll_fine_dly_0                ; 0 ps                      ; String                                       ;
; pll_fine_dly_1                ; 0 ps                      ; String                                       ;
; pll_fine_dly_2                ; 0 ps                      ; String                                       ;
; pll_fine_dly_3                ; 0 ps                      ; String                                       ;
; pll_lock_fltr_cfg             ; 25                        ; Signed Integer                               ;
; pll_lock_fltr_test            ; pll_lock_fltr_nrm         ; String                                       ;
; pll_m_counter_bypass_en       ; false                     ; String                                       ;
; pll_m_counter_coarse_dly      ; 0 ps                      ; String                                       ;
; pll_m_counter_even_duty_en    ; false                     ; String                                       ;
; pll_m_counter_fine_dly        ; 0 ps                      ; String                                       ;
; pll_m_counter_high            ; 4                         ; Signed Integer                               ;
; pll_m_counter_in_src          ; c_m_cnt_in_src_ph_mux_clk ; String                                       ;
; pll_m_counter_low             ; 4                         ; Signed Integer                               ;
; pll_m_counter_ph_mux_prst     ; 0                         ; Signed Integer                               ;
; pll_m_counter_prst            ; 1                         ; Signed Integer                               ;
; pll_manu_clk_sw_en            ; false                     ; String                                       ;
; pll_n_counter_bypass_en       ; true                      ; String                                       ;
; pll_n_counter_coarse_dly      ; 0 ps                      ; String                                       ;
; pll_n_counter_fine_dly        ; 0 ps                      ; String                                       ;
; pll_n_counter_high            ; 256                       ; Signed Integer                               ;
; pll_n_counter_low             ; 256                       ; Signed Integer                               ;
; pll_n_counter_odd_div_duty_en ; false                     ; String                                       ;
; pll_nreset_invert             ; false                     ; String                                       ;
; pll_phyfb_mux                 ; m_cnt_phmux_out           ; String                                       ;
; pll_ref_buf_dly               ; 0 ps                      ; String                                       ;
; pll_ripplecap_ctrl            ; pll_ripplecap_setting0    ; String                                       ;
; pll_self_reset                ; false                     ; String                                       ;
; pll_sw_refclk_src             ; pll_sw_refclk_src_clk_0   ; String                                       ;
; pll_tclk_mux_en               ; false                     ; String                                       ;
; pll_tclk_sel                  ; pll_tclk_m_src            ; String                                       ;
; pll_test_enable               ; false                     ; String                                       ;
; pll_testdn_enable             ; false                     ; String                                       ;
; pll_testup_enable             ; false                     ; String                                       ;
; pll_unlock_fltr_cfg           ; 2                         ; Signed Integer                               ;
; pll_vccr_pd_en                ; true                      ; String                                       ;
; pll_vco_ph0_en                ; true                      ; String                                       ;
; pll_vco_ph1_en                ; true                      ; String                                       ;
; pll_vco_ph2_en                ; true                      ; String                                       ;
; pll_vco_ph3_en                ; true                      ; String                                       ;
; pll_vco_ph4_en                ; true                      ; String                                       ;
; pll_vco_ph5_en                ; true                      ; String                                       ;
; pll_vco_ph6_en                ; true                      ; String                                       ;
; pll_vco_ph7_en                ; true                      ; String                                       ;
; pll_dft_vco_ph0_en            ; false                     ; String                                       ;
; pll_dft_vco_ph1_en            ; false                     ; String                                       ;
; pll_dft_vco_ph2_en            ; false                     ; String                                       ;
; pll_dft_vco_ph3_en            ; false                     ; String                                       ;
; pll_dft_vco_ph4_en            ; false                     ; String                                       ;
; pll_dft_vco_ph5_en            ; false                     ; String                                       ;
; pll_dft_vco_ph6_en            ; false                     ; String                                       ;
; pll_dft_vco_ph7_en            ; false                     ; String                                       ;
; pll_powerdown_mode            ; false                     ; String                                       ;
+-------------------------------+---------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|internal_pll.pll_inst|iopll_bootstrap_inst ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; PLL_CTR_RESYNC                 ; 0     ; Signed Integer                                                                       ;
; PLL_AUTO_RESET_ON_LOSS_OF_LOCK ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdesblockInst|lvds_0|core|arch_inst|reset_coreclk_sync.pll_areset_sync_coreclk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------+
; RESET_SYNC_LENGTH ; 2     ; Signed Integer                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_sw_inst0 ;
+------------------+--------+-----------------------------+
; Parameter Name   ; Value  ; Type                        ;
+------------------+--------+-----------------------------+
; c_DEBOUNCE_LIMIT ; 400000 ; Signed Integer              ;
+------------------+--------+-----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_sw_inst1 ;
+------------------+--------+-----------------------------+
; Parameter Name   ; Value  ; Type                        ;
+------------------+--------+-----------------------------+
; c_DEBOUNCE_LIMIT ; 400000 ; Signed Integer              ;
+------------------+--------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+-----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[0].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[1].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[2].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[3].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[4].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[5].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[6].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[7].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[8].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[0]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[1]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[2]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[3]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[4]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[5]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[6]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[9].tx.tx_reg[7]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[3] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[4] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[5] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[6] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[10].tx.tx_reg[7] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[3] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[4] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[5] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[6] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[11].tx.tx_reg[7] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[12].tx.tx_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[12].tx.tx_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[12].tx.tx_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; serdesblockInst|lvds_0|core|arch_inst|channels[12].tx.tx_reg[3] ; yes                                                              ; yes                                        ; yes                                                                        ;
; Total number of protected registers is 128                      ;                                                                  ;                                            ;                                                                            ;
+-----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
Table truncated at 100 items. To change the number of protected registers reported, set the "Number of Protected Registers Reported in Synthesis Report" option.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; const_source_inst0|const[0..127]                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in     ;
; simple_counter_inst0|data[1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63,65,67,69,71,73,75,77,79,81,83,85,87,89,91,93,95,97,99,101,103,105,107,109,111,113,115,117,119,121,123,127] ; Merged with simple_counter_inst0|data[125] ;
; simple_counter_inst0|data[2,4,66,98,114,122]                                                                                                                                                                                    ; Merged with simple_counter_inst0|data[126] ;
; simple_counter_inst0|data[0,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62,64,68,70,72,74,76,78,80,82,84,86,88,90,92,94,96,100,102,104,106,108,110,112,116,118,120]                       ; Merged with simple_counter_inst0|data[124] ;
; simple_counter_inst0|data[124]                                                                                                                                                                                                  ; Merged with simple_counter_inst0|data[126] ;
; Total Number of Removed Registers = 254                                                                                                                                                                                         ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; source_gen_inst0|Mux_121   ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+-------------------------------+-----------------------------+------------+
; Register Name                 ; Megafunction                ; Type       ;
+-------------------------------+-----------------------------+------------+
; tx_in[0..127]                 ; source_gen_inst0|dout_rtl_0 ; SHIFT_TAPS ;
; data_out[0..127]              ; source_gen_inst0|dout_rtl_0 ; SHIFT_TAPS ;
; source_gen_inst0|dout[0..127] ; source_gen_inst0|dout_rtl_0 ; SHIFT_TAPS ;
+-------------------------------+-----------------------------+------------+


+-----------------------------------------------------------------------------------------------+
; Source Assignments for source_gen_inst0|dout_rtl_0|auto_generated|altera_syncram4|altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: source_gen_inst0|dout_rtl_0 ;
+----------------+----------------+--------------------------------------------+
; Parameter Name ; Value          ; Type                                       ;
+----------------+----------------+--------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                    ;
; WIDTH          ; 128            ; Untyped                                    ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                    ;
; CBXI_PARAMETER ; shift_taps_e6t ; Untyped                                    ;
+----------------+----------------+--------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+-----------------------------+------------------------------------+
; Type                        ; Count                              ;
+-----------------------------+------------------------------------+
; blackbox                    ; 1                                  ;
;     auto_fab_0              ; 1                                  ;
; boundary_port               ; 26                                 ;
; cyclone10gx_ff              ; 309                                ;
;     CLR                     ; 130                                ;
;     SCLR                    ; 38                                 ;
;     plain                   ; 141                                ;
; cyclone10gx_io_serdes_dpa   ; 16                                 ;
; cyclone10gx_iopll           ; 2                                  ;
; cyclone10gx_lcell_comb      ; 253                                ;
;     arith                   ; 38                                 ;
;         1 data inputs       ; 38                                 ;
;     normal                  ; 215                                ;
;         0 data inputs       ; 1                                  ;
;         1 data inputs       ; 69                                 ;
;         2 data inputs       ; 1                                  ;
;         3 data inputs       ; 4                                  ;
;         4 data inputs       ; 130                                ;
;         6 data inputs       ; 10                                 ;
; cyclone10gx_lvds_clock_tree ; 1                                  ;
; cyclone10gx_ram_block       ; 128                                ;
;                             ;                                    ;
; Number of carry chains      ; 2                                  ;
; Max carry chain length      ; 19                                 ;
;                             ;                                    ;
; Max LUT depth               ; 2.80                               ;
; Average LUT depth           ; 0.83                               ;
+-----------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_enable_delayed                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[14]                    ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[14]               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[13]                    ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[13]               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[12]                    ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[12]               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[11]                    ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[11]               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[10]                    ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[10]               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[9]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[9]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[8]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[7]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[6]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[5]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[4]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[3]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[3]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[2]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[2]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[1]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[1]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[0]                     ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[0]                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[3,5..15]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[14]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]                                            ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[13]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[13]                                            ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[12]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[12]                                            ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[11]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[11]                                            ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[10]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[10]                                            ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[9]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[9]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[8]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[8]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[7]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[6]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[6]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[5]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[5]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[4]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[4]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[3]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[3]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[2]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[2]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[1]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[1]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[0]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[0]                                             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena_pipe_reg[0]                                          ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_enable_delayed_pipe_reg[0]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[3,5..15] ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][30]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][14]                          ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][29]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][13]                          ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][28]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][12]                          ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][27]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][11]                          ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][26]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][10]                          ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][25]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][9]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][24]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][8]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][23]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][7]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][22]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][6]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][21]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][5]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][20]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][4]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][19]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][3]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][18]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][2]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][17]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][1]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][16]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][0]                           ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[15]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[13,14]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Total Number of Removed Registers = 76                                                                                                                                                                              ;                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[15]                                   ; Stuck at GND              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[14],                                   ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[13]                                    ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16] ; Stuck at GND              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16] ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                    ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                          ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                          ; Yes                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[10]                                                           ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[15]                                                           ; Yes                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]                                                                                                                                   ; Yes                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]                                                    ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[1]                 ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] ; Yes                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|counter[4]                                                   ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[18]                                                                 ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                    ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|word_counter[3]                                                                                                                  ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|word_counter[3]                                                          ; Yes                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|design_hash_reg[3]                                                                                                                            ; Yes                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                                                               ; Yes                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[2]                                                                                                                       ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|i114                                                         ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "auto_fab_0" ;
+------------------------+-------------------------------------+
; Type                   ; Count                               ;
+------------------------+-------------------------------------+
; boundary_port          ; 51                                  ;
; cyclone10gx_ff         ; 621                                 ;
;     CLR                ; 9                                   ;
;     ENA                ; 130                                 ;
;     ENA CLR            ; 91                                  ;
;     ENA CLR SCLR       ; 46                                  ;
;     ENA CLR SLD        ; 70                                  ;
;     ENA SCLR           ; 45                                  ;
;     ENA SCLR SLD       ; 38                                  ;
;     ENA SLD            ; 44                                  ;
;     SCLR               ; 10                                  ;
;     plain              ; 138                                 ;
; cyclone10gx_jtag       ; 1                                   ;
; cyclone10gx_lcell_comb ; 357                                 ;
;     arith              ; 103                                 ;
;         0 data inputs  ; 3                                   ;
;         1 data inputs  ; 99                                  ;
;         2 data inputs  ; 1                                   ;
;     extend             ; 2                                   ;
;         7 data inputs  ; 2                                   ;
;     normal             ; 252                                 ;
;         0 data inputs  ; 2                                   ;
;         1 data inputs  ; 18                                  ;
;         2 data inputs  ; 39                                  ;
;         3 data inputs  ; 30                                  ;
;         4 data inputs  ; 32                                  ;
;         5 data inputs  ; 72                                  ;
;         6 data inputs  ; 59                                  ;
; cyclone10gx_ram_block  ; 8                                   ;
;                        ;                                     ;
; Number of carry chains ; 8                                   ;
; Max carry chain length ; 32                                  ;
;                        ;                                     ;
; Max LUT depth          ; 4.30                                ;
; Average LUT depth      ; 1.59                                ;
+------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                           ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+---------+
; Name      ; Type          ; Status    ; Partition Name ; Actual Connection ; Debug Port        ; Details ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+---------+
; FMCAclk40 ; Pre-Synthesis ; Connected ; root_partition ; FMCAclk40         ; acq_clk           ; N/A     ;
; led[0]    ; Pre-Synthesis ; Connected ; root_partition ; led[0]            ; acq_data_in[0]    ; N/A     ;
; led[1]    ; Pre-Synthesis ; Connected ; root_partition ; led[1]            ; acq_data_in[1]    ; N/A     ;
; pb[0]     ; Pre-Synthesis ; Connected ; root_partition ; pb[0]             ; acq_data_in[2]    ; N/A     ;
; pb[1]     ; Pre-Synthesis ; Connected ; root_partition ; pb[1]             ; acq_data_in[3]    ; N/A     ;
; led[0]    ; Pre-Synthesis ; Connected ; root_partition ; led[0]            ; acq_trigger_in[0] ; N/A     ;
; led[1]    ; Pre-Synthesis ; Connected ; root_partition ; led[1]            ; acq_trigger_in[1] ; N/A     ;
; pb[0]     ; Pre-Synthesis ; Connected ; root_partition ; pb[0]             ; acq_trigger_in[2] ; N/A     ;
; pb[1]     ; Pre-Synthesis ; Connected ; root_partition ; pb[1]             ; acq_trigger_in[3] ; N/A     ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+---------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Thu Jun 10 17:22:27 2021
    Info: System process ID: 1204
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off test1280M -c test1280M
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "test1280M"
Info: Revision = "test1280M"
Info: Analyzing source files
Warning (16746): Verilog HDL warning at test1280M.v(129): to_led is already implicitly declared on line 115 File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/test1280M.v Line: 129
Info: Elaborating from top-level entity "test1280M"
Info (18235): Library search order is as follows: "altera_iopll_1931; genclktree; altera_lvds_core20_191; altera_lvds_1950; serdesblock". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at sw_debouncer.v(20): truncated value with size 20 to match size of target (19) File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/sw_debouncer.v Line: 20
Warning (21610): Output port "const_bar[0..127]" in instance "const_source_inst0" of entity "const_source" does not have a driver. Connecting to the default value "gnd". File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/const_source.v Line: 7
Info: Found 24 design entities
Info: There are 18 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\qdb\.t\60c290cb57aa.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 20.4 build 72
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\qdb\.t\60c290cb57aa.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\qdb\.t\60c290cb57aa.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_3i457kq"
Info (11172): Alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_mg34cwy"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 7 modules, 8 files
Info (11172): Qsys-generate succeeded.
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at sld_signaltap.vhd(39): executing entity "sld_signaltap(sld_node_info=805334528,sld_section_id="auto_signaltap_0",sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_trigger_level=1,sld_advanced_trigger_entity="basic,1,",sld_ram_pipeline=1,sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 39
Info (19337): VHDL info at sld_signaltap_impl.vhd(167): executing entity "sld_signaltap_impl(sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=1,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 167
Info (19337): VHDL info at sld_signaltap_impl.vhd(513): executing entity "sld_signaltap_jtag(sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_ram_pipeline=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 513
Info (19337): VHDL info at sld_stp_acq_core.vhd(16): executing entity "sld_stp_acq_core(sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_ram_pipeline=1)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_acq_core.vhd Line: 16
Info (19337): VHDL info at sld_ela_control.vhd(72): executing entity "sld_ela_control(ip_major_version=6,trigger_input_width=4,advanced_trigger_entity="basic,1,",mem_address_bits=15,sample_depth=32768,state_bits=11,segment_size_bits=15,state_flow_mgr_entity="state_flow_mgr_entity.vhd",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity="basic")(1,8)(40,40)(1,25)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 72
Info (19337): VHDL info at sld_ela_control.vhd(1174): executing entity "sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=4)(0,0)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 1174
Info (19337): VHDL info at sld_mbpmg.vhd(37): executing entity "sld_mbpmg(ip_major_version=6,data_bits=4)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 37
Info (19337): VHDL info at sld_mbpmg.vhd(257): executing entity "sld_sbpmg(ip_major_version=6)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 257
Info (19337): VHDL info at sld_ela_trigger_flow_mgr.vhd(10): executing entity "sld_ela_trigger_flow_mgr(ip_major_version=6,trigger_level=1,segment_size_bits=15)(0,0)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd Line: 10
Info (19337): VHDL info at sld_buffer_manager.vhd(47): executing entity "sld_buffer_manager(ip_major_version=6,address_bits=15,segment_size_bits=15,num_segments_bits=1)(1,3)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 47
Warning (13752): VHDL Subtype or Type Declaration warning at sld_stp_acq_core.vhd(897): subtype or type has null range File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_acq_core.vhd Line: 897
Info (19337): VHDL info at sld_stp_comm_acq_domain_xing.vhd(21): executing entity "sld_stp_comm_acq_domain_xing(sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_ram_pipeline=1)(14,0)(30,0)(0,0)(16,0)(14,0)(14,0)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd Line: 21
Info (19337): VHDL info at intel_stp_status_bits_cdc.vhd(26): executing entity "intel_stp_status_bits_cdc(stp_status_bits_width=17)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd Line: 26
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(16): executing entity "sld_stp_comm_jtag(sld_data_bits=4,sld_trigger_bits=4,sld_node_crc_hiword=18569,sld_node_crc_loword=87,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=41,sld_inversion_mask="00000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_ram_pipeline=1)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,40)(1,25)(1,3)(1,3)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 16
Info (19337): VHDL info at sld_buffer_manager.vhd(563): executing entity "sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=32768,segment_count=1,mem_address_bits=15,data_bits=4,status_bits=31,data_bit_cntr_bits=2,status_bit_cntr_bits=5,ela_status_bits=4)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 563
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr" with architecture "INFO_REG" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(789): executing entity "serial_crc_16" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 789
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq(device_family="Cyclone 10 GX",count=1,n_sel_bits=1,n_node_ir_bits=10,node_info="00110000000000000110111000000000",compilation_mode=0,broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,13)(1,0)(1,32)" with architecture "rtl" File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c290cb57aa.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Cyclone 10 GX",n_nodes=1,n_sel_bits=1,n_node_ir_bits=10,node_info="00110000000000000110111000000000",broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,13)(31,0)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=64)" with architecture "INFO_REG" File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Warning (21610): Output port "current_resource_value[0]" in instance "auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control" of entity "sld_ela_control" does not have a driver. Connecting to the default value "gnd". File: c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 142
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (286031): Timing-Driven Synthesis is running on partition "root_partition"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "source_gen_inst0|dout_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 128
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (21057): Implemented 625 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 451 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21071): Implemented 1 partitions
Error (18694): The reference clock on PLL "serdesblockInst|lvds_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll", which feeds an Altera LVDS SERDES IP instance, is not driven by a dedicated reference clock pin from the same bank. Use a dedicated reference clock pin to guarantee meeting the LVDS SERDES IP max data rate specification.
Error: Failed to synthesize partition
Info: Synthesizing partition "auto_fab_0"
Info (286031): Timing-Driven Synthesis is running on partition "auto_fab_0"
Info (21057): Implemented 835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 775 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Error: Quartus Prime Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 610 megabytes
    Error: Processing ended: Thu Jun 10 17:23:29 2021
    Error: Elapsed time: 00:01:02
    Error: System process ID: 1204


