
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00001446  000014da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001446  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000585  00800106  00800106  000014e0  2**0
                  ALLOC
  3 .stab         00000c90  00000000  00000000  000014e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006d  00000000  00000000  00002170  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000060  00000000  00000000  000021dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000075a  00000000  00000000  0000223d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001715  00000000  00000000  00002997  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003ca  00000000  00000000  000040ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001044  00000000  00000000  00004476  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000490  00000000  00000000  000054bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008a3  00000000  00000000  0000594c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000005f7  00000000  00000000  000061ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000078  00000000  00000000  000067e6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 e4       	ldi	r30, 0x46	; 70
      7c:	f4 e1       	ldi	r31, 0x14	; 20
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a6 30       	cpi	r26, 0x06	; 6
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a6 e0       	ldi	r26, 0x06	; 6
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	ab 38       	cpi	r26, 0x8B	; 139
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:



int main(void) {
    
	Kernel_Init();
      a6:	0e 94 97 07 	call	0xf2e	; 0xf2e <Kernel_Init>

	Kernel_Task_Create(Tasks_Task1,  5);
      aa:	84 e8       	ldi	r24, 0x84	; 132
      ac:	90 e0       	ldi	r25, 0x00	; 0
      ae:	65 e0       	ldi	r22, 0x05	; 5
      b0:	0e 94 88 06 	call	0xd10	; 0xd10 <Kernel_Task_Create>
	Kernel_Task_Create(Tasks_Task2,  1);
      b4:	88 e7       	ldi	r24, 0x78	; 120
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	61 e0       	ldi	r22, 0x01	; 1
      ba:	0e 94 88 06 	call	0xd10	; 0xd10 <Kernel_Task_Create>
	Kernel_Task_Create(Tasks_Task3,  2);
      be:	8c e6       	ldi	r24, 0x6C	; 108
      c0:	90 e0       	ldi	r25, 0x00	; 0
      c2:	62 e0       	ldi	r22, 0x02	; 2
      c4:	0e 94 88 06 	call	0xd10	; 0xd10 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      c8:	8b e6       	ldi	r24, 0x6B	; 107
      ca:	90 e0       	ldi	r25, 0x00	; 0
      cc:	0e 94 7f 09 	call	0x12fe	; 0x12fe <Kernel_PreSleep_Hook>
	
	Kernel_Start_Tasks();
      d0:	0e 94 00 07 	call	0xe00	; 0xe00 <Kernel_Start_Tasks>
      d4:	ff cf       	rjmp	.-2      	; 0xd4 <SRUDR0+0xe>

000000d6 <Tasks_Disable_Peripherals>:



void Tasks_Disable_Peripherals(void){
  
}
      d6:	08 95       	ret

000000d8 <Tasks_Task3>:
  }
}

void Tasks_Task3(void){
  
  Debug_Init(0);
      d8:	80 e0       	ldi	r24, 0x00	; 0
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	0e 94 c3 09 	call	0x1386	; 0x1386 <Debug_Init>
  
  while(1){
    
    Debug_Tx_Byte(3);
      e0:	83 e0       	ldi	r24, 0x03	; 3
      e2:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <Debug_Tx_Byte>
    Kernel_Task_Sleep(95/KER_TICK_TIME);
      e6:	8f e5       	ldi	r24, 0x5F	; 95
      e8:	90 e0       	ldi	r25, 0x00	; 0
      ea:	0e 94 dd 07 	call	0xfba	; 0xfba <Kernel_Task_Sleep>
      ee:	f8 cf       	rjmp	.-16     	; 0xe0 <Tasks_Task3+0x8>

000000f0 <Tasks_Task2>:
  }
}

void Tasks_Task2(void){
  
  Debug_Init(0);
      f0:	80 e0       	ldi	r24, 0x00	; 0
      f2:	90 e0       	ldi	r25, 0x00	; 0
      f4:	0e 94 c3 09 	call	0x1386	; 0x1386 <Debug_Init>
  
  while(1){
    
    Debug_Tx_Byte(2);
      f8:	82 e0       	ldi	r24, 0x02	; 2
      fa:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <Debug_Tx_Byte>
    Kernel_Task_Sleep(75/KER_TICK_TIME);
      fe:	8b e4       	ldi	r24, 0x4B	; 75
     100:	90 e0       	ldi	r25, 0x00	; 0
     102:	0e 94 dd 07 	call	0xfba	; 0xfba <Kernel_Task_Sleep>
     106:	f8 cf       	rjmp	.-16     	; 0xf8 <Tasks_Task2+0x8>

00000108 <Tasks_Task1>:
}


void Tasks_Task1(void){
  
  Debug_Init(0);
     108:	80 e0       	ldi	r24, 0x00	; 0
     10a:	90 e0       	ldi	r25, 0x00	; 0
     10c:	0e 94 c3 09 	call	0x1386	; 0x1386 <Debug_Init>
  
  while(1){
    
    Debug_Tx_Byte(1);
     110:	81 e0       	ldi	r24, 0x01	; 1
     112:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <Debug_Tx_Byte>
    Kernel_Task_Sleep(55/KER_TICK_TIME);
     116:	87 e3       	ldi	r24, 0x37	; 55
     118:	90 e0       	ldi	r25, 0x00	; 0
     11a:	0e 94 dd 07 	call	0xfba	; 0xfba <Kernel_Task_Sleep>
     11e:	f8 cf       	rjmp	.-16     	; 0x110 <Tasks_Task1+0x8>

00000120 <nRF24L01P_Struct_Init>:


/* initialize structure of the driver */

void nRF24L01P_Struct_Init(void){
  nRF24L01P.Mode = 0x00;
     120:	10 92 60 06 	sts	0x0660, r1
  nRF24L01P.Enable = 0x01;
     124:	91 e0       	ldi	r25, 0x01	; 1
     126:	90 93 61 06 	sts	0x0661, r25
  nRF24L01P.TempBuf[0] = 0x00;
     12a:	10 92 62 06 	sts	0x0662, r1
  nRF24L01P.TempBuf[1] = 0x00;
     12e:	10 92 63 06 	sts	0x0663, r1
  nRF24L01P.Address.Own = 0x01;
     132:	90 93 64 06 	sts	0x0664, r25
  nRF24L01P.Address.Dest = 0x02;
     136:	82 e0       	ldi	r24, 0x02	; 2
     138:	80 93 65 06 	sts	0x0665, r24
  nRF24L01P.Config.RxTicks = 0;
     13c:	10 92 69 06 	sts	0x0669, r1
     140:	10 92 68 06 	sts	0x0668, r1
  nRF24L01P.Config.RxTimeout = 10;
     144:	2a e0       	ldi	r18, 0x0A	; 10
     146:	30 e0       	ldi	r19, 0x00	; 0
     148:	30 93 67 06 	sts	0x0667, r19
     14c:	20 93 66 06 	sts	0x0666, r18
  nRF24L01P.Config.MaxDataLen = 20;
     150:	84 e1       	ldi	r24, 0x14	; 20
     152:	80 93 6a 06 	sts	0x066A, r24
  nRF24L01P.Config.MaxRetry = 10;
     156:	30 93 6c 06 	sts	0x066C, r19
     15a:	20 93 6b 06 	sts	0x066B, r18
  nRF24L01P.Config.RetryOccured = 0;
     15e:	10 92 6e 06 	sts	0x066E, r1
     162:	10 92 6d 06 	sts	0x066D, r1
  nRF24L01P.Packet.TxPID = 0x01;
     166:	90 93 6f 06 	sts	0x066F, r25
  nRF24L01P.Packet.RxPID = 0x00;
     16a:	10 92 70 06 	sts	0x0670, r1
  nRF24L01P.Packet.LastRxPID = 0x00;
     16e:	10 92 71 06 	sts	0x0671, r1
  nRF24L01P.Packet.AckReq = 1;
     172:	90 93 72 06 	sts	0x0672, r25
  nRF24L01P.Blocks.Remaining = 0;
     176:	10 92 73 06 	sts	0x0673, r1
  nRF24L01P.Blocks.FailedPos = 0;
     17a:	10 92 74 06 	sts	0x0674, r1
  nRF24L01P.SpaceAlloc.CRCLSB = nRF24L01P_PACKET_LEN-1;
     17e:	8f e1       	ldi	r24, 0x1F	; 31
     180:	80 93 76 06 	sts	0x0676, r24
  nRF24L01P.SpaceAlloc.CRCMSB = nRF24L01P_PACKET_LEN-2;
     184:	8e e1       	ldi	r24, 0x1E	; 30
     186:	80 93 75 06 	sts	0x0675, r24
  nRF24L01P.SpaceAlloc.CRCLen = nRF24L01P_PACKET_LEN-2;
     18a:	80 93 7c 06 	sts	0x067C, r24
  nRF24L01P.SpaceAlloc.Len = nRF24L01P_PACKET_LEN-3;
     18e:	8d e1       	ldi	r24, 0x1D	; 29
     190:	80 93 77 06 	sts	0x0677, r24
  nRF24L01P.SpaceAlloc.Dest = nRF24L01P_PACKET_LEN-4;
     194:	8c e1       	ldi	r24, 0x1C	; 28
     196:	80 93 78 06 	sts	0x0678, r24
  nRF24L01P.SpaceAlloc.Own = nRF24L01P_PACKET_LEN-5;
     19a:	8b e1       	ldi	r24, 0x1B	; 27
     19c:	80 93 79 06 	sts	0x0679, r24
  nRF24L01P.SpaceAlloc.Ack = nRF24L01P_PACKET_LEN-6;
     1a0:	8a e1       	ldi	r24, 0x1A	; 26
     1a2:	80 93 7a 06 	sts	0x067A, r24
  nRF24L01P.SpaceAlloc.PID = nRF24L01P_PACKET_LEN-7;
     1a6:	89 e1       	ldi	r24, 0x19	; 25
     1a8:	80 93 7b 06 	sts	0x067B, r24
  nRF24L01P.SpaceAlloc.Blocks = nRF24L01P_PACKET_LEN-8;
     1ac:	88 e1       	ldi	r24, 0x18	; 24
     1ae:	80 93 7d 06 	sts	0x067D, r24
  nRF24L01P.ErrorTicks = 0;
     1b2:	10 92 7f 06 	sts	0x067F, r1
     1b6:	10 92 7e 06 	sts	0x067E, r1
  nRF24L01P.Error = 0;
     1ba:	10 92 80 06 	sts	0x0680, r1
     1be:	10 92 81 06 	sts	0x0681, r1
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[0] = 0;
  }
}
     1c2:	08 95       	ret

000001c4 <nRF24L01P_Set_SCK_DD>:


/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
     1c4:	88 23       	and	r24, r24
     1c6:	11 f0       	breq	.+4      	; 0x1cc <nRF24L01P_Set_SCK_DD+0x8>
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     1c8:	25 9a       	sbi	0x04, 5	; 4
     1ca:	08 95       	ret
  }else{
    nRF24L01P_SCK_DDR &=~(1<<nRF24L01P_SCK_bp);
     1cc:	25 98       	cbi	0x04, 5	; 4
     1ce:	08 95       	ret

000001d0 <nRF24L01P_Set_MISO_DD>:
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
     1d0:	88 23       	and	r24, r24
     1d2:	11 f0       	breq	.+4      	; 0x1d8 <nRF24L01P_Set_MISO_DD+0x8>
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     1d4:	24 9a       	sbi	0x04, 4	; 4
     1d6:	08 95       	ret
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     1d8:	24 98       	cbi	0x04, 4	; 4
     1da:	08 95       	ret

000001dc <nRF24L01P_Set_MOSI_DD>:
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
     1dc:	88 23       	and	r24, r24
     1de:	11 f0       	breq	.+4      	; 0x1e4 <nRF24L01P_Set_MOSI_DD+0x8>
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     1e0:	23 9a       	sbi	0x04, 3	; 4
     1e2:	08 95       	ret
  }else{
    nRF24L01P_MOSI_DDR &=~(1<<nRF24L01P_MOSI_bp);
     1e4:	23 98       	cbi	0x04, 3	; 4
     1e6:	08 95       	ret

000001e8 <nRF24L01P_Set_CSN_DD>:
  }
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
     1e8:	88 23       	and	r24, r24
     1ea:	11 f0       	breq	.+4      	; 0x1f0 <nRF24L01P_Set_CSN_DD+0x8>
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     1ec:	22 9a       	sbi	0x04, 2	; 4
     1ee:	08 95       	ret
  }else{
    nRF24L01P_CSN_DDR &=~(1<<nRF24L01P_CSN_bp);
     1f0:	22 98       	cbi	0x04, 2	; 4
     1f2:	08 95       	ret

000001f4 <nRF24L01P_Set_CE_DD>:
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
     1f4:	88 23       	and	r24, r24
     1f6:	11 f0       	breq	.+4      	; 0x1fc <nRF24L01P_Set_CE_DD+0x8>
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     1f8:	38 9a       	sbi	0x07, 0	; 7
     1fa:	08 95       	ret
  }else{
    nRF24L01P_CE_DDR &=~(1<<nRF24L01P_CE_bp);
     1fc:	38 98       	cbi	0x07, 0	; 7
     1fe:	08 95       	ret

00000200 <nRF24L01P_Set_SCK>:


/* set output state of associated gpio */

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
     200:	88 23       	and	r24, r24
     202:	11 f0       	breq	.+4      	; 0x208 <nRF24L01P_Set_SCK+0x8>
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
     204:	2d 9a       	sbi	0x05, 5	; 5
     206:	08 95       	ret
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     208:	2d 98       	cbi	0x05, 5	; 5
     20a:	08 95       	ret

0000020c <nRF24L01P_Set_MISO>:
  }
}

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
     20c:	88 23       	and	r24, r24
     20e:	11 f0       	breq	.+4      	; 0x214 <nRF24L01P_Set_MISO+0x8>
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
     210:	2c 9a       	sbi	0x05, 4	; 5
     212:	08 95       	ret
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     214:	2c 98       	cbi	0x05, 4	; 5
     216:	08 95       	ret

00000218 <nRF24L01P_Set_MOSI>:
  }
}

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
     218:	88 23       	and	r24, r24
     21a:	11 f0       	breq	.+4      	; 0x220 <nRF24L01P_Set_MOSI+0x8>
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
     21c:	2b 9a       	sbi	0x05, 3	; 5
     21e:	08 95       	ret
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     220:	2b 98       	cbi	0x05, 3	; 5
     222:	08 95       	ret

00000224 <nRF24L01P_Set_CSN>:
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
     224:	88 23       	and	r24, r24
     226:	11 f0       	breq	.+4      	; 0x22c <nRF24L01P_Set_CSN+0x8>
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     228:	2a 9a       	sbi	0x05, 2	; 5
     22a:	08 95       	ret
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     22c:	2a 98       	cbi	0x05, 2	; 5
     22e:	08 95       	ret

00000230 <nRF24L01P_Set_CE>:
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
     230:	88 23       	and	r24, r24
     232:	11 f0       	breq	.+4      	; 0x238 <nRF24L01P_Set_CE+0x8>
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     234:	40 9a       	sbi	0x08, 0	; 8
     236:	08 95       	ret
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     238:	40 98       	cbi	0x08, 0	; 8
     23a:	08 95       	ret

0000023c <nRF24L01P_GPIO_Enable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     23c:	25 9a       	sbi	0x04, 5	; 4

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     23e:	24 98       	cbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     240:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     242:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     244:	38 9a       	sbi	0x07, 0	; 7
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     246:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     248:	40 98       	cbi	0x08, 0	; 8
  nRF24L01P_Set_CSN_DD(1);
  nRF24L01P_Set_CE_DD(1);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
  #ifdef nRF24L01P_USE_HW_SPI
  DDRB |= (1<<2);
     24a:	22 9a       	sbi	0x04, 2	; 4
  #endif
}
     24c:	08 95       	ret

0000024e <nRF24L01P_GPIO_Disable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     24e:	25 9a       	sbi	0x04, 5	; 4
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     250:	24 9a       	sbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     252:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     254:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     256:	38 9a       	sbi	0x07, 0	; 7

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     258:	2d 98       	cbi	0x05, 5	; 5

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     25a:	2c 98       	cbi	0x05, 4	; 5

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     25c:	2b 98       	cbi	0x05, 3	; 5
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     25e:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     260:	40 98       	cbi	0x08, 0	; 8
  nRF24L01P_Set_SCK(0);
  nRF24L01P_Set_MISO(0);
  nRF24L01P_Set_MOSI(0);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
}
     262:	08 95       	ret

00000264 <nRF24L01P_SPI_Enable>:

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     264:	80 e5       	ldi	r24, 0x50	; 80
     266:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     26c:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     26e:	08 95       	ret

00000270 <nRF24L01P_SPI_Disable>:

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     270:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     272:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     274:	08 95       	ret

00000276 <nRF24L01P_Enable>:


/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
     276:	0e 94 1e 01 	call	0x23c	; 0x23c <nRF24L01P_GPIO_Enable>

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     27a:	80 e5       	ldi	r24, 0x50	; 80
     27c:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     27e:	81 e0       	ldi	r24, 0x01	; 1
     280:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     282:	1d bc       	out	0x2d, r1	; 45
/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
  nRF24L01P_SPI_Enable();
  nRF24L01P.Enable = 1;
     284:	80 93 61 06 	sts	0x0661, r24
}
     288:	08 95       	ret

0000028a <nRF24L01P_Disable>:
  #endif
}

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     28a:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     28c:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P.Enable = 1;
}

void nRF24L01P_Disable(void){
  nRF24L01P_SPI_Disable();
  nRF24L01P_GPIO_Disable();
     28e:	0e 94 27 01 	call	0x24e	; 0x24e <nRF24L01P_GPIO_Disable>
  nRF24L01P.Enable = 0;
     292:	10 92 61 06 	sts	0x0661, r1
}
     296:	08 95       	ret

00000298 <nRF24L01P_Error_Clear>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     298:	10 92 80 06 	sts	0x0680, r1
}
     29c:	08 95       	ret

0000029e <nRF24L01P_Error_Clear_Ticks>:

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     29e:	10 92 7f 06 	sts	0x067F, r1
     2a2:	10 92 7e 06 	sts	0x067E, r1
}
     2a6:	08 95       	ret

000002a8 <nRF24L01P_Error_Clear_Buf>:

void nRF24L01P_Error_Clear_Buf(void){
     2a8:	e1 e8       	ldi	r30, 0x81	; 129
     2aa:	f6 e0       	ldi	r31, 0x06	; 6
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     2ac:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     2ae:	86 e0       	ldi	r24, 0x06	; 6
     2b0:	eb 38       	cpi	r30, 0x8B	; 139
     2b2:	f8 07       	cpc	r31, r24
     2b4:	d9 f7       	brne	.-10     	; 0x2ac <nRF24L01P_Error_Clear_Buf+0x4>
    nRF24L01P.Errors[i] = 0;
  }
}
     2b6:	08 95       	ret

000002b8 <nRF24L01P_Error_Clear_All>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     2b8:	10 92 80 06 	sts	0x0680, r1
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     2bc:	10 92 7f 06 	sts	0x067F, r1
     2c0:	10 92 7e 06 	sts	0x067E, r1
     2c4:	e1 e8       	ldi	r30, 0x81	; 129
     2c6:	f6 e0       	ldi	r31, 0x06	; 6
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     2c8:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     2ca:	86 e0       	ldi	r24, 0x06	; 6
     2cc:	eb 38       	cpi	r30, 0x8B	; 139
     2ce:	f8 07       	cpc	r31, r24
     2d0:	d9 f7       	brne	.-10     	; 0x2c8 <nRF24L01P_Error_Clear_All+0x10>

void nRF24L01P_Error_Clear_All(void){
  nRF24L01P_Error_Clear();
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}
     2d2:	08 95       	ret

000002d4 <nRF24L01P_Error_Set>:

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     2d4:	80 93 80 06 	sts	0x0680, r24
}
     2d8:	08 95       	ret

000002da <nRF24L01P_Error_Get>:

uint8_t nRF24L01P_Error_Get(void){
  return nRF24L01P.Error;
}
     2da:	80 91 80 06 	lds	r24, 0x0680
     2de:	08 95       	ret

000002e0 <nRF24L01P_Error_Get_Index>:

uint8_t nRF24L01P_Error_Get_Index(uint8_t index){
     2e0:	e0 e6       	ldi	r30, 0x60	; 96
     2e2:	f6 e0       	ldi	r31, 0x06	; 6
     2e4:	e8 0f       	add	r30, r24
     2e6:	f1 1d       	adc	r31, r1
  return nRF24L01P.Errors[index];
}
     2e8:	81 a1       	ldd	r24, Z+33	; 0x21
     2ea:	08 95       	ret

000002ec <nRF24L01P_Error_Timeout>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     2ec:	e8 ec       	ldi	r30, 0xC8	; 200
     2ee:	f0 e0       	ldi	r31, 0x00	; 0
     2f0:	31 97       	sbiw	r30, 0x01	; 1
     2f2:	f1 f7       	brne	.-4      	; 0x2f0 <nRF24L01P_Error_Timeout+0x4>

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     2f4:	20 91 7e 06 	lds	r18, 0x067E
     2f8:	30 91 7f 06 	lds	r19, 0x067F
     2fc:	2f 5f       	subi	r18, 0xFF	; 255
     2fe:	3f 4f       	sbci	r19, 0xFF	; 255
     300:	30 93 7f 06 	sts	0x067F, r19
     304:	20 93 7e 06 	sts	0x067E, r18
     308:	40 e0       	ldi	r20, 0x00	; 0
     30a:	82 17       	cp	r24, r18
     30c:	93 07       	cpc	r25, r19
     30e:	08 f4       	brcc	.+2      	; 0x312 <nRF24L01P_Error_Timeout+0x26>
     310:	41 e0       	ldi	r20, 0x01	; 1
	return 1;
  }
  else{
    return 0;
  }
}
     312:	84 2f       	mov	r24, r20
     314:	08 95       	ret

00000316 <nRF24L01P_Error_Free>:

uint8_t nRF24L01P_Error_Free(void){
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	80 91 80 06 	lds	r24, 0x0680
     31c:	88 23       	and	r24, r24
     31e:	09 f4       	brne	.+2      	; 0x322 <nRF24L01P_Error_Free+0xc>
     320:	91 e0       	ldi	r25, 0x01	; 1
    return 1;
  }
  else{
    return 0;
  }
}
     322:	89 2f       	mov	r24, r25
     324:	08 95       	ret

00000326 <nRF24L01P_CRC>:


/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     326:	36 2f       	mov	r19, r22
     328:	20 e0       	ldi	r18, 0x00	; 0
     32a:	28 27       	eor	r18, r24
     32c:	39 27       	eor	r19, r25
     32e:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
	  crc = (crc<<1)^0x1021;
     330:	61 e2       	ldi	r22, 0x21	; 33
     332:	70 e1       	ldi	r23, 0x10	; 16
     334:	c9 01       	movw	r24, r18
     336:	88 0f       	add	r24, r24
     338:	99 1f       	adc	r25, r25
/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
     33a:	37 ff       	sbrs	r19, 7
     33c:	04 c0       	rjmp	.+8      	; 0x346 <nRF24L01P_CRC+0x20>
	  crc = (crc<<1)^0x1021;
     33e:	9c 01       	movw	r18, r24
     340:	26 27       	eor	r18, r22
     342:	37 27       	eor	r19, r23
     344:	01 c0       	rjmp	.+2      	; 0x348 <nRF24L01P_CRC+0x22>
	}
    else{
	  crc <<= 1;
     346:	9c 01       	movw	r18, r24

/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
     348:	4f 5f       	subi	r20, 0xFF	; 255
     34a:	48 30       	cpi	r20, 0x08	; 8
     34c:	99 f7       	brne	.-26     	; 0x334 <nRF24L01P_CRC+0xe>
    else{
	  crc <<= 1;
	}
  }
  return crc;
}
     34e:	c9 01       	movw	r24, r18
     350:	08 95       	ret

00000352 <nRF24L01P_CRC_Block>:

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
     352:	0f 93       	push	r16
     354:	1f 93       	push	r17
     356:	cf 93       	push	r28
     358:	df 93       	push	r29
     35a:	06 2f       	mov	r16, r22
     35c:	ec 01       	movw	r28, r24
     35e:	20 e0       	ldi	r18, 0x00	; 0
     360:	30 e0       	ldi	r19, 0x00	; 0
     362:	10 e0       	ldi	r17, 0x00	; 0
     364:	06 c0       	rjmp	.+12     	; 0x372 <nRF24L01P_CRC_Block+0x20>
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
    crc = nRF24L01P_CRC(crc,buf[i]);
     366:	c9 01       	movw	r24, r18
     368:	69 91       	ld	r22, Y+
     36a:	0e 94 93 01 	call	0x326	; 0x326 <nRF24L01P_CRC>
     36e:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
     370:	1f 5f       	subi	r17, 0xFF	; 255
     372:	10 17       	cp	r17, r16
     374:	c0 f3       	brcs	.-16     	; 0x366 <nRF24L01P_CRC_Block+0x14>
    crc = nRF24L01P_CRC(crc,buf[i]);
  }
  return crc;
}
     376:	c9 01       	movw	r24, r18
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	1f 91       	pop	r17
     37e:	0f 91       	pop	r16
     380:	08 95       	ret

00000382 <nRF24L01P_SPI_Transfer>:



/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     382:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     384:	80 91 80 06 	lds	r24, 0x0680
     388:	88 23       	and	r24, r24
     38a:	69 f4       	brne	.+26     	; 0x3a6 <nRF24L01P_SPI_Transfer+0x24>

/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
     38c:	9e bd       	out	0x2e, r25	; 46
     38e:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     390:	2a e1       	ldi	r18, 0x1A	; 26
     392:	0b c0       	rjmp	.+22     	; 0x3aa <nRF24L01P_SPI_Transfer+0x28>
     394:	82 2f       	mov	r24, r18
     396:	8a 95       	dec	r24
     398:	f1 f7       	brne	.-4      	; 0x396 <nRF24L01P_SPI_Transfer+0x14>
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
	  _delay_us(10);
	  i++;
     39a:	9f 5f       	subi	r25, 0xFF	; 255
	  if(i > 200){
     39c:	99 3c       	cpi	r25, 0xC9	; 201
     39e:	29 f4       	brne	.+10     	; 0x3aa <nRF24L01P_SPI_Transfer+0x28>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     3a0:	81 e0       	ldi	r24, 0x01	; 1
     3a2:	80 93 80 06 	sts	0x0680, r24
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	08 95       	ret

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
     3aa:	0d b4       	in	r0, 0x2d	; 45
     3ac:	07 fe       	sbrs	r0, 7
     3ae:	f2 cf       	rjmp	.-28     	; 0x394 <nRF24L01P_SPI_Transfer+0x12>
	  if(i > 200){
	    nRF24L01P_Error_Set(0x01);
	    return 0;
	  }
    }
	return SPDR;
     3b0:	8e b5       	in	r24, 0x2e	; 46
  }else{
    return 0;
  }
}
     3b2:	08 95       	ret

000003b4 <nRF24L01P_ReadWrite_Register>:


/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3b4:	df 92       	push	r13
     3b6:	ef 92       	push	r14
     3b8:	ff 92       	push	r15
     3ba:	0f 93       	push	r16
     3bc:	1f 93       	push	r17
     3be:	cf 93       	push	r28
     3c0:	df 93       	push	r29
     3c2:	18 2f       	mov	r17, r24
     3c4:	06 2f       	mov	r16, r22
     3c6:	f4 2e       	mov	r15, r20
     3c8:	e5 2e       	mov	r14, r21
     3ca:	d2 2e       	mov	r13, r18
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     3cc:	80 91 80 06 	lds	r24, 0x0680
     3d0:	88 23       	and	r24, r24
     3d2:	59 f5       	brne	.+86     	; 0x42a <KER_TR+0x42>

/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
     3d4:	80 91 61 06 	lds	r24, 0x0661
     3d8:	88 23       	and	r24, r24
     3da:	11 f4       	brne	.+4      	; 0x3e0 <nRF24L01P_ReadWrite_Register+0x2c>
      nRF24L01P_Enable();
     3dc:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Enable>

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     3e0:	2a 98       	cbi	0x05, 2	; 5
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
      nRF24L01P_Enable();
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
     3e2:	00 23       	and	r16, r16
     3e4:	89 f4       	brne	.+34     	; 0x408 <KER_TR+0x20>
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
     3e6:	81 2f       	mov	r24, r17
     3e8:	80 62       	ori	r24, 0x20	; 32
     3ea:	0e 94 c1 01 	call	0x382	; 0x382 <nRF24L01P_SPI_Transfer>
     3ee:	8f 2d       	mov	r24, r15
     3f0:	9e 2d       	mov	r25, r14
     3f2:	9c 01       	movw	r18, r24
     3f4:	e9 01       	movw	r28, r18
     3f6:	10 e0       	ldi	r17, 0x00	; 0
     3f8:	04 c0       	rjmp	.+8      	; 0x402 <KER_TR+0x1a>
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     3fa:	89 91       	ld	r24, Y+
     3fc:	0e 94 c1 01 	call	0x382	; 0x382 <nRF24L01P_SPI_Transfer>
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i = 0; i < len; i++){
     400:	1f 5f       	subi	r17, 0xFF	; 255
     402:	1d 15       	cp	r17, r13
     404:	d0 f3       	brcs	.-12     	; 0x3fa <KER_TR+0x12>
     406:	10 c0       	rjmp	.+32     	; 0x428 <KER_TR+0x40>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     408:	81 2f       	mov	r24, r17
     40a:	0e 94 c1 01 	call	0x382	; 0x382 <nRF24L01P_SPI_Transfer>
     40e:	8f 2d       	mov	r24, r15
     410:	9e 2d       	mov	r25, r14
     412:	9c 01       	movw	r18, r24
     414:	e9 01       	movw	r28, r18
     416:	10 e0       	ldi	r17, 0x00	; 0
     418:	05 c0       	rjmp	.+10     	; 0x424 <KER_TR+0x3c>
      for(uint8_t i = 0; i < len; i++){
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
     41a:	8f ef       	ldi	r24, 0xFF	; 255
     41c:	0e 94 c1 01 	call	0x382	; 0x382 <nRF24L01P_SPI_Transfer>
     420:	89 93       	st	Y+, r24
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i = 0; i < len; i++){
     422:	1f 5f       	subi	r17, 0xFF	; 255
     424:	1d 15       	cp	r17, r13
     426:	c8 f3       	brcs	.-14     	; 0x41a <KER_TR+0x32>
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     428:	2a 9a       	sbi	0x05, 2	; 5
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_Set_CSN(1);
  }
}
     42a:	df 91       	pop	r29
     42c:	cf 91       	pop	r28
     42e:	1f 91       	pop	r17
     430:	0f 91       	pop	r16
     432:	ff 90       	pop	r15
     434:	ef 90       	pop	r14
     436:	df 90       	pop	r13
     438:	08 95       	ret

0000043a <nRF24L01P_ReadModifyWrite_Register>:

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
     43a:	ff 92       	push	r15
     43c:	0f 93       	push	r16
     43e:	1f 93       	push	r17
     440:	f8 2e       	mov	r15, r24
     442:	06 2f       	mov	r16, r22
     444:	14 2f       	mov	r17, r20
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     446:	80 91 80 06 	lds	r24, 0x0680
     44a:	88 23       	and	r24, r24
     44c:	41 f5       	brne	.+80     	; 0x49e <nRF24L01P_ReadModifyWrite_Register+0x64>
  }
}

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( reg, 1, nRF24L01P.TempBuf, 1);
     44e:	8f 2d       	mov	r24, r15
     450:	61 e0       	ldi	r22, 0x01	; 1
     452:	42 e6       	ldi	r20, 0x62	; 98
     454:	56 e0       	ldi	r21, 0x06	; 6
     456:	21 e0       	ldi	r18, 0x01	; 1
     458:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
     45c:	20 91 62 06 	lds	r18, 0x0662
    if(bit_val){
     460:	11 23       	and	r17, r17
     462:	59 f0       	breq	.+22     	; 0x47a <nRF24L01P_ReadModifyWrite_Register+0x40>
      nRF24L01P.TempBuf[0]|=(1<<bit_pos);
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	02 c0       	rjmp	.+4      	; 0x46e <nRF24L01P_ReadModifyWrite_Register+0x34>
     46a:	88 0f       	add	r24, r24
     46c:	99 1f       	adc	r25, r25
     46e:	0a 95       	dec	r16
     470:	e2 f7       	brpl	.-8      	; 0x46a <nRF24L01P_ReadModifyWrite_Register+0x30>
     472:	28 2b       	or	r18, r24
     474:	20 93 62 06 	sts	0x0662, r18
     478:	0b c0       	rjmp	.+22     	; 0x490 <nRF24L01P_ReadModifyWrite_Register+0x56>
    }else{
      nRF24L01P.TempBuf[0]&=~(1<<bit_pos);
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	90 e0       	ldi	r25, 0x00	; 0
     47e:	02 c0       	rjmp	.+4      	; 0x484 <nRF24L01P_ReadModifyWrite_Register+0x4a>
     480:	88 0f       	add	r24, r24
     482:	99 1f       	adc	r25, r25
     484:	0a 95       	dec	r16
     486:	e2 f7       	brpl	.-8      	; 0x480 <nRF24L01P_ReadModifyWrite_Register+0x46>
     488:	80 95       	com	r24
     48a:	82 23       	and	r24, r18
     48c:	80 93 62 06 	sts	0x0662, r24
    }
    nRF24L01P_ReadWrite_Register( reg, 0, nRF24L01P.TempBuf, 1 );
     490:	8f 2d       	mov	r24, r15
     492:	60 e0       	ldi	r22, 0x00	; 0
     494:	42 e6       	ldi	r20, 0x62	; 98
     496:	56 e0       	ldi	r21, 0x06	; 6
     498:	21 e0       	ldi	r18, 0x01	; 1
     49a:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  }
}
     49e:	1f 91       	pop	r17
     4a0:	0f 91       	pop	r16
     4a2:	ff 90       	pop	r15
     4a4:	08 95       	ret

000004a6 <nRF24L01P_Flush_Tx_Buf>:


/* tx and rx buffer flush */

void nRF24L01P_Flush_Tx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE1, 0, nRF24L01P.TempBuf, 0 );
     4a6:	81 ee       	ldi	r24, 0xE1	; 225
     4a8:	60 e0       	ldi	r22, 0x00	; 0
     4aa:	42 e6       	ldi	r20, 0x62	; 98
     4ac:	56 e0       	ldi	r21, 0x06	; 6
     4ae:	20 e0       	ldi	r18, 0x00	; 0
     4b0:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     4b4:	80 91 80 06 	lds	r24, 0x0680
     4b8:	88 23       	and	r24, r24
     4ba:	19 f0       	breq	.+6      	; 0x4c2 <nRF24L01P_Flush_Tx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     4bc:	82 e0       	ldi	r24, 0x02	; 2
     4be:	80 93 80 06 	sts	0x0680, r24
     4c2:	08 95       	ret

000004c4 <nRF24L01P_Flush_Rx_Buf>:
    nRF24L01P_Error_Set(0x02);
  }
}

void nRF24L01P_Flush_Rx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE2, 0, nRF24L01P.TempBuf, 0 );
     4c4:	82 ee       	ldi	r24, 0xE2	; 226
     4c6:	60 e0       	ldi	r22, 0x00	; 0
     4c8:	42 e6       	ldi	r20, 0x62	; 98
     4ca:	56 e0       	ldi	r21, 0x06	; 6
     4cc:	20 e0       	ldi	r18, 0x00	; 0
     4ce:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     4d2:	80 91 80 06 	lds	r24, 0x0680
     4d6:	88 23       	and	r24, r24
     4d8:	19 f0       	breq	.+6      	; 0x4e0 <nRF24L01P_Flush_Rx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     4da:	83 e0       	ldi	r24, 0x03	; 3
     4dc:	80 93 80 06 	sts	0x0680, r24
     4e0:	08 95       	ret

000004e2 <nRF24L01P_Write_Data_Tx_Buf>:



/* read and write in tx and rx fifo */

void nRF24L01P_Write_Data_Tx_Buf(uint8_t *data){
     4e2:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0xA0, 0, data, nRF24L01P_PACKET_LEN );
     4e4:	80 ea       	ldi	r24, 0xA0	; 160
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	20 e2       	ldi	r18, 0x20	; 32
     4ea:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     4ee:	80 91 80 06 	lds	r24, 0x0680
     4f2:	88 23       	and	r24, r24
     4f4:	19 f0       	breq	.+6      	; 0x4fc <nRF24L01P_Write_Data_Tx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     4f6:	84 e0       	ldi	r24, 0x04	; 4
     4f8:	80 93 80 06 	sts	0x0680, r24
     4fc:	08 95       	ret

000004fe <nRF24L01P_Read_Data_Rx_Buf>:
  if( !nRF24L01P_Error_Free() ){
    nRF24L01P_Error_Set(0x04);
  }
}

void nRF24L01P_Read_Data_Rx_Buf(uint8_t *data){
     4fe:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0x61, 1, data, nRF24L01P_PACKET_LEN );
     500:	81 e6       	ldi	r24, 0x61	; 97
     502:	61 e0       	ldi	r22, 0x01	; 1
     504:	20 e2       	ldi	r18, 0x20	; 32
     506:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     50a:	80 91 80 06 	lds	r24, 0x0680
     50e:	88 23       	and	r24, r24
     510:	19 f0       	breq	.+6      	; 0x518 <nRF24L01P_Read_Data_Rx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     512:	85 e0       	ldi	r24, 0x05	; 5
     514:	80 93 80 06 	sts	0x0680, r24
     518:	08 95       	ret

0000051a <nRF24L01P_Tx_Buf_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     51a:	80 91 80 06 	lds	r24, 0x0680
     51e:	88 23       	and	r24, r24
     520:	11 f0       	breq	.+4      	; 0x526 <nRF24L01P_Tx_Buf_Empty+0xc>
     522:	80 e0       	ldi	r24, 0x00	; 0
     524:	08 95       	ret

/* read tx and rx fifo status */

uint8_t nRF24L01P_Tx_Buf_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     526:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     52a:	87 e1       	ldi	r24, 0x17	; 23
     52c:	61 e0       	ldi	r22, 0x01	; 1
     52e:	42 e6       	ldi	r20, 0x62	; 98
     530:	56 e0       	ldi	r21, 0x06	; 6
     532:	21 e0       	ldi	r18, 0x01	; 1
     534:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
     538:	80 91 62 06 	lds	r24, 0x0662
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	64 e0       	ldi	r22, 0x04	; 4
     540:	96 95       	lsr	r25
     542:	87 95       	ror	r24
     544:	6a 95       	dec	r22
     546:	e1 f7       	brne	.-8      	; 0x540 <nRF24L01P_Tx_Buf_Empty+0x26>
     548:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     54a:	08 95       	ret

0000054c <nRF24L01P_Rx_Buf_Not_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     54c:	80 91 80 06 	lds	r24, 0x0680
     550:	88 23       	and	r24, r24
     552:	11 f0       	breq	.+4      	; 0x558 <nRF24L01P_Rx_Buf_Not_Empty+0xc>
     554:	80 e0       	ldi	r24, 0x00	; 0
     556:	08 95       	ret
}


uint8_t nRF24L01P_Rx_Buf_Not_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     558:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     55c:	87 e1       	ldi	r24, 0x17	; 23
     55e:	61 e0       	ldi	r22, 0x01	; 1
     560:	42 e6       	ldi	r20, 0x62	; 98
     562:	56 e0       	ldi	r21, 0x06	; 6
     564:	21 e0       	ldi	r18, 0x01	; 1
     566:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
     56a:	80 91 62 06 	lds	r24, 0x0662
     56e:	80 95       	com	r24
     570:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     572:	08 95       	ret

00000574 <nRF24L01P_Wait_Tx_Complete>:


uint8_t nRF24L01P_Wait_Tx_Complete(void){
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     578:	80 91 80 06 	lds	r24, 0x0680
     57c:	88 23       	and	r24, r24
     57e:	c9 f4       	brne	.+50     	; 0x5b2 <nRF24L01P_Wait_Tx_Complete+0x3e>
void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     580:	10 92 7f 06 	sts	0x067F, r1
     584:	10 92 7e 06 	sts	0x067E, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     588:	c8 ec       	ldi	r28, 0xC8	; 200
     58a:	d0 e0       	ldi	r29, 0x00	; 0
     58c:	14 c0       	rjmp	.+40     	; 0x5b6 <nRF24L01P_Wait_Tx_Complete+0x42>
     58e:	ce 01       	movw	r24, r28
     590:	01 97       	sbiw	r24, 0x01	; 1
     592:	f1 f7       	brne	.-4      	; 0x590 <nRF24L01P_Wait_Tx_Complete+0x1c>
  return nRF24L01P.Errors[index];
}

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     594:	80 91 7e 06 	lds	r24, 0x067E
     598:	90 91 7f 06 	lds	r25, 0x067F
     59c:	01 96       	adiw	r24, 0x01	; 1
     59e:	90 93 7f 06 	sts	0x067F, r25
     5a2:	80 93 7e 06 	sts	0x067E, r24
  if(nRF24L01P.ErrorTicks>ticks){
     5a6:	85 36       	cpi	r24, 0x65	; 101
     5a8:	91 05       	cpc	r25, r1
     5aa:	28 f0       	brcs	.+10     	; 0x5b6 <nRF24L01P_Wait_Tx_Complete+0x42>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     5ac:	86 e0       	ldi	r24, 0x06	; 6
     5ae:	80 93 80 06 	sts	0x0680, r24
     5b2:	80 e0       	ldi	r24, 0x00	; 0
     5b4:	05 c0       	rjmp	.+10     	; 0x5c0 <nRF24L01P_Wait_Tx_Complete+0x4c>


uint8_t nRF24L01P_Wait_Tx_Complete(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_Error_Clear_Ticks();
    while( !nRF24L01P_Tx_Buf_Empty() ){
     5b6:	0e 94 8d 02 	call	0x51a	; 0x51a <nRF24L01P_Tx_Buf_Empty>
     5ba:	88 23       	and	r24, r24
     5bc:	41 f3       	breq	.-48     	; 0x58e <nRF24L01P_Wait_Tx_Complete+0x1a>
     5be:	81 e0       	ldi	r24, 0x01	; 1
    }
	return 1;
  }else{
    return 0;
  }
}
     5c0:	df 91       	pop	r29
     5c2:	cf 91       	pop	r28
     5c4:	08 95       	ret

000005c6 <nRF24L01P_Mode_Set_DeepSleep>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     5c6:	80 91 80 06 	lds	r24, 0x0680
     5ca:	88 23       	and	r24, r24
     5cc:	51 f4       	brne	.+20     	; 0x5e2 <nRF24L01P_Mode_Set_DeepSleep+0x1c>

/* set Modes */

void nRF24L01P_Mode_Set_DeepSleep(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     5ce:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     5d2:	60 e0       	ldi	r22, 0x00	; 0
     5d4:	42 e6       	ldi	r20, 0x62	; 98
     5d6:	56 e0       	ldi	r21, 0x06	; 6
     5d8:	21 e0       	ldi	r18, 0x01	; 1
     5da:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x00;
     5de:	10 92 60 06 	sts	0x0660, r1
  }
  nRF24L01P_Disable();
     5e2:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_Disable>
}
     5e6:	08 95       	ret

000005e8 <nRF24L01P_Mode_Set_Sleep>:

void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
     5e8:	80 91 61 06 	lds	r24, 0x0661
     5ec:	88 23       	and	r24, r24
     5ee:	11 f4       	brne	.+4      	; 0x5f4 <nRF24L01P_Mode_Set_Sleep+0xc>
    nRF24L01P_Enable();
     5f0:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     5f4:	80 91 80 06 	lds	r24, 0x0680
     5f8:	88 23       	and	r24, r24
     5fa:	61 f4       	brne	.+24     	; 0x614 <nRF24L01P_Mode_Set_Sleep+0x2c>
void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     5fc:	10 92 62 06 	sts	0x0662, r1

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     600:	40 98       	cbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
	nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     602:	60 e0       	ldi	r22, 0x00	; 0
     604:	42 e6       	ldi	r20, 0x62	; 98
     606:	56 e0       	ldi	r21, 0x06	; 6
     608:	21 e0       	ldi	r18, 0x01	; 1
     60a:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x01;
     60e:	81 e0       	ldi	r24, 0x01	; 1
     610:	80 93 60 06 	sts	0x0660, r24
     614:	08 95       	ret

00000616 <nRF24L01P_Mode_Set_Rx>:
  }
}

void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
     616:	80 91 61 06 	lds	r24, 0x0661
     61a:	88 23       	and	r24, r24
     61c:	11 f4       	brne	.+4      	; 0x622 <nRF24L01P_Mode_Set_Rx+0xc>
    nRF24L01P_Enable();
     61e:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     622:	80 91 80 06 	lds	r24, 0x0680
     626:	88 23       	and	r24, r24
     628:	71 f4       	brne	.+28     	; 0x646 <nRF24L01P_Mode_Set_Rx+0x30>
void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
     62a:	83 e7       	ldi	r24, 0x73	; 115
     62c:	80 93 62 06 	sts	0x0662, r24
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     630:	40 9a       	sbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
    nRF24L01P_Set_CE(1);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     632:	80 e0       	ldi	r24, 0x00	; 0
     634:	60 e0       	ldi	r22, 0x00	; 0
     636:	42 e6       	ldi	r20, 0x62	; 98
     638:	56 e0       	ldi	r21, 0x06	; 6
     63a:	21 e0       	ldi	r18, 0x01	; 1
     63c:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
	nRF24L01P.Mode = 0x02;
     640:	82 e0       	ldi	r24, 0x02	; 2
     642:	80 93 60 06 	sts	0x0660, r24
     646:	08 95       	ret

00000648 <nRF24L01P_Mode_Set_Tx>:
  }
}

void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
     648:	80 91 61 06 	lds	r24, 0x0661
     64c:	88 23       	and	r24, r24
     64e:	11 f4       	brne	.+4      	; 0x654 <nRF24L01P_Mode_Set_Tx+0xc>
    nRF24L01P_Enable();
     650:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     654:	80 91 80 06 	lds	r24, 0x0680
     658:	88 23       	and	r24, r24
     65a:	79 f4       	brne	.+30     	; 0x67a <nRF24L01P_Mode_Set_Tx+0x32>
void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
     65c:	82 e7       	ldi	r24, 0x72	; 114
     65e:	80 93 62 06 	sts	0x0662, r24

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     662:	40 98       	cbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	60 e0       	ldi	r22, 0x00	; 0
     668:	42 e6       	ldi	r20, 0x62	; 98
     66a:	56 e0       	ldi	r21, 0x06	; 6
     66c:	21 e0       	ldi	r18, 0x01	; 1
     66e:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     672:	40 9a       	sbi	0x08, 0	; 8
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
	nRF24L01P_Set_CE(1);
	nRF24L01P.Mode = 0x03;
     674:	83 e0       	ldi	r24, 0x03	; 3
     676:	80 93 60 06 	sts	0x0660, r24
     67a:	08 95       	ret

0000067c <nRF24L01P_Mode_Set>:
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
     67c:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     67e:	80 91 80 06 	lds	r24, 0x0680
     682:	88 23       	and	r24, r24
     684:	b1 f4       	brne	.+44     	; 0x6b2 <nRF24L01P_Mode_Set+0x36>
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
  if(nRF24L01P_Error_Free()){
    if(Mode == 0){
     686:	99 23       	and	r25, r25
     688:	19 f4       	brne	.+6      	; 0x690 <nRF24L01P_Mode_Set+0x14>
	  nRF24L01P_Mode_Set_DeepSleep();
     68a:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <nRF24L01P_Mode_Set_DeepSleep>
     68e:	08 95       	ret
	}else if(Mode == 1){
     690:	91 30       	cpi	r25, 0x01	; 1
     692:	19 f4       	brne	.+6      	; 0x69a <nRF24L01P_Mode_Set+0x1e>
	  nRF24L01P_Mode_Set_Sleep();
     694:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <nRF24L01P_Mode_Set_Sleep>
     698:	08 95       	ret
	}else if(Mode == 2){
     69a:	92 30       	cpi	r25, 0x02	; 2
     69c:	19 f4       	brne	.+6      	; 0x6a4 <nRF24L01P_Mode_Set+0x28>
	  nRF24L01P_Mode_Set_Rx();
     69e:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_Mode_Set_Rx>
     6a2:	08 95       	ret
	}else if(Mode == 3){
     6a4:	93 30       	cpi	r25, 0x03	; 3
     6a6:	19 f4       	brne	.+6      	; 0x6ae <nRF24L01P_Mode_Set+0x32>
	  nRF24L01P_Mode_Set_Tx();
     6a8:	0e 94 24 03 	call	0x648	; 0x648 <nRF24L01P_Mode_Set_Tx>
     6ac:	08 95       	ret
	}else{
	  nRF24L01P_Mode_Set_Rx();
     6ae:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_Mode_Set_Rx>
     6b2:	08 95       	ret

000006b4 <nRF24L01P_Mode_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     6b4:	80 91 80 06 	lds	r24, 0x0680
     6b8:	88 23       	and	r24, r24
     6ba:	11 f0       	breq	.+4      	; 0x6c0 <nRF24L01P_Mode_Get+0xc>
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	08 95       	ret
  }
}

uint8_t nRF24L01P_Mode_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x00, 1, nRF24L01P.TempBuf, 1 );
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	61 e0       	ldi	r22, 0x01	; 1
     6c4:	42 e6       	ldi	r20, 0x62	; 98
     6c6:	56 e0       	ldi	r21, 0x06	; 6
     6c8:	21 e0       	ldi	r18, 0x01	; 1
     6ca:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P.TempBuf[0] & (1<<1)){
     6ce:	80 91 62 06 	lds	r24, 0x0662
     6d2:	81 ff       	sbrs	r24, 1
     6d4:	08 c0       	rjmp	.+16     	; 0x6e6 <nRF24L01P_Mode_Get+0x32>
      if(nRF24L01P.TempBuf[0] & (1<<0)){
     6d6:	80 ff       	sbrs	r24, 0
     6d8:	02 c0       	rjmp	.+4      	; 0x6de <nRF24L01P_Mode_Get+0x2a>
	    nRF24L01P.Mode = 0x02;
     6da:	82 e0       	ldi	r24, 0x02	; 2
     6dc:	01 c0       	rjmp	.+2      	; 0x6e0 <nRF24L01P_Mode_Get+0x2c>
	    return 2; //rx Mode
	  }else{
	    nRF24L01P.Mode = 0x03;
     6de:	83 e0       	ldi	r24, 0x03	; 3
     6e0:	80 93 60 06 	sts	0x0660, r24
     6e4:	08 95       	ret
	    return 3; //tx Mode
	  }
    }else{
      nRF24L01P.Mode = 0x01;
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	80 93 60 06 	sts	0x0660, r24
      return 1;   //pwr down
    }
  }else{
    return 0;
  }
}
     6ec:	08 95       	ret

000006ee <nRF24L01P_Channel_Set>:



void nRF24L01P_Channel_Set(uint8_t channel){
     6ee:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     6f0:	80 91 80 06 	lds	r24, 0x0680
     6f4:	88 23       	and	r24, r24
     6f6:	69 f4       	brne	.+26     	; 0x712 <nRF24L01P_Channel_Set+0x24>
void nRF24L01P_Channel_Set(uint8_t channel){
  if(nRF24L01P_Error_Free()){
    if(channel > 120){
      channel = 120;
    }
    nRF24L01P.TempBuf[0] = channel;
     6f8:	89 2f       	mov	r24, r25
     6fa:	99 37       	cpi	r25, 0x79	; 121
     6fc:	08 f0       	brcs	.+2      	; 0x700 <nRF24L01P_Channel_Set+0x12>
     6fe:	88 e7       	ldi	r24, 0x78	; 120
     700:	80 93 62 06 	sts	0x0662, r24
    nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     704:	85 e0       	ldi	r24, 0x05	; 5
     706:	60 e0       	ldi	r22, 0x00	; 0
     708:	42 e6       	ldi	r20, 0x62	; 98
     70a:	56 e0       	ldi	r21, 0x06	; 6
     70c:	21 e0       	ldi	r18, 0x01	; 1
     70e:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
     712:	08 95       	ret

00000714 <nRF24L01P_Channel_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     714:	80 91 80 06 	lds	r24, 0x0680
     718:	88 23       	and	r24, r24
     71a:	11 f0       	breq	.+4      	; 0x720 <nRF24L01P_Channel_Get+0xc>
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Channel_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x05, 1, nRF24L01P.TempBuf, 1 );
     720:	85 e0       	ldi	r24, 0x05	; 5
     722:	61 e0       	ldi	r22, 0x01	; 1
     724:	42 e6       	ldi	r20, 0x62	; 98
     726:	56 e0       	ldi	r21, 0x06	; 6
     728:	21 e0       	ldi	r18, 0x01	; 1
     72a:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P.TempBuf[0];
     72e:	80 91 62 06 	lds	r24, 0x0662
  }else{
    return 0;
  }
}
     732:	08 95       	ret

00000734 <nRF24L01P_Speed_Set>:



void nRF24L01P_Speed_Set(uint8_t index){
  if(index == 0){       //250kbps
     734:	88 23       	and	r24, r24
     736:	21 f4       	brne	.+8      	; 0x740 <nRF24L01P_Speed_Set+0xc>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 1 );
     738:	86 e0       	ldi	r24, 0x06	; 6
     73a:	65 e0       	ldi	r22, 0x05	; 5
     73c:	41 e0       	ldi	r20, 0x01	; 1
     73e:	05 c0       	rjmp	.+10     	; 0x74a <nRF24L01P_Speed_Set+0x16>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
  }
  else if(index == 1){  //1Mbps
     740:	81 30       	cpi	r24, 0x01	; 1
     742:	49 f4       	brne	.+18     	; 0x756 <nRF24L01P_Speed_Set+0x22>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     744:	86 e0       	ldi	r24, 0x06	; 6
     746:	65 e0       	ldi	r22, 0x05	; 5
     748:	40 e0       	ldi	r20, 0x00	; 0
     74a:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
     74e:	86 e0       	ldi	r24, 0x06	; 6
     750:	63 e0       	ldi	r22, 0x03	; 3
     752:	40 e0       	ldi	r20, 0x00	; 0
     754:	08 c0       	rjmp	.+16     	; 0x766 <nRF24L01P_Speed_Set+0x32>
  }
  else if(index == 2){  //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
  }else{                //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     756:	86 e0       	ldi	r24, 0x06	; 6
     758:	65 e0       	ldi	r22, 0x05	; 5
     75a:	40 e0       	ldi	r20, 0x00	; 0
     75c:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
     760:	86 e0       	ldi	r24, 0x06	; 6
     762:	63 e0       	ldi	r22, 0x03	; 3
     764:	41 e0       	ldi	r20, 0x01	; 1
     766:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
     76a:	08 95       	ret

0000076c <nRF24L01P_Speed_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     76c:	80 91 80 06 	lds	r24, 0x0680
     770:	88 23       	and	r24, r24
     772:	11 f0       	breq	.+4      	; 0x778 <nRF24L01P_Speed_Get+0xc>
     774:	80 e0       	ldi	r24, 0x00	; 0
     776:	08 95       	ret
  }
}

uint8_t nRF24L01P_Speed_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     778:	86 e0       	ldi	r24, 0x06	; 6
     77a:	61 e0       	ldi	r22, 0x01	; 1
     77c:	42 e6       	ldi	r20, 0x62	; 98
     77e:	56 e0       	ldi	r21, 0x06	; 6
     780:	21 e0       	ldi	r18, 0x01	; 1
     782:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[1] = (nRF24L01P.TempBuf[0] >> 3) & 0x01;
     786:	90 91 62 06 	lds	r25, 0x0662
    nRF24L01P.TempBuf[0] >>= 4;
    nRF24L01P.TempBuf[0] &= 0x02;
     78a:	89 2f       	mov	r24, r25
     78c:	82 95       	swap	r24
     78e:	82 70       	andi	r24, 0x02	; 2
     790:	80 93 62 06 	sts	0x0662, r24
    nRF24L01P.TempBuf[1] |= nRF24L01P.TempBuf[0];
     794:	96 95       	lsr	r25
     796:	96 95       	lsr	r25
     798:	96 95       	lsr	r25
     79a:	91 70       	andi	r25, 0x01	; 1
     79c:	98 2b       	or	r25, r24
     79e:	90 93 63 06 	sts	0x0663, r25
    if      (nRF24L01P.TempBuf[1] == 0x02){
     7a2:	92 30       	cpi	r25, 0x02	; 2
     7a4:	19 f4       	brne	.+6      	; 0x7ac <nRF24L01P_Speed_Get+0x40>
      nRF24L01P.TempBuf[0] = 0;
     7a6:	10 92 62 06 	sts	0x0662, r1
     7aa:	0a c0       	rjmp	.+20     	; 0x7c0 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x01){
     7ac:	91 30       	cpi	r25, 0x01	; 1
     7ae:	19 f4       	brne	.+6      	; 0x7b6 <nRF24L01P_Speed_Get+0x4a>
      nRF24L01P.TempBuf[0] = 1;
     7b0:	90 93 62 06 	sts	0x0662, r25
     7b4:	05 c0       	rjmp	.+10     	; 0x7c0 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x00){
     7b6:	99 23       	and	r25, r25
     7b8:	19 f4       	brne	.+6      	; 0x7c0 <nRF24L01P_Speed_Get+0x54>
      nRF24L01P.TempBuf[0] = 2;
     7ba:	82 e0       	ldi	r24, 0x02	; 2
     7bc:	80 93 62 06 	sts	0x0662, r24
    }
    return nRF24L01P.TempBuf[0];
     7c0:	80 91 62 06 	lds	r24, 0x0662
  }else{
    return 0;
  }
}
     7c4:	08 95       	ret

000007c6 <nRF24L01P_Tx_Power_Set>:



void nRF24L01P_Tx_Power_Set(uint8_t index){
     7c6:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     7c8:	80 91 80 06 	lds	r24, 0x0680
     7cc:	88 23       	and	r24, r24
     7ce:	71 f5       	brne	.+92     	; 0x82c <nRF24L01P_Tx_Power_Set+0x66>



void nRF24L01P_Tx_Power_Set(uint8_t index){
  if(nRF24L01P_Error_Free()){
    if(index == 0){
     7d0:	99 23       	and	r25, r25
     7d2:	21 f4       	brne	.+8      	; 0x7dc <nRF24L01P_Tx_Power_Set+0x16>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     7d4:	86 e0       	ldi	r24, 0x06	; 6
     7d6:	62 e0       	ldi	r22, 0x02	; 2
     7d8:	40 e0       	ldi	r20, 0x00	; 0
     7da:	0b c0       	rjmp	.+22     	; 0x7f2 <nRF24L01P_Tx_Power_Set+0x2c>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
    }
    else if(index == 1){
     7dc:	91 30       	cpi	r25, 0x01	; 1
     7de:	21 f4       	brne	.+8      	; 0x7e8 <nRF24L01P_Tx_Power_Set+0x22>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     7e0:	86 e0       	ldi	r24, 0x06	; 6
     7e2:	62 e0       	ldi	r22, 0x02	; 2
     7e4:	40 e0       	ldi	r20, 0x00	; 0
     7e6:	10 c0       	rjmp	.+32     	; 0x808 <nRF24L01P_Tx_Power_Set+0x42>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
    }
    else if(index == 2){
     7e8:	92 30       	cpi	r25, 0x02	; 2
     7ea:	49 f4       	brne	.+18     	; 0x7fe <nRF24L01P_Tx_Power_Set+0x38>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     7ec:	86 e0       	ldi	r24, 0x06	; 6
     7ee:	62 e0       	ldi	r22, 0x02	; 2
     7f0:	41 e0       	ldi	r20, 0x01	; 1
     7f2:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
     7f6:	86 e0       	ldi	r24, 0x06	; 6
     7f8:	61 e0       	ldi	r22, 0x01	; 1
     7fa:	40 e0       	ldi	r20, 0x00	; 0
     7fc:	0a c0       	rjmp	.+20     	; 0x812 <nRF24L01P_Tx_Power_Set+0x4c>
    }
    else if(index == 3){
     7fe:	93 30       	cpi	r25, 0x03	; 3
     800:	59 f4       	brne	.+22     	; 0x818 <nRF24L01P_Tx_Power_Set+0x52>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     802:	86 e0       	ldi	r24, 0x06	; 6
     804:	62 e0       	ldi	r22, 0x02	; 2
     806:	41 e0       	ldi	r20, 0x01	; 1
     808:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     80c:	86 e0       	ldi	r24, 0x06	; 6
     80e:	61 e0       	ldi	r22, 0x01	; 1
     810:	41 e0       	ldi	r20, 0x01	; 1
     812:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
     816:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     818:	86 e0       	ldi	r24, 0x06	; 6
     81a:	62 e0       	ldi	r22, 0x02	; 2
     81c:	41 e0       	ldi	r20, 0x01	; 1
     81e:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     822:	86 e0       	ldi	r24, 0x06	; 6
     824:	61 e0       	ldi	r22, 0x01	; 1
     826:	41 e0       	ldi	r20, 0x01	; 1
     828:	0e 94 1d 02 	call	0x43a	; 0x43a <nRF24L01P_ReadModifyWrite_Register>
     82c:	08 95       	ret

0000082e <nRF24L01P_Tx_Power_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     82e:	80 91 80 06 	lds	r24, 0x0680
     832:	88 23       	and	r24, r24
     834:	11 f0       	breq	.+4      	; 0x83a <nRF24L01P_Tx_Power_Get+0xc>
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	08 95       	ret
  }
}

uint8_t nRF24L01P_Tx_Power_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     83a:	86 e0       	ldi	r24, 0x06	; 6
     83c:	61 e0       	ldi	r22, 0x01	; 1
     83e:	42 e6       	ldi	r20, 0x62	; 98
     840:	56 e0       	ldi	r21, 0x06	; 6
     842:	21 e0       	ldi	r18, 0x01	; 1
     844:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[0] >>= 1;
    nRF24L01P.TempBuf[0] &= 0x03;
     848:	80 91 62 06 	lds	r24, 0x0662
     84c:	86 95       	lsr	r24
     84e:	83 70       	andi	r24, 0x03	; 3
     850:	80 93 62 06 	sts	0x0662, r24
    return nRF24L01P.TempBuf[0];
  }else{
    return 0;
  }
}  
     854:	08 95       	ret

00000856 <nRF24L01P_Own_Addr_Set>:

void nRF24L01P_Own_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Own=addr;
     856:	80 93 64 06 	sts	0x0664, r24
}
     85a:	08 95       	ret

0000085c <nRF24L01P_Own_Addr_Get>:

uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}
     85c:	80 91 64 06 	lds	r24, 0x0664
     860:	08 95       	ret

00000862 <nRF24L01P_Dest_Addr_Set>:

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     862:	80 93 65 06 	sts	0x0665, r24
}
     866:	08 95       	ret

00000868 <nRF24L01P_Dest_Addr_Get>:

uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}
     868:	80 91 65 06 	lds	r24, 0x0665
     86c:	08 95       	ret

0000086e <nRF24L01P_RxTicks_Set>:

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     86e:	90 93 69 06 	sts	0x0669, r25
     872:	80 93 68 06 	sts	0x0668, r24
}
     876:	08 95       	ret

00000878 <nRF24L01P_RxTicks_Get>:

uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}
     878:	80 91 68 06 	lds	r24, 0x0668
     87c:	90 91 69 06 	lds	r25, 0x0669
     880:	08 95       	ret

00000882 <nRF24L01P_RxTimeout_Set>:

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     882:	90 93 67 06 	sts	0x0667, r25
     886:	80 93 66 06 	sts	0x0666, r24
}
     88a:	08 95       	ret

0000088c <nRF24L01P_RxTimeout_Get>:

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
}
     88c:	80 91 66 06 	lds	r24, 0x0666
     890:	90 91 67 06 	lds	r25, 0x0667
     894:	08 95       	ret

00000896 <nRF24L01P_MaxRetransmission_Set>:

void nRF24L01P_MaxRetransmission_Set(uint16_t val){
  nRF24L01P.Config.MaxRetry=val;
     896:	90 93 6c 06 	sts	0x066C, r25
     89a:	80 93 6b 06 	sts	0x066B, r24
}
     89e:	08 95       	ret

000008a0 <nRF24L01P_MaxRetransmission_Get>:

uint16_t nRF24L01P_MaxRetransmission_Get(void){
  return nRF24L01P.Config.MaxRetry;
}
     8a0:	80 91 6b 06 	lds	r24, 0x066B
     8a4:	90 91 6c 06 	lds	r25, 0x066C
     8a8:	08 95       	ret

000008aa <nRF24L01P_Tx_Basic>:

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
     8aa:	ff 92       	push	r15
     8ac:	0f 93       	push	r16
     8ae:	1f 93       	push	r17
     8b0:	8c 01       	movw	r16, r24
     8b2:	f6 2e       	mov	r15, r22


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     8b4:	10 92 80 06 	sts	0x0680, r1
  return nRF24L01P.Config.MaxRetry;
}

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Flush_Tx_Buf();
     8b8:	0e 94 53 02 	call	0x4a6	; 0x4a6 <nRF24L01P_Flush_Tx_Buf>
  buf[nRF24L01P.SpaceAlloc.Blocks] = nRF24L01P.Blocks.Remaining;      //24
     8bc:	80 91 7d 06 	lds	r24, 0x067D
     8c0:	f8 01       	movw	r30, r16
     8c2:	e8 0f       	add	r30, r24
     8c4:	f1 1d       	adc	r31, r1
     8c6:	80 91 73 06 	lds	r24, 0x0673
     8ca:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.PID   ] = nRF24L01P.Packet.TxPID;          //25
     8cc:	80 91 7b 06 	lds	r24, 0x067B
     8d0:	f8 01       	movw	r30, r16
     8d2:	e8 0f       	add	r30, r24
     8d4:	f1 1d       	adc	r31, r1
     8d6:	80 91 6f 06 	lds	r24, 0x066F
     8da:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Ack   ] = nRF24L01P.Packet.AckReq;         //26
     8dc:	80 91 7a 06 	lds	r24, 0x067A
     8e0:	f8 01       	movw	r30, r16
     8e2:	e8 0f       	add	r30, r24
     8e4:	f1 1d       	adc	r31, r1
     8e6:	80 91 72 06 	lds	r24, 0x0672
     8ea:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Own   ] = nRF24L01P.Address.Own;           //27
     8ec:	80 91 79 06 	lds	r24, 0x0679
     8f0:	f8 01       	movw	r30, r16
     8f2:	e8 0f       	add	r30, r24
     8f4:	f1 1d       	adc	r31, r1
     8f6:	80 91 64 06 	lds	r24, 0x0664
     8fa:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Dest  ] = nRF24L01P.Address.Dest;          //28
     8fc:	80 91 78 06 	lds	r24, 0x0678
     900:	f8 01       	movw	r30, r16
     902:	e8 0f       	add	r30, r24
     904:	f1 1d       	adc	r31, r1
     906:	80 91 65 06 	lds	r24, 0x0665
     90a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Len   ] = len;                             //29
     90c:	80 91 77 06 	lds	r24, 0x0677
     910:	f8 01       	movw	r30, r16
     912:	e8 0f       	add	r30, r24
     914:	f1 1d       	adc	r31, r1
     916:	f0 82       	st	Z, r15
  uint16_t temp = nRF24L01P_CRC_Block( buf, nRF24L01P.SpaceAlloc.CRCLen );
     918:	c8 01       	movw	r24, r16
     91a:	60 91 7c 06 	lds	r22, 0x067C
     91e:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_CRC_Block>
  buf[nRF24L01P.SpaceAlloc.CRCMSB] = (temp & 0xFF00)>>8;              //30
     922:	20 91 75 06 	lds	r18, 0x0675
     926:	f8 01       	movw	r30, r16
     928:	e2 0f       	add	r30, r18
     92a:	f1 1d       	adc	r31, r1
     92c:	90 83       	st	Z, r25
  buf[nRF24L01P.SpaceAlloc.CRCLSB] = (temp & 0x00FF);                 //31
     92e:	90 91 76 06 	lds	r25, 0x0676
     932:	f8 01       	movw	r30, r16
     934:	e9 0f       	add	r30, r25
     936:	f1 1d       	adc	r31, r1
     938:	80 83       	st	Z, r24
  nRF24L01P_Write_Data_Tx_Buf(buf);
     93a:	c8 01       	movw	r24, r16
     93c:	0e 94 71 02 	call	0x4e2	; 0x4e2 <nRF24L01P_Write_Data_Tx_Buf>
  nRF24L01P_Mode_Set(3);                                              //tx
     940:	83 e0       	ldi	r24, 0x03	; 3
     942:	0e 94 3e 03 	call	0x67c	; 0x67c <nRF24L01P_Mode_Set>
  nRF24L01P_Wait_Tx_Complete(); 
     946:	0e 94 ba 02 	call	0x574	; 0x574 <nRF24L01P_Wait_Tx_Complete>
  //nRF24L01P_Mode_Set(2);                                            //rx
}
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	08 95       	ret

00000952 <nRF24L01P_Rx_Basic>:


uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
     952:	cf 92       	push	r12
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
     962:	ec 01       	movw	r28, r24


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     964:	10 92 80 06 	sts	0x0680, r1
uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     968:	10 92 69 06 	sts	0x0669, r1
     96c:	10 92 68 06 	sts	0x0668, r1
     970:	78 ec       	ldi	r23, 0xC8	; 200
     972:	c7 2e       	mov	r12, r23
     974:	d1 2c       	mov	r13, r1
     976:	3c c0       	rjmp	.+120    	; 0x9f0 <nRF24L01P_Rx_Basic+0x9e>
uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
    if(nRF24L01P_Rx_Buf_Not_Empty()){
     978:	0e 94 a6 02 	call	0x54c	; 0x54c <nRF24L01P_Rx_Buf_Not_Empty>
     97c:	88 23       	and	r24, r24
     97e:	61 f1       	breq	.+88     	; 0x9d8 <nRF24L01P_Rx_Basic+0x86>
      nRF24L01P_Read_Data_Rx_Buf(buf);
     980:	ce 01       	movw	r24, r28
     982:	0e 94 7f 02 	call	0x4fe	; 0x4fe <nRF24L01P_Read_Data_Rx_Buf>
	  uint16_t rec_crc=buf[nRF24L01P.SpaceAlloc.CRCMSB];               //30
     986:	80 91 75 06 	lds	r24, 0x0675
     98a:	fe 01       	movw	r30, r28
     98c:	e8 0f       	add	r30, r24
     98e:	f1 1d       	adc	r31, r1
	  rec_crc<<=8;
     990:	f0 80       	ld	r15, Z
     992:	ee 24       	eor	r14, r14
	  rec_crc|=buf[nRF24L01P.SpaceAlloc.CRCLSB];                       //31
     994:	80 91 76 06 	lds	r24, 0x0676
     998:	fe 01       	movw	r30, r28
     99a:	e8 0f       	add	r30, r24
     99c:	f1 1d       	adc	r31, r1
     99e:	00 81       	ld	r16, Z
     9a0:	10 e0       	ldi	r17, 0x00	; 0
     9a2:	0e 29       	or	r16, r14
     9a4:	1f 29       	or	r17, r15
      uint16_t calc_crc=nRF24L01P_CRC_Block(buf, nRF24L01P.SpaceAlloc.CRCLen);
     9a6:	ce 01       	movw	r24, r28
     9a8:	60 91 7c 06 	lds	r22, 0x067C
     9ac:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_CRC_Block>
      if(rec_crc == calc_crc){
     9b0:	08 17       	cp	r16, r24
     9b2:	19 07       	cpc	r17, r25
     9b4:	e9 f4       	brne	.+58     	; 0x9f0 <nRF24L01P_Rx_Basic+0x9e>
	    nRF24L01P.Packet.RxPID = buf[nRF24L01P.SpaceAlloc.PID];        //25
     9b6:	80 91 7b 06 	lds	r24, 0x067B
     9ba:	fe 01       	movw	r30, r28
     9bc:	e8 0f       	add	r30, r24
     9be:	f1 1d       	adc	r31, r1
     9c0:	80 81       	ld	r24, Z
     9c2:	80 93 70 06 	sts	0x0670, r24
	    nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks]; //24
     9c6:	80 91 7d 06 	lds	r24, 0x067D
     9ca:	c8 0f       	add	r28, r24
     9cc:	d1 1d       	adc	r29, r1
     9ce:	88 81       	ld	r24, Y
     9d0:	80 93 73 06 	sts	0x0673, r24
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	19 c0       	rjmp	.+50     	; 0xa0a <nRF24L01P_Rx_Basic+0xb8>
     9d8:	c6 01       	movw	r24, r12
     9da:	01 97       	sbiw	r24, 0x01	; 1
     9dc:	f1 f7       	brne	.-4      	; 0x9da <nRF24L01P_Rx_Basic+0x88>
		sts=1;
		break;
	  }
    }else{
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
     9de:	80 91 68 06 	lds	r24, 0x0668
     9e2:	90 91 69 06 	lds	r25, 0x0669
     9e6:	01 96       	adiw	r24, 0x01	; 1
     9e8:	90 93 69 06 	sts	0x0669, r25
     9ec:	80 93 68 06 	sts	0x0668, r24

uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
     9f0:	20 91 68 06 	lds	r18, 0x0668
     9f4:	30 91 69 06 	lds	r19, 0x0669
     9f8:	80 91 66 06 	lds	r24, 0x0666
     9fc:	90 91 67 06 	lds	r25, 0x0667
     a00:	28 17       	cp	r18, r24
     a02:	39 07       	cpc	r19, r25
     a04:	08 f4       	brcc	.+2      	; 0xa08 <nRF24L01P_Rx_Basic+0xb6>
     a06:	b8 cf       	rjmp	.-144    	; 0x978 <nRF24L01P_Rx_Basic+0x26>
     a08:	80 e0       	ldi	r24, 0x00	; 0
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
	}
  }
  return sts;
}
     a0a:	df 91       	pop	r29
     a0c:	cf 91       	pop	r28
     a0e:	1f 91       	pop	r17
     a10:	0f 91       	pop	r16
     a12:	ff 90       	pop	r15
     a14:	ef 90       	pop	r14
     a16:	df 90       	pop	r13
     a18:	cf 90       	pop	r12
     a1a:	08 95       	ret

00000a1c <nRF24L01P_Tx_With_Ack>:


uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
     a1c:	ef 92       	push	r14
     a1e:	ff 92       	push	r15
     a20:	0f 93       	push	r16
     a22:	1f 93       	push	r17
     a24:	df 93       	push	r29
     a26:	cf 93       	push	r28
     a28:	cd b7       	in	r28, 0x3d	; 61
     a2a:	de b7       	in	r29, 0x3e	; 62
     a2c:	a0 97       	sbiw	r28, 0x20	; 32
     a2e:	0f b6       	in	r0, 0x3f	; 63
     a30:	f8 94       	cli
     a32:	de bf       	out	0x3e, r29	; 62
     a34:	0f be       	out	0x3f, r0	; 63
     a36:	cd bf       	out	0x3d, r28	; 61
void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
}

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
     a38:	e0 90 66 06 	lds	r14, 0x0666
     a3c:	f0 90 67 06 	lds	r15, 0x0667
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     a40:	25 e0       	ldi	r18, 0x05	; 5
     a42:	30 e0       	ldi	r19, 0x00	; 0
     a44:	30 93 67 06 	sts	0x0667, r19
     a48:	20 93 66 06 	sts	0x0666, r18

uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
  uint8_t  sts = 0, ack_buf[32];
  uint16_t timeout_mem = nRF24L01P_RxTimeout_Get();
  nRF24L01P_RxTimeout_Set(nRF24L01P_TX_ACK_RCV_TIMEOUT);
  nRF24L01P_Tx_Basic(buf, len);
     a4c:	0e 94 55 04 	call	0x8aa	; 0x8aa <nRF24L01P_Tx_Basic>
  if( nRF24L01P.Packet.AckReq ){                    //need to improve ack type
     a50:	80 91 72 06 	lds	r24, 0x0672
     a54:	88 23       	and	r24, r24
     a56:	a1 f0       	breq	.+40     	; 0xa80 <nRF24L01P_Tx_With_Ack+0x64>
    if( nRF24L01P_Rx_Basic(ack_buf) ){
     a58:	8e 01       	movw	r16, r28
     a5a:	0f 5f       	subi	r16, 0xFF	; 255
     a5c:	1f 4f       	sbci	r17, 0xFF	; 255
     a5e:	c8 01       	movw	r24, r16
     a60:	0e 94 a9 04 	call	0x952	; 0x952 <nRF24L01P_Rx_Basic>
     a64:	88 23       	and	r24, r24
     a66:	61 f0       	breq	.+24     	; 0xa80 <nRF24L01P_Tx_With_Ack+0x64>
      if( nRF24L01P_Own_Addr_Get() == ack_buf[nRF24L01P.SpaceAlloc.Dest] ){
     a68:	80 91 78 06 	lds	r24, 0x0678
     a6c:	08 0f       	add	r16, r24
     a6e:	11 1d       	adc	r17, r1
     a70:	90 91 64 06 	lds	r25, 0x0664
     a74:	f8 01       	movw	r30, r16
     a76:	80 81       	ld	r24, Z
     a78:	98 17       	cp	r25, r24
     a7a:	11 f4       	brne	.+4      	; 0xa80 <nRF24L01P_Tx_With_Ack+0x64>
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	01 c0       	rjmp	.+2      	; 0xa82 <nRF24L01P_Tx_With_Ack+0x66>
     a80:	80 e0       	ldi	r24, 0x00	; 0
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     a82:	f0 92 67 06 	sts	0x0667, r15
     a86:	e0 92 66 06 	sts	0x0666, r14
      }
    }
  }
  nRF24L01P_RxTimeout_Set(timeout_mem);
  return sts;
}
     a8a:	a0 96       	adiw	r28, 0x20	; 32
     a8c:	0f b6       	in	r0, 0x3f	; 63
     a8e:	f8 94       	cli
     a90:	de bf       	out	0x3e, r29	; 62
     a92:	0f be       	out	0x3f, r0	; 63
     a94:	cd bf       	out	0x3d, r28	; 61
     a96:	cf 91       	pop	r28
     a98:	df 91       	pop	r29
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	ff 90       	pop	r15
     aa0:	ef 90       	pop	r14
     aa2:	08 95       	ret

00000aa4 <nRF24L01P_Rx_With_Ack>:

uint8_t nRF24L01P_Rx_With_Ack(uint8_t *buf){
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	df 93       	push	r29
     aaa:	cf 93       	push	r28
     aac:	cd b7       	in	r28, 0x3d	; 61
     aae:	de b7       	in	r29, 0x3e	; 62
     ab0:	a0 97       	sbiw	r28, 0x20	; 32
     ab2:	0f b6       	in	r0, 0x3f	; 63
     ab4:	f8 94       	cli
     ab6:	de bf       	out	0x3e, r29	; 62
     ab8:	0f be       	out	0x3f, r0	; 63
     aba:	cd bf       	out	0x3d, r28	; 61
     abc:	8c 01       	movw	r16, r24
  uint8_t sts=0, ack_buf[32]="~^~";
     abe:	8e e7       	ldi	r24, 0x7E	; 126
     ac0:	9e e5       	ldi	r25, 0x5E	; 94
     ac2:	ae e7       	ldi	r26, 0x7E	; 126
     ac4:	b0 e0       	ldi	r27, 0x00	; 0
     ac6:	89 83       	std	Y+1, r24	; 0x01
     ac8:	9a 83       	std	Y+2, r25	; 0x02
     aca:	ab 83       	std	Y+3, r26	; 0x03
     acc:	bc 83       	std	Y+4, r27	; 0x04
     ace:	fe 01       	movw	r30, r28
     ad0:	35 96       	adiw	r30, 0x05	; 5
     ad2:	8c e1       	ldi	r24, 0x1C	; 28
     ad4:	df 01       	movw	r26, r30
     ad6:	1d 92       	st	X+, r1
     ad8:	8a 95       	dec	r24
     ada:	e9 f7       	brne	.-6      	; 0xad6 <nRF24L01P_Rx_With_Ack+0x32>
  if( nRF24L01P_Rx_Basic(buf) ){
     adc:	c8 01       	movw	r24, r16
     ade:	0e 94 a9 04 	call	0x952	; 0x952 <nRF24L01P_Rx_Basic>
     ae2:	88 23       	and	r24, r24
     ae4:	a9 f1       	breq	.+106    	; 0xb50 <nRF24L01P_Rx_With_Ack+0xac>
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
     ae6:	80 91 7a 06 	lds	r24, 0x067A
     aea:	f8 01       	movw	r30, r16
     aec:	e8 0f       	add	r30, r24
     aee:	f1 1d       	adc	r31, r1
     af0:	80 81       	ld	r24, Z
     af2:	80 ff       	sbrs	r24, 0
     af4:	2d c0       	rjmp	.+90     	; 0xb50 <nRF24L01P_Rx_With_Ack+0xac>
     af6:	80 91 78 06 	lds	r24, 0x0678
     afa:	f8 01       	movw	r30, r16
     afc:	e8 0f       	add	r30, r24
     afe:	f1 1d       	adc	r31, r1
     b00:	90 91 64 06 	lds	r25, 0x0664
     b04:	80 81       	ld	r24, Z
     b06:	98 17       	cp	r25, r24
     b08:	19 f5       	brne	.+70     	; 0xb50 <nRF24L01P_Rx_With_Ack+0xac>
     b0a:	88 ee       	ldi	r24, 0xE8	; 232
     b0c:	93 e0       	ldi	r25, 0x03	; 3
     b0e:	01 97       	sbiw	r24, 0x01	; 1
     b10:	f1 f7       	brne	.-4      	; 0xb0e <nRF24L01P_Rx_With_Ack+0x6a>
uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     b12:	80 91 79 06 	lds	r24, 0x0679
     b16:	f8 01       	movw	r30, r16
     b18:	e8 0f       	add	r30, r24
     b1a:	f1 1d       	adc	r31, r1
     b1c:	80 81       	ld	r24, Z
     b1e:	80 93 65 06 	sts	0x0665, r24
  uint8_t sts=0, ack_buf[32]="~^~";
  if( nRF24L01P_Rx_Basic(buf) ){
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
      _delay_us(nRF24L01P_RX_ACK_SEND_DELAY);                                                                                               //check delay
	  nRF24L01P_Dest_Addr_Set(buf[nRF24L01P.SpaceAlloc.Own]);
	  nRF24L01P.Packet.TxPID = buf[nRF24L01P.SpaceAlloc.PID];
     b22:	80 91 7b 06 	lds	r24, 0x067B
     b26:	f8 01       	movw	r30, r16
     b28:	e8 0f       	add	r30, r24
     b2a:	f1 1d       	adc	r31, r1
     b2c:	80 81       	ld	r24, Z
     b2e:	80 93 6f 06 	sts	0x066F, r24
	  nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks];
     b32:	80 91 7d 06 	lds	r24, 0x067D
     b36:	08 0f       	add	r16, r24
     b38:	11 1d       	adc	r17, r1
     b3a:	f8 01       	movw	r30, r16
     b3c:	80 81       	ld	r24, Z
     b3e:	80 93 73 06 	sts	0x0673, r24
      nRF24L01P_Tx_Basic(ack_buf, 3);
     b42:	ce 01       	movw	r24, r28
     b44:	01 96       	adiw	r24, 0x01	; 1
     b46:	63 e0       	ldi	r22, 0x03	; 3
     b48:	0e 94 55 04 	call	0x8aa	; 0x8aa <nRF24L01P_Tx_Basic>
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	01 c0       	rjmp	.+2      	; 0xb52 <nRF24L01P_Rx_With_Ack+0xae>
     b50:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b52:	a0 96       	adiw	r28, 0x20	; 32
     b54:	0f b6       	in	r0, 0x3f	; 63
     b56:	f8 94       	cli
     b58:	de bf       	out	0x3e, r29	; 62
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	cd bf       	out	0x3d, r28	; 61
     b5e:	cf 91       	pop	r28
     b60:	df 91       	pop	r29
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	08 95       	ret

00000b68 <nRF24L01P_Init>:

void nRF24L01P_Init(void){
     b68:	ff 92       	push	r15
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     b6e:	0e 94 90 00 	call	0x120	; 0x120 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     b72:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Enable>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     b76:	02 e6       	ldi	r16, 0x62	; 98
     b78:	16 e0       	ldi	r17, 0x06	; 6
     b7a:	10 92 62 06 	sts	0x0662, r1
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	a8 01       	movw	r20, r16
     b84:	21 e0       	ldi	r18, 0x01	; 1
     b86:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x01, 0, nRF24L01P.TempBuf, 1 );
     b8a:	10 92 62 06 	sts	0x0662, r1
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	60 e0       	ldi	r22, 0x00	; 0
     b92:	a8 01       	movw	r20, r16
     b94:	21 e0       	ldi	r18, 0x01	; 1
     b96:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x03;  nRF24L01P_ReadWrite_Register( 0x02, 0, nRF24L01P.TempBuf, 1 );
     b9a:	83 e0       	ldi	r24, 0x03	; 3
     b9c:	80 93 62 06 	sts	0x0662, r24
     ba0:	82 e0       	ldi	r24, 0x02	; 2
     ba2:	60 e0       	ldi	r22, 0x00	; 0
     ba4:	a8 01       	movw	r20, r16
     ba6:	21 e0       	ldi	r18, 0x01	; 1
     ba8:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x01;  nRF24L01P_ReadWrite_Register( 0x03, 0, nRF24L01P.TempBuf, 1 );
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	80 93 62 06 	sts	0x0662, r24
     bb2:	83 e0       	ldi	r24, 0x03	; 3
     bb4:	60 e0       	ldi	r22, 0x00	; 0
     bb6:	a8 01       	movw	r20, r16
     bb8:	21 e0       	ldi	r18, 0x01	; 1
     bba:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x04, 0, nRF24L01P.TempBuf, 1 );
     bbe:	10 92 62 06 	sts	0x0662, r1
     bc2:	84 e0       	ldi	r24, 0x04	; 4
     bc4:	60 e0       	ldi	r22, 0x00	; 0
     bc6:	a8 01       	movw	r20, r16
     bc8:	21 e0       	ldi	r18, 0x01	; 1
     bca:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x02;  nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     bce:	82 e0       	ldi	r24, 0x02	; 2
     bd0:	80 93 62 06 	sts	0x0662, r24
     bd4:	85 e0       	ldi	r24, 0x05	; 5
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	a8 01       	movw	r20, r16
     bda:	21 e0       	ldi	r18, 0x01	; 1
     bdc:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x26;  nRF24L01P_ReadWrite_Register( 0x06, 0, nRF24L01P.TempBuf, 1 ); 
     be0:	86 e2       	ldi	r24, 0x26	; 38
     be2:	80 93 62 06 	sts	0x0662, r24
     be6:	86 e0       	ldi	r24, 0x06	; 6
     be8:	60 e0       	ldi	r22, 0x00	; 0
     bea:	a8 01       	movw	r20, r16
     bec:	21 e0       	ldi	r18, 0x01	; 1
     bee:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x70;  nRF24L01P_ReadWrite_Register( 0x07, 0, nRF24L01P.TempBuf, 1 );
     bf2:	80 e7       	ldi	r24, 0x70	; 112
     bf4:	80 93 62 06 	sts	0x0662, r24
     bf8:	87 e0       	ldi	r24, 0x07	; 7
     bfa:	60 e0       	ldi	r22, 0x00	; 0
     bfc:	a8 01       	movw	r20, r16
     bfe:	21 e0       	ldi	r18, 0x01	; 1
     c00:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     c04:	e0 e2       	ldi	r30, 0x20	; 32
     c06:	fe 2e       	mov	r15, r30
     c08:	f0 92 62 06 	sts	0x0662, r15
  nRF24L01P_ReadWrite_Register( 0x11, 0, nRF24L01P.TempBuf, 1 );
     c0c:	81 e1       	ldi	r24, 0x11	; 17
     c0e:	60 e0       	ldi	r22, 0x00	; 0
     c10:	a8 01       	movw	r20, r16
     c12:	21 e0       	ldi	r18, 0x01	; 1
     c14:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     c18:	f0 92 62 06 	sts	0x0662, r15
  nRF24L01P_ReadWrite_Register( 0x12, 0, nRF24L01P.TempBuf, 1 );
     c1c:	82 e1       	ldi	r24, 0x12	; 18
     c1e:	60 e0       	ldi	r22, 0x00	; 0
     c20:	a8 01       	movw	r20, r16
     c22:	21 e0       	ldi	r18, 0x01	; 1
     c24:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1C, 0, nRF24L01P.TempBuf, 1 );
     c28:	10 92 62 06 	sts	0x0662, r1
     c2c:	8c e1       	ldi	r24, 0x1C	; 28
     c2e:	60 e0       	ldi	r22, 0x00	; 0
     c30:	a8 01       	movw	r20, r16
     c32:	21 e0       	ldi	r18, 0x01	; 1
     c34:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1D, 0, nRF24L01P.TempBuf, 1 );
     c38:	10 92 62 06 	sts	0x0662, r1
     c3c:	8d e1       	ldi	r24, 0x1D	; 29
     c3e:	60 e0       	ldi	r22, 0x00	; 0
     c40:	a8 01       	movw	r20, r16
     c42:	21 e0       	ldi	r18, 0x01	; 1
     c44:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x10, 0, (uint8_t*)"ACK00", 5 );
     c48:	00 e0       	ldi	r16, 0x00	; 0
     c4a:	11 e0       	ldi	r17, 0x01	; 1
     c4c:	80 e1       	ldi	r24, 0x10	; 16
     c4e:	60 e0       	ldi	r22, 0x00	; 0
     c50:	a8 01       	movw	r20, r16
     c52:	25 e0       	ldi	r18, 0x05	; 5
     c54:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x0A, 0, (uint8_t*)"ACK00", 5 );
     c58:	8a e0       	ldi	r24, 0x0A	; 10
     c5a:	60 e0       	ldi	r22, 0x00	; 0
     c5c:	a8 01       	movw	r20, r16
     c5e:	25 e0       	ldi	r18, 0x05	; 5
     c60:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_Speed_Set(4);
     c64:	84 e0       	ldi	r24, 0x04	; 4
     c66:	0e 94 9a 03 	call	0x734	; 0x734 <nRF24L01P_Speed_Set>
  nRF24L01P_Mode_Set(0);
     c6a:	80 e0       	ldi	r24, 0x00	; 0
     c6c:	0e 94 3e 03 	call	0x67c	; 0x67c <nRF24L01P_Mode_Set>
}
     c70:	1f 91       	pop	r17
     c72:	0f 91       	pop	r16
     c74:	ff 90       	pop	r15
     c76:	08 95       	ret

00000c78 <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
     c78:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
     c7a:	a0 91 2a 01 	lds	r26, 0x012A
     c7e:	b0 91 2b 01 	lds	r27, 0x012B
     c82:	2d b7       	in	r18, 0x3d	; 61
     c84:	3e b7       	in	r19, 0x3e	; 62
     c86:	2d 93       	st	X+, r18
     c88:	3d 93       	st	X+, r19
     c8a:	ed 93       	st	X+, r30
     c8c:	fd 93       	st	X+, r31
     c8e:	a0 93 2a 01 	sts	0x012A, r26
     c92:	b0 93 2b 01 	sts	0x012B, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
     c96:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
     c98:	20 93 06 01 	sts	0x0106, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
     c9c:	20 93 07 01 	sts	0x0107, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
     ca0:	20 93 08 01 	sts	0x0108, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
     ca4:	20 93 09 01 	sts	0x0109, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
     ca8:	20 93 0a 01 	sts	0x010A, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
     cac:	20 93 0b 01 	sts	0x010B, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
     cb0:	20 93 0c 01 	sts	0x010C, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
     cb4:	20 93 0d 01 	sts	0x010D, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
     cb8:	20 93 0e 01 	sts	0x010E, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
     cbc:	20 93 0f 01 	sts	0x010F, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
     cc0:	20 93 10 01 	sts	0x0110, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
     cc4:	20 93 11 01 	sts	0x0111, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
     cc8:	20 93 12 01 	sts	0x0112, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
     ccc:	20 93 13 01 	sts	0x0113, r18
                                                                                               
		#elif defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                                                    
        KER_TIMER2_DISABLE                                                                     
                                                                                               
		#else                                                                                  
		KER_TIMER2_DISABLE                                                                     
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	20 93 b1 00 	sts	0x00B1, r18
     cd6:	20 93 70 00 	sts	0x0070, r18
     cda:	27 e0       	ldi	r18, 0x07	; 7
     cdc:	20 93 37 00 	sts	0x0037, r18
     ce0:	20 e0       	ldi	r18, 0x00	; 0
     ce2:	20 93 b4 00 	sts	0x00B4, r18
     ce6:	20 93 b2 00 	sts	0x00B2, r18
		#endif                                                                                 
                                                                                               
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
     cea:	80 93 0b 01 	sts	0x010B, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
     cee:	60 93 0c 01 	sts	0x010C, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
     cf2:	a0 91 2a 01 	lds	r26, 0x012A
     cf6:	b0 91 2b 01 	lds	r27, 0x012B
     cfa:	fe 91       	ld	r31, -X
     cfc:	ee 91       	ld	r30, -X
     cfe:	3e 91       	ld	r19, -X
     d00:	2e 91       	ld	r18, -X
     d02:	2d bf       	out	0x3d, r18	; 61
     d04:	3e bf       	out	0x3e, r19	; 62
     d06:	a0 93 2a 01 	sts	0x012A, r26
     d0a:	b0 93 2b 01 	sts	0x012B, r27
		RET                                               ;return from subroutine (  4 clocks) 
     d0e:	08 95       	ret

00000d10 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
     d10:	a0 91 2a 01 	lds	r26, 0x012A
     d14:	b0 91 2b 01 	lds	r27, 0x012B
     d18:	2d b7       	in	r18, 0x3d	; 61
     d1a:	3e b7       	in	r19, 0x3e	; 62
     d1c:	2d 93       	st	X+, r18
     d1e:	3d 93       	st	X+, r19
     d20:	ed 93       	st	X+, r30
     d22:	fd 93       	st	X+, r31
     d24:	a0 93 2a 01 	sts	0x012A, r26
     d28:	b0 93 2b 01 	sts	0x012B, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
     d2c:	e2 e4       	ldi	r30, 0x42	; 66
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
     d2e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
     d30:	20 91 0d 01 	lds	r18, 0x010D
     d34:	e2 0f       	add	r30, r18
     d36:	20 e0       	ldi	r18, 0x00	; 0
     d38:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
     d3a:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
     d3c:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
     d3e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
     d40:	20 91 0d 01 	lds	r18, 0x010D
     d44:	e2 0f       	add	r30, r18
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
     d4a:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
     d4c:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
     d4e:	20 91 0d 01 	lds	r18, 0x010D
		INC   R18                                         ;increment task_id      (  1 clock ) 
     d52:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
     d54:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
     d56:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
     d58:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
     d5a:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
     d5c:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
     d5e:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
     d60:	20 e6       	ldi	r18, 0x60	; 96
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
     d62:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
     d64:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
     d66:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
     d68:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
     d6a:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
     d6c:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
     d6e:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     d70:	0f 92       	push	r0
     d72:	0f b6       	in	r0, 0x3f	; 63
     d74:	0f 92       	push	r0
     d76:	1f 92       	push	r1
     d78:	11 24       	eor	r1, r1
     d7a:	2f 92       	push	r2
     d7c:	3f 92       	push	r3
     d7e:	4f 92       	push	r4
     d80:	5f 92       	push	r5
     d82:	6f 92       	push	r6
     d84:	7f 92       	push	r7
     d86:	8f 92       	push	r8
     d88:	9f 92       	push	r9
     d8a:	af 92       	push	r10
     d8c:	bf 92       	push	r11
     d8e:	cf 92       	push	r12
     d90:	df 92       	push	r13
     d92:	ef 92       	push	r14
     d94:	ff 92       	push	r15
     d96:	0f 93       	push	r16
     d98:	1f 93       	push	r17
     d9a:	2f 93       	push	r18
     d9c:	3f 93       	push	r19
     d9e:	4f 93       	push	r20
     da0:	5f 93       	push	r21
     da2:	6f 93       	push	r22
     da4:	7f 93       	push	r23
     da6:	8f 93       	push	r24
     da8:	9f 93       	push	r25
     daa:	af 93       	push	r26
     dac:	bf 93       	push	r27
     dae:	cf 93       	push	r28
     db0:	df 93       	push	r29
     db2:	ef 93       	push	r30
     db4:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
     db6:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
     db8:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
     dba:	40 91 0d 01 	lds	r20, 0x010D
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
     dbe:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
     dc0:	e6 e1       	ldi	r30, 0x16	; 22
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
     dc2:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
     dc4:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
     dc6:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
     dc8:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
     dca:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
     dcc:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
     dce:	20 91 0d 01 	lds	r18, 0x010D
		INC   R18                                         ;increment task_id      (  1 clock ) 
     dd2:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
     dd4:	20 93 0d 01 	sts	0x010D, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
     dd8:	20 91 0e 01 	lds	r18, 0x010E
		INC   R18                                         ;increment ntask        (  1 clock ) 
     ddc:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
     dde:	20 93 0e 01 	sts	0x010E, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
     de2:	a0 91 2a 01 	lds	r26, 0x012A
     de6:	b0 91 2b 01 	lds	r27, 0x012B
     dea:	fe 91       	ld	r31, -X
     dec:	ee 91       	ld	r30, -X
     dee:	3e 91       	ld	r19, -X
     df0:	2e 91       	ld	r18, -X
     df2:	2d bf       	out	0x3d, r18	; 61
     df4:	3e bf       	out	0x3e, r19	; 62
     df6:	a0 93 2a 01 	sts	0x012A, r26
     dfa:	b0 93 2b 01 	sts	0x012B, r27
		RET                                               ;return from subroutine (  4 clocks) 
     dfe:	08 95       	ret

00000e00 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
     e00:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     e02:	2f ef       	ldi	r18, 0xFF	; 255
     e04:	20 93 0f 01 	sts	0x010F, r18
     e08:	20 e0       	ldi	r18, 0x00	; 0
     e0a:	20 93 10 01 	sts	0x0110, r18
     e0e:	58 2f       	mov	r21, r24

00000e10 <_KER_SCH_LOOP11>:
     e10:	20 93 0d 01 	sts	0x010D, r18
     e14:	85 2f       	mov	r24, r21
     e16:	ec e4       	ldi	r30, 0x4C	; 76
     e18:	f1 e0       	ldi	r31, 0x01	; 1
     e1a:	20 91 0d 01 	lds	r18, 0x010D
     e1e:	22 0f       	add	r18, r18
     e20:	e2 0f       	add	r30, r18
     e22:	20 e0       	ldi	r18, 0x00	; 0
     e24:	f2 1f       	adc	r31, r18
     e26:	20 81       	ld	r18, Z
     e28:	31 81       	ldd	r19, Z+1	; 0x01
     e2a:	42 2f       	mov	r20, r18
     e2c:	43 2b       	or	r20, r19
     e2e:	59 f0       	breq	.+22     	; 0xe46 <_VAL_NULL12>
     e30:	81 30       	cpi	r24, 0x01	; 1
     e32:	99 f0       	breq	.+38     	; 0xe5a <_VAL_NOT_NULL12>
     e34:	41 e0       	ldi	r20, 0x01	; 1
     e36:	24 1b       	sub	r18, r20
     e38:	40 e0       	ldi	r20, 0x00	; 0
     e3a:	34 0b       	sbc	r19, r20
     e3c:	20 83       	st	Z, r18
     e3e:	31 83       	std	Z+1, r19	; 0x01
     e40:	42 2f       	mov	r20, r18
     e42:	43 2b       	or	r20, r19
     e44:	51 f4       	brne	.+20     	; 0xe5a <_VAL_NOT_NULL12>

00000e46 <_VAL_NULL12>:
     e46:	e8 e3       	ldi	r30, 0x38	; 56
     e48:	f1 e0       	ldi	r31, 0x01	; 1
     e4a:	20 91 0d 01 	lds	r18, 0x010D
     e4e:	e2 0f       	add	r30, r18
     e50:	20 e0       	ldi	r18, 0x00	; 0
     e52:	f2 1f       	adc	r31, r18
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	80 83       	st	Z, r24
     e58:	08 c0       	rjmp	.+16     	; 0xe6a <_EXIT_SLP_TIME12>

00000e5a <_VAL_NOT_NULL12>:
     e5a:	e8 e3       	ldi	r30, 0x38	; 56
     e5c:	f1 e0       	ldi	r31, 0x01	; 1
     e5e:	20 91 0d 01 	lds	r18, 0x010D
     e62:	e2 0f       	add	r30, r18
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	f2 1f       	adc	r31, r18
     e68:	80 81       	ld	r24, Z

00000e6a <_EXIT_SLP_TIME12>:
     e6a:	81 30       	cpi	r24, 0x01	; 1
     e6c:	19 f0       	breq	.+6      	; 0xe74 <_KER_CALC_PRIO11>
     e6e:	84 30       	cpi	r24, 0x04	; 4
     e70:	09 f0       	breq	.+2      	; 0xe74 <_KER_CALC_PRIO11>
     e72:	12 c0       	rjmp	.+36     	; 0xe98 <_KER_SCH_NEXT11>

00000e74 <_KER_CALC_PRIO11>:
     e74:	e2 e4       	ldi	r30, 0x42	; 66
     e76:	f1 e0       	ldi	r31, 0x01	; 1
     e78:	20 e0       	ldi	r18, 0x00	; 0
     e7a:	80 91 0d 01 	lds	r24, 0x010D
     e7e:	e8 0f       	add	r30, r24
     e80:	f2 1f       	adc	r31, r18
     e82:	80 81       	ld	r24, Z
     e84:	20 91 0f 01 	lds	r18, 0x010F
     e88:	82 17       	cp	r24, r18
     e8a:	30 f4       	brcc	.+12     	; 0xe98 <_KER_SCH_NEXT11>
     e8c:	80 93 0f 01 	sts	0x010F, r24
     e90:	20 91 0d 01 	lds	r18, 0x010D
     e94:	20 93 10 01 	sts	0x0110, r18

00000e98 <_KER_SCH_NEXT11>:
     e98:	20 91 0d 01 	lds	r18, 0x010D
     e9c:	23 95       	inc	r18
     e9e:	30 91 0e 01 	lds	r19, 0x010E
     ea2:	23 17       	cp	r18, r19
     ea4:	08 f4       	brcc	.+2      	; 0xea8 <_KER_SCH_EXIT11>
     ea6:	b4 cf       	rjmp	.-152    	; 0xe10 <_KER_SCH_LOOP11>

00000ea8 <_KER_SCH_EXIT11>:
     ea8:	20 91 10 01 	lds	r18, 0x0110
     eac:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     eb0:	e6 e1       	ldi	r30, 0x16	; 22
     eb2:	f1 e0       	ldi	r31, 0x01	; 1
     eb4:	20 91 0d 01 	lds	r18, 0x010D
     eb8:	22 0f       	add	r18, r18
     eba:	e2 0f       	add	r30, r18
     ebc:	20 e0       	ldi	r18, 0x00	; 0
     ebe:	f2 1f       	adc	r31, r18
     ec0:	20 81       	ld	r18, Z
     ec2:	31 81       	ldd	r19, Z+1	; 0x01
     ec4:	2d bf       	out	0x3d, r18	; 61
     ec6:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
     ec8:	ff 91       	pop	r31
     eca:	ef 91       	pop	r30
     ecc:	df 91       	pop	r29
     ece:	cf 91       	pop	r28
     ed0:	bf 91       	pop	r27
     ed2:	af 91       	pop	r26
     ed4:	9f 91       	pop	r25
     ed6:	8f 91       	pop	r24
     ed8:	7f 91       	pop	r23
     eda:	6f 91       	pop	r22
     edc:	5f 91       	pop	r21
     ede:	4f 91       	pop	r20
     ee0:	3f 91       	pop	r19
     ee2:	2f 91       	pop	r18
     ee4:	1f 91       	pop	r17
     ee6:	0f 91       	pop	r16
     ee8:	ff 90       	pop	r15
     eea:	ef 90       	pop	r14
     eec:	df 90       	pop	r13
     eee:	cf 90       	pop	r12
     ef0:	bf 90       	pop	r11
     ef2:	af 90       	pop	r10
     ef4:	9f 90       	pop	r9
     ef6:	8f 90       	pop	r8
     ef8:	7f 90       	pop	r7
     efa:	6f 90       	pop	r6
     efc:	5f 90       	pop	r5
     efe:	4f 90       	pop	r4
     f00:	3f 90       	pop	r3
     f02:	2f 90       	pop	r2
     f04:	1f 90       	pop	r1
     f06:	0f 90       	pop	r0
     f08:	0f be       	out	0x3f, r0	; 63
     f0a:	0f 90       	pop	r0
     f0c:	78 94       	sei
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
     f0e:	20 91 0c 01 	lds	r18, 0x010C
     f12:	20 93 b3 00 	sts	0x00B3, r18
     f16:	22 e0       	ldi	r18, 0x02	; 2
     f18:	20 93 b0 00 	sts	0x00B0, r18
     f1c:	22 e0       	ldi	r18, 0x02	; 2
     f1e:	20 93 6e 00 	sts	0x006E, r18
     f22:	20 91 0b 01 	lds	r18, 0x010B
     f26:	20 93 b1 00 	sts	0x00B1, r18
     f2a:	78 94       	sei
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
     f2c:	08 95       	ret

00000f2e <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
     f2e:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
     f30:	2c e2       	ldi	r18, 0x2C	; 44
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
     f32:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
     f34:	20 93 2a 01 	sts	0x012A, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
     f38:	30 93 2b 01 	sts	0x012B, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
     f3c:	a0 91 2a 01 	lds	r26, 0x012A
     f40:	b0 91 2b 01 	lds	r27, 0x012B
     f44:	2d b7       	in	r18, 0x3d	; 61
     f46:	3e b7       	in	r19, 0x3e	; 62
     f48:	2d 93       	st	X+, r18
     f4a:	3d 93       	st	X+, r19
     f4c:	ed 93       	st	X+, r30
     f4e:	fd 93       	st	X+, r31
     f50:	a0 93 2a 01 	sts	0x012A, r26
     f54:	b0 93 2b 01 	sts	0x012B, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
     f58:	84 e0       	ldi	r24, 0x04	; 4
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
     f5a:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
     f5c:	0e 94 3c 06 	call	0xc78	; 0xc78 <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
     f60:	8c e8       	ldi	r24, 0x8C	; 140
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
     f62:	9f e0       	ldi	r25, 0x0F	; 15
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
     f64:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
     f66:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
     f68:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
     f6a:	0e 94 88 06 	call	0xd10	; 0xd10 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
     f6e:	a0 91 2a 01 	lds	r26, 0x012A
     f72:	b0 91 2b 01 	lds	r27, 0x012B
     f76:	fe 91       	ld	r31, -X
     f78:	ee 91       	ld	r30, -X
     f7a:	3e 91       	ld	r19, -X
     f7c:	2e 91       	ld	r18, -X
     f7e:	2d bf       	out	0x3d, r18	; 61
     f80:	3e bf       	out	0x3e, r19	; 62
     f82:	a0 93 2a 01 	sts	0x012A, r26
     f86:	b0 93 2b 01 	sts	0x012B, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
     f8a:	08 95       	ret

00000f8c <Kernel_Task_Idle>:
;used registers          : None                                                                
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
     f8c:	20 e0       	ldi	r18, 0x00	; 0
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
		LDI   R18                , 0x06                   ;set SM[2:0] val        (  1 clock ) 
		#endif                                                                                 
	                                                                                           
     f8e:	20 93 53 00 	sts	0x0053, r18
     f92:	20 93 14 01 	sts	0x0114, r18

00000f96 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
     f96:	20 91 7a 00 	lds	r18, 0x007A
     f9a:	2f 77       	andi	r18, 0x7F	; 127
     f9c:	20 93 7a 00 	sts	0x007A, r18
     fa0:	20 91 50 00 	lds	r18, 0x0050
     fa4:	20 68       	ori	r18, 0x80	; 128
     fa6:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
     faa:	20 91 53 00 	lds	r18, 0x0053
     fae:	21 60       	ori	r18, 0x01	; 1
     fb0:	20 93 53 00 	sts	0x0053, r18
     fb4:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
     fb6:	0c 94 cb 07 	jmp	0xf96	; 0xf96 <_IDLE_LOOP>

00000fba <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
     fba:	0f 92       	push	r0
     fbc:	0f b6       	in	r0, 0x3f	; 63
     fbe:	f8 94       	cli
     fc0:	0f 92       	push	r0
     fc2:	1f 92       	push	r1
     fc4:	11 24       	eor	r1, r1
     fc6:	2f 92       	push	r2
     fc8:	3f 92       	push	r3
     fca:	4f 92       	push	r4
     fcc:	5f 92       	push	r5
     fce:	6f 92       	push	r6
     fd0:	7f 92       	push	r7
     fd2:	8f 92       	push	r8
     fd4:	9f 92       	push	r9
     fd6:	af 92       	push	r10
     fd8:	bf 92       	push	r11
     fda:	cf 92       	push	r12
     fdc:	df 92       	push	r13
     fde:	ef 92       	push	r14
     fe0:	ff 92       	push	r15
     fe2:	0f 93       	push	r16
     fe4:	1f 93       	push	r17
     fe6:	2f 93       	push	r18
     fe8:	3f 93       	push	r19
     fea:	4f 93       	push	r20
     fec:	5f 93       	push	r21
     fee:	6f 93       	push	r22
     ff0:	7f 93       	push	r23
     ff2:	8f 93       	push	r24
     ff4:	9f 93       	push	r25
     ff6:	af 93       	push	r26
     ff8:	bf 93       	push	r27
     ffa:	cf 93       	push	r28
     ffc:	df 93       	push	r29
     ffe:	ef 93       	push	r30
    1000:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1002:	e6 e1       	ldi	r30, 0x16	; 22
    1004:	f1 e0       	ldi	r31, 0x01	; 1
    1006:	20 91 0d 01 	lds	r18, 0x010D
    100a:	22 0f       	add	r18, r18
    100c:	e2 0f       	add	r30, r18
    100e:	20 e0       	ldi	r18, 0x00	; 0
    1010:	f2 1f       	adc	r31, r18
    1012:	2d b7       	in	r18, 0x3d	; 61
    1014:	3e b7       	in	r19, 0x3e	; 62
    1016:	20 83       	st	Z, r18
    1018:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    101a:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    101c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    101e:	20 91 0d 01 	lds	r18, 0x010D
    1022:	22 0f       	add	r18, r18
    1024:	e2 0f       	add	r30, r18
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    102a:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    102c:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    102e:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1030:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1032:	20 91 0d 01 	lds	r18, 0x010D
    1036:	e2 0f       	add	r30, r18
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    103c:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    103e:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1040:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1042:	2f ef       	ldi	r18, 0xFF	; 255
    1044:	20 93 0f 01 	sts	0x010F, r18
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	20 93 10 01 	sts	0x0110, r18
    104e:	58 2f       	mov	r21, r24

00001050 <_KER_SCH_LOOP36>:
    1050:	20 93 0d 01 	sts	0x010D, r18
    1054:	85 2f       	mov	r24, r21
    1056:	ec e4       	ldi	r30, 0x4C	; 76
    1058:	f1 e0       	ldi	r31, 0x01	; 1
    105a:	20 91 0d 01 	lds	r18, 0x010D
    105e:	22 0f       	add	r18, r18
    1060:	e2 0f       	add	r30, r18
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	f2 1f       	adc	r31, r18
    1066:	20 81       	ld	r18, Z
    1068:	31 81       	ldd	r19, Z+1	; 0x01
    106a:	42 2f       	mov	r20, r18
    106c:	43 2b       	or	r20, r19
    106e:	59 f0       	breq	.+22     	; 0x1086 <_VAL_NULL37>
    1070:	81 30       	cpi	r24, 0x01	; 1
    1072:	99 f0       	breq	.+38     	; 0x109a <_VAL_NOT_NULL37>
    1074:	41 e0       	ldi	r20, 0x01	; 1
    1076:	24 1b       	sub	r18, r20
    1078:	40 e0       	ldi	r20, 0x00	; 0
    107a:	34 0b       	sbc	r19, r20
    107c:	20 83       	st	Z, r18
    107e:	31 83       	std	Z+1, r19	; 0x01
    1080:	42 2f       	mov	r20, r18
    1082:	43 2b       	or	r20, r19
    1084:	51 f4       	brne	.+20     	; 0x109a <_VAL_NOT_NULL37>

00001086 <_VAL_NULL37>:
    1086:	e8 e3       	ldi	r30, 0x38	; 56
    1088:	f1 e0       	ldi	r31, 0x01	; 1
    108a:	20 91 0d 01 	lds	r18, 0x010D
    108e:	e2 0f       	add	r30, r18
    1090:	20 e0       	ldi	r18, 0x00	; 0
    1092:	f2 1f       	adc	r31, r18
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	80 83       	st	Z, r24
    1098:	08 c0       	rjmp	.+16     	; 0x10aa <_EXIT_SLP_TIME37>

0000109a <_VAL_NOT_NULL37>:
    109a:	e8 e3       	ldi	r30, 0x38	; 56
    109c:	f1 e0       	ldi	r31, 0x01	; 1
    109e:	20 91 0d 01 	lds	r18, 0x010D
    10a2:	e2 0f       	add	r30, r18
    10a4:	20 e0       	ldi	r18, 0x00	; 0
    10a6:	f2 1f       	adc	r31, r18
    10a8:	80 81       	ld	r24, Z

000010aa <_EXIT_SLP_TIME37>:
    10aa:	81 30       	cpi	r24, 0x01	; 1
    10ac:	19 f0       	breq	.+6      	; 0x10b4 <_KER_CALC_PRIO36>
    10ae:	84 30       	cpi	r24, 0x04	; 4
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <_KER_CALC_PRIO36>
    10b2:	12 c0       	rjmp	.+36     	; 0x10d8 <_KER_SCH_NEXT36>

000010b4 <_KER_CALC_PRIO36>:
    10b4:	e2 e4       	ldi	r30, 0x42	; 66
    10b6:	f1 e0       	ldi	r31, 0x01	; 1
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	80 91 0d 01 	lds	r24, 0x010D
    10be:	e8 0f       	add	r30, r24
    10c0:	f2 1f       	adc	r31, r18
    10c2:	80 81       	ld	r24, Z
    10c4:	20 91 0f 01 	lds	r18, 0x010F
    10c8:	82 17       	cp	r24, r18
    10ca:	30 f4       	brcc	.+12     	; 0x10d8 <_KER_SCH_NEXT36>
    10cc:	80 93 0f 01 	sts	0x010F, r24
    10d0:	20 91 0d 01 	lds	r18, 0x010D
    10d4:	20 93 10 01 	sts	0x0110, r18

000010d8 <_KER_SCH_NEXT36>:
    10d8:	20 91 0d 01 	lds	r18, 0x010D
    10dc:	23 95       	inc	r18
    10de:	30 91 0e 01 	lds	r19, 0x010E
    10e2:	23 17       	cp	r18, r19
    10e4:	08 f4       	brcc	.+2      	; 0x10e8 <_KER_SCH_EXIT36>
    10e6:	b4 cf       	rjmp	.-152    	; 0x1050 <_KER_SCH_LOOP36>

000010e8 <_KER_SCH_EXIT36>:
    10e8:	20 91 10 01 	lds	r18, 0x0110
    10ec:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    10f0:	e6 e1       	ldi	r30, 0x16	; 22
    10f2:	f1 e0       	ldi	r31, 0x01	; 1
    10f4:	20 91 0d 01 	lds	r18, 0x010D
    10f8:	22 0f       	add	r18, r18
    10fa:	e2 0f       	add	r30, r18
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	f2 1f       	adc	r31, r18
    1100:	20 81       	ld	r18, Z
    1102:	31 81       	ldd	r19, Z+1	; 0x01
    1104:	2d bf       	out	0x3d, r18	; 61
    1106:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1108:	ff 91       	pop	r31
    110a:	ef 91       	pop	r30
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	bf 91       	pop	r27
    1112:	af 91       	pop	r26
    1114:	9f 91       	pop	r25
    1116:	8f 91       	pop	r24
    1118:	7f 91       	pop	r23
    111a:	6f 91       	pop	r22
    111c:	5f 91       	pop	r21
    111e:	4f 91       	pop	r20
    1120:	3f 91       	pop	r19
    1122:	2f 91       	pop	r18
    1124:	1f 91       	pop	r17
    1126:	0f 91       	pop	r16
    1128:	ff 90       	pop	r15
    112a:	ef 90       	pop	r14
    112c:	df 90       	pop	r13
    112e:	cf 90       	pop	r12
    1130:	bf 90       	pop	r11
    1132:	af 90       	pop	r10
    1134:	9f 90       	pop	r9
    1136:	8f 90       	pop	r8
    1138:	7f 90       	pop	r7
    113a:	6f 90       	pop	r6
    113c:	5f 90       	pop	r5
    113e:	4f 90       	pop	r4
    1140:	3f 90       	pop	r3
    1142:	2f 90       	pop	r2
    1144:	1f 90       	pop	r1
    1146:	0f 90       	pop	r0
    1148:	0f be       	out	0x3f, r0	; 63
    114a:	0f 90       	pop	r0
    114c:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    114e:	08 95       	ret

00001150 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1150:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1152:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1154:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1156:	20 91 0d 01 	lds	r18, 0x010D
    115a:	22 0f       	add	r18, r18
    115c:	e2 0f       	add	r30, r18
    115e:	20 e0       	ldi	r18, 0x00	; 0
    1160:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1162:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1164:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1166:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1168:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    116a:	20 91 0d 01 	lds	r18, 0x010D
    116e:	e2 0f       	add	r30, r18
    1170:	20 e0       	ldi	r18, 0x00	; 0
    1172:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1174:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1176:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1178:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    117a:	08 95       	ret

0000117c <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    117c:	0f 92       	push	r0
    117e:	0f b6       	in	r0, 0x3f	; 63
    1180:	f8 94       	cli
    1182:	0f 92       	push	r0
    1184:	1f 92       	push	r1
    1186:	11 24       	eor	r1, r1
    1188:	2f 92       	push	r2
    118a:	3f 92       	push	r3
    118c:	4f 92       	push	r4
    118e:	5f 92       	push	r5
    1190:	6f 92       	push	r6
    1192:	7f 92       	push	r7
    1194:	8f 92       	push	r8
    1196:	9f 92       	push	r9
    1198:	af 92       	push	r10
    119a:	bf 92       	push	r11
    119c:	cf 92       	push	r12
    119e:	df 92       	push	r13
    11a0:	ef 92       	push	r14
    11a2:	ff 92       	push	r15
    11a4:	0f 93       	push	r16
    11a6:	1f 93       	push	r17
    11a8:	2f 93       	push	r18
    11aa:	3f 93       	push	r19
    11ac:	4f 93       	push	r20
    11ae:	5f 93       	push	r21
    11b0:	6f 93       	push	r22
    11b2:	7f 93       	push	r23
    11b4:	8f 93       	push	r24
    11b6:	9f 93       	push	r25
    11b8:	af 93       	push	r26
    11ba:	bf 93       	push	r27
    11bc:	cf 93       	push	r28
    11be:	df 93       	push	r29
    11c0:	ef 93       	push	r30
    11c2:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    11c4:	e6 e1       	ldi	r30, 0x16	; 22
    11c6:	f1 e0       	ldi	r31, 0x01	; 1
    11c8:	20 91 0d 01 	lds	r18, 0x010D
    11cc:	22 0f       	add	r18, r18
    11ce:	e2 0f       	add	r30, r18
    11d0:	20 e0       	ldi	r18, 0x00	; 0
    11d2:	f2 1f       	adc	r31, r18
    11d4:	2d b7       	in	r18, 0x3d	; 61
    11d6:	3e b7       	in	r19, 0x3e	; 62
    11d8:	20 83       	st	Z, r18
    11da:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    11dc:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    11de:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    11e0:	20 91 0d 01 	lds	r18, 0x010D
    11e4:	e2 0f       	add	r30, r18
    11e6:	20 e0       	ldi	r18, 0x00	; 0
    11e8:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    11ea:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    11ec:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    11ee:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    11f0:	2f ef       	ldi	r18, 0xFF	; 255
    11f2:	20 93 0f 01 	sts	0x010F, r18
    11f6:	20 e0       	ldi	r18, 0x00	; 0
    11f8:	20 93 10 01 	sts	0x0110, r18
    11fc:	58 2f       	mov	r21, r24

000011fe <_KER_SCH_LOOP55>:
    11fe:	20 93 0d 01 	sts	0x010D, r18
    1202:	85 2f       	mov	r24, r21
    1204:	ec e4       	ldi	r30, 0x4C	; 76
    1206:	f1 e0       	ldi	r31, 0x01	; 1
    1208:	20 91 0d 01 	lds	r18, 0x010D
    120c:	22 0f       	add	r18, r18
    120e:	e2 0f       	add	r30, r18
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	f2 1f       	adc	r31, r18
    1214:	20 81       	ld	r18, Z
    1216:	31 81       	ldd	r19, Z+1	; 0x01
    1218:	42 2f       	mov	r20, r18
    121a:	43 2b       	or	r20, r19
    121c:	59 f0       	breq	.+22     	; 0x1234 <_VAL_NULL56>
    121e:	81 30       	cpi	r24, 0x01	; 1
    1220:	99 f0       	breq	.+38     	; 0x1248 <_VAL_NOT_NULL56>
    1222:	41 e0       	ldi	r20, 0x01	; 1
    1224:	24 1b       	sub	r18, r20
    1226:	40 e0       	ldi	r20, 0x00	; 0
    1228:	34 0b       	sbc	r19, r20
    122a:	20 83       	st	Z, r18
    122c:	31 83       	std	Z+1, r19	; 0x01
    122e:	42 2f       	mov	r20, r18
    1230:	43 2b       	or	r20, r19
    1232:	51 f4       	brne	.+20     	; 0x1248 <_VAL_NOT_NULL56>

00001234 <_VAL_NULL56>:
    1234:	e8 e3       	ldi	r30, 0x38	; 56
    1236:	f1 e0       	ldi	r31, 0x01	; 1
    1238:	20 91 0d 01 	lds	r18, 0x010D
    123c:	e2 0f       	add	r30, r18
    123e:	20 e0       	ldi	r18, 0x00	; 0
    1240:	f2 1f       	adc	r31, r18
    1242:	81 e0       	ldi	r24, 0x01	; 1
    1244:	80 83       	st	Z, r24
    1246:	08 c0       	rjmp	.+16     	; 0x1258 <_EXIT_SLP_TIME56>

00001248 <_VAL_NOT_NULL56>:
    1248:	e8 e3       	ldi	r30, 0x38	; 56
    124a:	f1 e0       	ldi	r31, 0x01	; 1
    124c:	20 91 0d 01 	lds	r18, 0x010D
    1250:	e2 0f       	add	r30, r18
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	f2 1f       	adc	r31, r18
    1256:	80 81       	ld	r24, Z

00001258 <_EXIT_SLP_TIME56>:
    1258:	81 30       	cpi	r24, 0x01	; 1
    125a:	19 f0       	breq	.+6      	; 0x1262 <_KER_CALC_PRIO55>
    125c:	84 30       	cpi	r24, 0x04	; 4
    125e:	09 f0       	breq	.+2      	; 0x1262 <_KER_CALC_PRIO55>
    1260:	12 c0       	rjmp	.+36     	; 0x1286 <_KER_SCH_NEXT55>

00001262 <_KER_CALC_PRIO55>:
    1262:	e2 e4       	ldi	r30, 0x42	; 66
    1264:	f1 e0       	ldi	r31, 0x01	; 1
    1266:	20 e0       	ldi	r18, 0x00	; 0
    1268:	80 91 0d 01 	lds	r24, 0x010D
    126c:	e8 0f       	add	r30, r24
    126e:	f2 1f       	adc	r31, r18
    1270:	80 81       	ld	r24, Z
    1272:	20 91 0f 01 	lds	r18, 0x010F
    1276:	82 17       	cp	r24, r18
    1278:	30 f4       	brcc	.+12     	; 0x1286 <_KER_SCH_NEXT55>
    127a:	80 93 0f 01 	sts	0x010F, r24
    127e:	20 91 0d 01 	lds	r18, 0x010D
    1282:	20 93 10 01 	sts	0x0110, r18

00001286 <_KER_SCH_NEXT55>:
    1286:	20 91 0d 01 	lds	r18, 0x010D
    128a:	23 95       	inc	r18
    128c:	30 91 0e 01 	lds	r19, 0x010E
    1290:	23 17       	cp	r18, r19
    1292:	08 f4       	brcc	.+2      	; 0x1296 <_KER_SCH_EXIT55>
    1294:	b4 cf       	rjmp	.-152    	; 0x11fe <_KER_SCH_LOOP55>

00001296 <_KER_SCH_EXIT55>:
    1296:	20 91 10 01 	lds	r18, 0x0110
    129a:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    129e:	e6 e1       	ldi	r30, 0x16	; 22
    12a0:	f1 e0       	ldi	r31, 0x01	; 1
    12a2:	20 91 0d 01 	lds	r18, 0x010D
    12a6:	22 0f       	add	r18, r18
    12a8:	e2 0f       	add	r30, r18
    12aa:	20 e0       	ldi	r18, 0x00	; 0
    12ac:	f2 1f       	adc	r31, r18
    12ae:	20 81       	ld	r18, Z
    12b0:	31 81       	ldd	r19, Z+1	; 0x01
    12b2:	2d bf       	out	0x3d, r18	; 61
    12b4:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    12b6:	ff 91       	pop	r31
    12b8:	ef 91       	pop	r30
    12ba:	df 91       	pop	r29
    12bc:	cf 91       	pop	r28
    12be:	bf 91       	pop	r27
    12c0:	af 91       	pop	r26
    12c2:	9f 91       	pop	r25
    12c4:	8f 91       	pop	r24
    12c6:	7f 91       	pop	r23
    12c8:	6f 91       	pop	r22
    12ca:	5f 91       	pop	r21
    12cc:	4f 91       	pop	r20
    12ce:	3f 91       	pop	r19
    12d0:	2f 91       	pop	r18
    12d2:	1f 91       	pop	r17
    12d4:	0f 91       	pop	r16
    12d6:	ff 90       	pop	r15
    12d8:	ef 90       	pop	r14
    12da:	df 90       	pop	r13
    12dc:	cf 90       	pop	r12
    12de:	bf 90       	pop	r11
    12e0:	af 90       	pop	r10
    12e2:	9f 90       	pop	r9
    12e4:	8f 90       	pop	r8
    12e6:	7f 90       	pop	r7
    12e8:	6f 90       	pop	r6
    12ea:	5f 90       	pop	r5
    12ec:	4f 90       	pop	r4
    12ee:	3f 90       	pop	r3
    12f0:	2f 90       	pop	r2
    12f2:	1f 90       	pop	r1
    12f4:	0f 90       	pop	r0
    12f6:	0f be       	out	0x3f, r0	; 63
    12f8:	0f 90       	pop	r0
    12fa:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    12fc:	08 95       	ret

000012fe <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    12fe:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1300:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1302:	08 95       	ret

00001304 <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1304:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1308:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    130a:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    130c:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1310:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1314:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1318:	08 95       	ret

0000131a <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    131a:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    131c:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    131e:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1320:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1322:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1324:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1326:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1328:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    132a:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    132c:	08 95       	ret

0000132e <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    132e:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1330:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1332:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1334:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1336:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1338:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    133a:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    133c:	08 95       	ret

0000133e <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    133e:	80 91 0e 01 	lds	r24, 0x010E
		RET                                               ;return from subroutine (  4 clocks) 
    1342:	08 95       	ret

00001344 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1344:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1346:	e2 e4       	ldi	r30, 0x42	; 66
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1348:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    134a:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    134c:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    134e:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1350:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1352:	08 95       	ret

00001354 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1354:	80 91 0f 01 	lds	r24, 0x010F
		RET                                               ;return from subroutine (  4 clocks) 
    1358:	08 95       	ret

0000135a <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    135a:	80 91 10 01 	lds	r24, 0x0110
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    135e:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1360:	08 95       	ret

00001362 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1362:	80 91 10 01 	lds	r24, 0x0110
		RET                                               ;return from subroutine (  4 clocks) 
    1366:	08 95       	ret

00001368 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1368:	80 91 13 01 	lds	r24, 0x0113
		RET                                               ;return from subroutine (  4 clocks) 
    136c:	08 95       	ret

0000136e <Kernel_Tick_Val_Get>:
;used registers          : R22, R23, R24, R25                                                  
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
        IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
    136e:	2f b7       	in	r18, 0x3f	; 63
		CLI                                               ;disable interrupt      (  1 clock ) 
    1370:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1372:	60 91 06 01 	lds	r22, 0x0106
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1376:	70 91 07 01 	lds	r23, 0x0107
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    137a:	80 91 08 01 	lds	r24, 0x0108
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    137e:	90 91 09 01 	lds	r25, 0x0109
		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
    1382:	2f bf       	out	0x3f, r18	; 63
		RET                                               ;return from subroutine (  4 clocks) 
    1384:	08 95       	ret

00001386 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1386:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1388:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    138c:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    138e:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1392:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1394:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1398:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    139a:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    139e:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    13a0:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    13a4:	08 95       	ret

000013a6 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    13a6:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    13a8:	80 93 c6 00 	sts	0x00C6, r24

000013ac <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    13ac:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    13b0:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    13b2:	fc cf       	rjmp	.-8      	; 0x13ac <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    13b4:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    13b6:	08 95       	ret

000013b8 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    13b8:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    13ba:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    13bc:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    13c0:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    13c2:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    13c6:	08 95       	ret

000013c8 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    13c8:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    13ca:	80 93 c6 00 	sts	0x00C6, r24

000013ce <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    13ce:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    13d2:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    13d4:	fc cf       	rjmp	.-8      	; 0x13ce <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    13d6:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    13da:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    13dc:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    13e0:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    13e2:	08 95       	ret

000013e4 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    13e4:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    13e8:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    13ea:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    13ec:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    13f0:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    13f2:	08 95       	ret

000013f4 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    13f4:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    13f8:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    13fa:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    13fe:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1400:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1404:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1408:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    140c:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1410:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1412:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1416:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    141a:	08 95       	ret

0000141c <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    141c:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    141e:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1420:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1422:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1424:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1426:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1428:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    142c:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    142e:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1430:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1432:	08 95       	ret

00001434 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1434:	0e 94 0e 0a 	call	0x141c	; 0x141c <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1438:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    143a:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    143c:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    143e:	d1 f7       	brne	.-12     	; 0x1434 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1440:	08 95       	ret

00001442 <_exit>:
    1442:	f8 94       	cli

00001444 <__stop_program>:
    1444:	ff cf       	rjmp	.-2      	; 0x1444 <__stop_program>
