Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov  7 14:22:55 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   switches<3>_IBUF
   switches<4>_IBUF
   switches<5>_IBUF


