#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13a606dc0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x13a61d190_0 .var "CLK", 0 0;
v0x13a61d220_0 .net "MemtoRegOut", 63 0, v0x13a61b3d0_0;  1 drivers
v0x13a61d2f0_0 .var "Reset_L", 0 0;
v0x13a61d380_0 .net "currentPC", 63 0, v0x13a61c220_0;  1 drivers
v0x13a61d410_0 .var "passed", 7 0;
v0x13a61d4e0_0 .var "startPC", 63 0;
v0x13a61d580_0 .var "watchdog", 15 0;
E_0x13a605d00 .event anyedge, v0x13a61d580_0;
S_0x13a606f30 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x13a606dc0;
 .timescale -9 -12;
v0x13a6070f0_0 .var "numTests", 7 0;
v0x13a6171b0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x13a6171b0_0;
    %load/vec4 v0x13a6070f0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x13a6171b0_0, v0x13a6070f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x13a617250 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x13a606dc0;
 .timescale -9 -12;
v0x13a617410_0 .var "actualOut", 63 0;
v0x13a6174c0_0 .var "expectedOut", 63 0;
v0x13a617570_0 .var "passed", 7 0;
v0x13a617630_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x13a617410_0;
    %load/vec4 v0x13a6174c0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x13a617630_0 {0 0 0};
    %load/vec4 v0x13a617570_0;
    %addi 1, 0, 8;
    %store/vec4 v0x13a617570_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x13a617630_0, v0x13a617410_0, v0x13a6174c0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x13a6176e0 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x13a606dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x13a61bb70_0 .net "CLK", 0 0, v0x13a61d190_0;  1 drivers
v0x13a61bc00_0 .net "MemtoRegOut", 63 0, v0x13a61b3d0_0;  alias, 1 drivers
v0x13a61bca0_0 .net *"_ivl_5", 4 0, L_0x13a61d820;  1 drivers
v0x13a61bd50_0 .net *"_ivl_7", 4 0, L_0x13a61d940;  1 drivers
v0x13a61be00_0 .net "aluctrl", 3 0, v0x13a61a280_0;  1 drivers
v0x13a61bf20_0 .net "alumux", 63 0, L_0x13a61dd70;  1 drivers
v0x13a61bfb0_0 .net "aluout", 63 0, v0x13a617e80_0;  1 drivers
v0x13a61c080_0 .net "alusrc", 0 0, v0x13a61a330_0;  1 drivers
v0x13a61c110_0 .net "branch", 0 0, v0x13a61a3c0_0;  1 drivers
v0x13a61c220_0 .var "currentpc", 63 0;
v0x13a61c2f0_0 .net "datamux", 63 0, L_0x13a61e820;  1 drivers
v0x13a61c380_0 .net "extimm", 63 0, v0x13a619dd0_0;  1 drivers
v0x13a61c450_0 .net "instruction", 31 0, v0x13a61bae0_0;  1 drivers
v0x13a61c4e0_0 .net "mem2reg", 0 0, v0x13a61a490_0;  1 drivers
v0x13a61c590_0 .net "memread", 0 0, v0x13a61a520_0;  1 drivers
v0x13a61c660_0 .net "memwrite", 0 0, v0x13a61a5f0_0;  1 drivers
v0x13a61c730_0 .net "nextpc", 63 0, v0x13a618840_0;  1 drivers
v0x13a61c8c0_0 .net "opcode", 10 0, L_0x13a61db40;  1 drivers
v0x13a61c950_0 .net "rd", 4 0, L_0x13a61d620;  1 drivers
v0x13a61c9e0_0 .net "reg2loc", 0 0, v0x13a61a740_0;  1 drivers
v0x13a61ca70_0 .net "regoutA", 63 0, L_0x13a61e3a0;  1 drivers
v0x13a61cb00_0 .net "regoutB", 63 0, L_0x13a61e6f0;  1 drivers
v0x13a61cbd0_0 .net "regwrite", 0 0, v0x13a61a7e0_0;  1 drivers
v0x13a61cca0_0 .net "resetl", 0 0, v0x13a61d2f0_0;  1 drivers
v0x13a61cd30_0 .net "rm", 4 0, L_0x13a61d740;  1 drivers
v0x13a61cdc0_0 .net "rn", 4 0, L_0x13a61d9e0;  1 drivers
v0x13a61ce50_0 .net "signop", 2 0, v0x13a61a8f0_0;  1 drivers
v0x13a61cf20_0 .net "startpc", 63 0, v0x13a61d4e0_0;  1 drivers
v0x13a61cfb0_0 .net "uncond_branch", 0 0, v0x13a61a980_0;  1 drivers
v0x13a61d080_0 .net "zero", 0 0, L_0x13a61e000;  1 drivers
L_0x13a61d620 .part v0x13a61bae0_0, 0, 5;
L_0x13a61d740 .part v0x13a61bae0_0, 5, 5;
L_0x13a61d820 .part v0x13a61bae0_0, 0, 5;
L_0x13a61d940 .part v0x13a61bae0_0, 16, 5;
L_0x13a61d9e0 .functor MUXZ 5, L_0x13a61d940, L_0x13a61d820, v0x13a61a740_0, C4<>;
L_0x13a61db40 .part v0x13a61bae0_0, 21, 11;
L_0x13a61dc90 .part v0x13a61bae0_0, 0, 26;
L_0x13a61dd70 .functor MUXZ 64, L_0x13a61e6f0, v0x13a619dd0_0, v0x13a61a330_0, C4<>;
L_0x13a61e820 .functor MUXZ 64, v0x13a617e80_0, v0x13a61b3d0_0, v0x13a61a490_0, C4<>;
S_0x13a617970 .scope module, "ALU" "ALU" 3 92, 4 9 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13a617c50_0 .net "ALUCtrl", 3 0, v0x13a61a280_0;  alias, 1 drivers
v0x13a617d10_0 .net "BusA", 63 0, L_0x13a61e3a0;  alias, 1 drivers
v0x13a617dc0_0 .net "BusB", 63 0, L_0x13a61dd70;  alias, 1 drivers
v0x13a617e80_0 .var "BusW", 63 0;
v0x13a617f30_0 .net "Zero", 0 0, L_0x13a61e000;  alias, 1 drivers
L_0x140050010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a618010_0 .net/2u *"_ivl_0", 63 0, L_0x140050010;  1 drivers
v0x13a6180c0_0 .net *"_ivl_2", 0 0, L_0x13a61df60;  1 drivers
L_0x140050058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13a618160_0 .net/2u *"_ivl_4", 0 0, L_0x140050058;  1 drivers
L_0x1400500a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a618210_0 .net/2u *"_ivl_6", 0 0, L_0x1400500a0;  1 drivers
E_0x13a617be0 .event anyedge, v0x13a617dc0_0, v0x13a617d10_0, v0x13a617c50_0;
L_0x13a61df60 .cmp/eq 64, v0x13a617e80_0, L_0x140050010;
L_0x13a61e000 .delay 1 (1000,1000,1000) L_0x13a61e000/d;
L_0x13a61e000/d .functor MUXZ 1, L_0x1400500a0, L_0x140050058, L_0x13a61df60, C4<>;
S_0x13a6183a0 .scope module, "NextPCLogic" "NextPClogic" 3 121, 5 3 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x13a618630_0 .net "ALUZero", 0 0, L_0x13a61e000;  alias, 1 drivers
v0x13a6186f0_0 .net "Branch", 0 0, v0x13a61a3c0_0;  alias, 1 drivers
v0x13a618780_0 .net "CurrentPC", 63 0, v0x13a61c220_0;  alias, 1 drivers
v0x13a618840_0 .var "NextPC", 63 0;
v0x13a6188f0_0 .net "SignExtImm64", 63 0, v0x13a619dd0_0;  alias, 1 drivers
v0x13a6189e0_0 .net "Uncondbranch", 0 0, v0x13a61a980_0;  alias, 1 drivers
E_0x13a6185f0/0 .event anyedge, v0x13a6186f0_0, v0x13a617f30_0, v0x13a6189e0_0, v0x13a618780_0;
E_0x13a6185f0/1 .event anyedge, v0x13a6188f0_0;
E_0x13a6185f0 .event/or E_0x13a6185f0/0, E_0x13a6185f0/1;
S_0x13a618b10 .scope module, "RegisterFile" "RegisterFile" 3 100, 6 3 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x13a61e3a0/d .functor BUFZ 64, L_0x13a61e220, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x13a61e3a0 .delay 64 (2000,2000,2000) L_0x13a61e3a0/d;
L_0x13a61e6f0/d .functor BUFZ 64, L_0x13a61e490, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x13a61e6f0 .delay 64 (2000,2000,2000) L_0x13a61e6f0/d;
v0x13a618e10_0 .net "BusA", 63 0, L_0x13a61e3a0;  alias, 1 drivers
v0x13a618ec0_0 .net "BusB", 63 0, L_0x13a61e6f0;  alias, 1 drivers
v0x13a618f60_0 .net "BusW", 63 0, L_0x13a61e820;  alias, 1 drivers
v0x13a619020_0 .net "Clk", 0 0, v0x13a61d190_0;  alias, 1 drivers
v0x13a6190c0_0 .net "RA", 4 0, L_0x13a61d740;  alias, 1 drivers
v0x13a6191b0_0 .net "RB", 4 0, L_0x13a61d9e0;  alias, 1 drivers
v0x13a619260_0 .net "RW", 4 0, L_0x13a61d620;  alias, 1 drivers
v0x13a619310_0 .net "RegWr", 0 0, v0x13a61a7e0_0;  alias, 1 drivers
v0x13a6193b0_0 .net *"_ivl_0", 63 0, L_0x13a61e220;  1 drivers
v0x13a6194c0_0 .net *"_ivl_10", 6 0, L_0x13a61e5d0;  1 drivers
L_0x140050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a619570_0 .net *"_ivl_13", 1 0, L_0x140050130;  1 drivers
v0x13a619620_0 .net *"_ivl_2", 6 0, L_0x13a61e2c0;  1 drivers
L_0x1400500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a6196d0_0 .net *"_ivl_5", 1 0, L_0x1400500e8;  1 drivers
v0x13a619780_0 .net *"_ivl_8", 63 0, L_0x13a61e490;  1 drivers
v0x13a619830 .array "registers", 0 31, 63 0;
E_0x13a618dd0 .event negedge, v0x13a619020_0;
L_0x13a61e220 .array/port v0x13a619830, L_0x13a61e2c0;
L_0x13a61e2c0 .concat [ 5 2 0 0], L_0x13a61d740, L_0x1400500e8;
L_0x13a61e490 .array/port v0x13a619830, L_0x13a61e5d0;
L_0x13a61e5d0 .concat [ 5 2 0 0], L_0x13a61d9e0, L_0x140050130;
S_0x13a619950 .scope module, "SignExtender" "SignExtender" 3 85, 7 4 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm16";
    .port_info 2 /INPUT 3 "Ctrl";
v0x13a619ba0_0 .net "BusImm", 63 0, v0x13a619dd0_0;  alias, 1 drivers
v0x13a619c70_0 .net "Ctrl", 2 0, v0x13a61a8f0_0;  alias, 1 drivers
v0x13a619d10_0 .net "Imm16", 25 0, L_0x13a61dc90;  1 drivers
v0x13a619dd0_0 .var "result", 63 0;
E_0x13a618cd0 .event anyedge, v0x13a619c70_0, v0x13a619d10_0;
S_0x13a619ed0 .scope module, "control" "control" 3 71, 8 20 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x13a61a280_0 .var "aluop", 3 0;
v0x13a61a330_0 .var "alusrc", 0 0;
v0x13a61a3c0_0 .var "branch", 0 0;
v0x13a61a490_0 .var "mem2reg", 0 0;
v0x13a61a520_0 .var "memread", 0 0;
v0x13a61a5f0_0 .var "memwrite", 0 0;
v0x13a61a690_0 .net "opcode", 10 0, L_0x13a61db40;  alias, 1 drivers
v0x13a61a740_0 .var "reg2loc", 0 0;
v0x13a61a7e0_0 .var "regwrite", 0 0;
v0x13a61a8f0_0 .var "signop", 2 0;
v0x13a61a980_0 .var "uncond_branch", 0 0;
E_0x13a61a240 .event anyedge, v0x13a61a690_0;
S_0x13a61ab00 .scope module, "dataMemory" "DataMemory" 3 112, 9 5 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x13a61b110_0 .net "Address", 63 0, v0x13a617e80_0;  alias, 1 drivers
v0x13a61b1a0_0 .net "Clock", 0 0, v0x13a61d190_0;  alias, 1 drivers
v0x13a61b250_0 .net "MemoryRead", 0 0, v0x13a61a520_0;  alias, 1 drivers
v0x13a61b320_0 .net "MemoryWrite", 0 0, v0x13a61a5f0_0;  alias, 1 drivers
v0x13a61b3d0_0 .var "ReadData", 63 0;
v0x13a61b4a0_0 .net "WriteData", 63 0, L_0x13a61e6f0;  alias, 1 drivers
v0x13a61b530 .array "memBank", 0 1023, 7 0;
E_0x13a61ad80 .event posedge, v0x13a619020_0;
S_0x13a61ade0 .scope task, "initset" "initset" 9 16, 9 16 0, S_0x13a61ab00;
 .timescale -9 -12;
v0x13a61afb0_0 .var "addr", 63 0;
v0x13a61b070_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dataMemory.initset ;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x13a61afb0_0;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x13a61afb0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x13a61afb0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x13a61afb0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13a61afb0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13a61afb0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13a61afb0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %load/vec4 v0x13a61b070_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13a61afb0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x13a61b530, 4, 0;
    %end;
S_0x13a61b620 .scope module, "imem" "InstructionMemory" 3 66, 10 8 0, S_0x13a6176e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x13a61b7e0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x13a61b820 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x13a61ba10_0 .net "Address", 63 0, v0x13a61c220_0;  alias, 1 drivers
v0x13a61bae0_0 .var "Data", 31 0;
E_0x13a61b9b0 .event anyedge, v0x13a618780_0;
    .scope S_0x13a61b620;
T_3 ;
    %wait E_0x13a61b9b0;
    %load/vec4 v0x13a61ba10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044544, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506625, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2332098569, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3534968704, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 3533430273, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2332098563, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332229929, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x13a61bae0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13a619ed0;
T_4 ;
    %wait E_0x13a61a240;
    %load/vec4 v0x13a61a690_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13a61a740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a980_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13a61a280_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13a61a8f0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13a619950;
T_5 ;
    %wait E_0x13a618cd0;
    %load/vec4 v0x13a619c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x13a619d10_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x13a619d10_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x13a619d10_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x13a619d10_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x13a619d10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x13a619d10_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x13a619d10_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13a619d10_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x13a619d10_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13a619d10_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13a619d10_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x13a619d10_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x13a619dd0_0, 0, 64;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13a617970;
T_6 ;
    %wait E_0x13a617be0;
    %load/vec4 v0x13a617c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x13a617d10_0;
    %load/vec4 v0x13a617dc0_0;
    %and;
    %assign/vec4 v0x13a617e80_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x13a617d10_0;
    %load/vec4 v0x13a617dc0_0;
    %or;
    %assign/vec4 v0x13a617e80_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x13a617d10_0;
    %load/vec4 v0x13a617dc0_0;
    %add;
    %assign/vec4 v0x13a617e80_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x13a617d10_0;
    %load/vec4 v0x13a617dc0_0;
    %sub;
    %assign/vec4 v0x13a617e80_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x13a617dc0_0;
    %assign/vec4 v0x13a617e80_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13a618b10;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13a619830, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x13a618b10;
T_8 ;
    %wait E_0x13a618dd0;
    %load/vec4 v0x13a619310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x13a619260_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13a618f60_0;
    %load/vec4 v0x13a619260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a619830, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13a61ab00;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a61afb0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x13a61b070_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0x13a61ade0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x13a61afb0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x13a61b070_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0x13a61ade0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x13a61afb0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x13a61b070_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0x13a61ade0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x13a61afb0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x13a61b070_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0x13a61ade0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x13a61afb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a61b070_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0x13a61ade0;
    %join;
    %end;
    .thread T_9;
    .scope S_0x13a61ab00;
T_10 ;
    %wait E_0x13a61ad80;
    %load/vec4 v0x13a61b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x13a61b110_0;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x13a61b530, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13a61b3d0_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13a61ab00;
T_11 ;
    %wait E_0x13a61ad80;
    %load/vec4 v0x13a61b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x13a61b110_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x13a61b110_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x13a61b110_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x13a61b110_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13a61b110_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13a61b110_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13a61b110_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %load/vec4 v0x13a61b4a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13a61b110_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x13a61b530, 0, 4;
    %vpi_call 9 78 "$display", "Writing Address:%h Data:%h", v0x13a61b110_0, v0x13a61b4a0_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13a6183a0;
T_12 ;
    %wait E_0x13a6185f0;
    %load/vec4 v0x13a6186f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.3, 9;
    %load/vec4 v0x13a618630_0;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x13a6189e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x13a618780_0;
    %load/vec4 v0x13a6188f0_0;
    %add;
    %store/vec4 v0x13a618840_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13a618780_0;
    %addi 4, 0, 64;
    %store/vec4 v0x13a618840_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13a6176e0;
T_13 ;
    %wait E_0x13a618dd0;
    %load/vec4 v0x13a61cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x13a61c730_0;
    %assign/vec4 v0x13a61c220_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13a61cf20_0;
    %assign/vec4 v0x13a61c220_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13a606dc0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x13a606dc0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a61d4e0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13a61d410_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13a61d580_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a61d4e0_0, 0, 64;
    %wait E_0x13a61ad80;
    %wait E_0x13a618dd0;
    %wait E_0x13a61ad80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61d2f0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x13a61d380_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x13a61ad80;
    %wait E_0x13a618dd0;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x13a61d380_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x13a61d220_0;
    %store/vec4 v0x13a617410_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x13a6174c0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x13a617630_0, 0, 257;
    %load/vec4 v0x13a61d410_0;
    %store/vec4 v0x13a617570_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x13a617250;
    %join;
    %load/vec4 v0x13a617570_0;
    %store/vec4 v0x13a61d410_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x13a61d380_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_15.3, 5;
    %wait E_0x13a61ad80;
    %wait E_0x13a618dd0;
    %vpi_call 2 98 "$display", "CurrentPC:%h", v0x13a61d380_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x13a61d220_0;
    %store/vec4 v0x13a617410_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x13a6174c0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x13a617630_0, 0, 257;
    %load/vec4 v0x13a61d410_0;
    %store/vec4 v0x13a617570_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x13a617250;
    %join;
    %load/vec4 v0x13a617570_0;
    %store/vec4 v0x13a61d410_0, 0, 8;
    %load/vec4 v0x13a61d410_0;
    %store/vec4 v0x13a6171b0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x13a6070f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x13a606f30;
    %join;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x13a606dc0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61d190_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x13a606dc0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x13a61d190_0;
    %inv;
    %store/vec4 v0x13a61d190_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x13a61d190_0;
    %inv;
    %store/vec4 v0x13a61d190_0, 0, 1;
    %load/vec4 v0x13a61d580_0;
    %addi 1, 0, 16;
    %store/vec4 v0x13a61d580_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13a606dc0;
T_18 ;
    %wait E_0x13a605d00;
    %load/vec4 v0x13a61d580_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 125 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "NextPCLogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
