# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:06 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:03:07 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:07 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 15:03:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:07 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v 
# -- Compiling module chatter
# 
# Top level modules:
# 	chatter
# End time: 15:03:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:07 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:03:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:07 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:03:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:07 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:03:08 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:08 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:03:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:08 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:03:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:08 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:03:09 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:09 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:03:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:09 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:03:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:09 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:10 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:10 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:10 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:10 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:10 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:03:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:03:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:11 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:03:12 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:12 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:03:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:12 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:03:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:12 on Dec 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 15:03:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
do tb_sample.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:03:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:03:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS_A.v 
# ** Error: (vlog-7) Failed to open design unit file "../../../src/verilog/REGISTERS_A.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:03:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample.do line 38
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/REGISTERS_A.v}"
do tb_sample.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:03 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:04 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:04:04 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:05 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:04:05 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:04:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:04:07 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# ** Error: (vlog-13069) tb_sample.v(39): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 15:04:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample.do line 42
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample.v}"
do tb_sample.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:04:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:04:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:04:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:04:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:04:27 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:04:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:04:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:04:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:04:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:04:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:04:29 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:04:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_sample
# vsim -t 1ps -lib rtl_work tb_sample 
# Start time: 15:04:30 on Dec 15,2019
# Loading rtl_work.tb_sample
# Loading rtl_work.TTM4
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM1 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM2 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.INSTRUCTION_DECODER
# Loading work.LOGIC_4053
# Loading work.LOGIC_74HC221
# Loading work.LOGIC_74HC138
# Loading work.SP
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_STACK_POINTER/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.LOGIC_74HC245
# Loading work.LOGIC_74HC191
# Loading work.REGISTER_A
# Loading work.REGISTER_B
# Loading work.ALU
# Loading work.LOGIC_74HC283
# Loading work.LOGIC_74HC08
# Loading work.LOGIC_74HC32
# Loading work.LOGIC_4030
# Loading work.LOGIC_74HC257
# Loading work.LOGIC_74HC259
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample.do PAUSED at line 45
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:05:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:05:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:05:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:05:26 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:05:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_sample
# vsim -t 1ps -lib rtl_work tb_sample 
# Start time: 15:04:30 on Dec 15,2019
# Loading rtl_work.tb_sample
# Loading rtl_work.TTM4
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM1 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM2 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.INSTRUCTION_DECODER
# Loading work.LOGIC_4053
# Loading work.LOGIC_74HC221
# Loading work.LOGIC_74HC138
# Loading work.SP
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_STACK_POINTER/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.LOGIC_74HC245
# Loading work.LOGIC_74HC191
# Loading work.REGISTER_A
# Loading work.REGISTER_B
# Loading work.ALU
# Loading work.LOGIC_74HC283
# Loading work.LOGIC_74HC08
# Loading work.LOGIC_74HC32
# Loading work.LOGIC_4030
# Loading work.LOGIC_74HC257
# Loading work.LOGIC_74HC259
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample.do PAUSED at line 45
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample
# reading modelsim.ini
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:06:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:06:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:06:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:06:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:06:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:06:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:06:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:06:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:06:29 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:06:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:06:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:06:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_sample
# vsim -t 1ps -lib rtl_work tb_sample 
# Start time: 15:04:30 on Dec 15,2019
# Loading rtl_work.tb_sample
# Loading rtl_work.TTM4
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM1 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_MEMORY_BLOCK/U_SRAM2 File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.INSTRUCTION_DECODER
# Loading work.LOGIC_4053
# Loading work.LOGIC_74HC221
# Loading work.LOGIC_74HC138
# Loading work.SP
# ** Error: (vsim-3033) ../../../src/verilog/logic/SRM2B256SLMX.v(31): Instantiation of 'SRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_STACK_POINTER/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Loading work.LOGIC_74HC245
# Loading work.LOGIC_74HC191
# Loading work.REGISTER_A
# Loading work.REGISTER_B
# Loading work.ALU
# Loading work.LOGIC_74HC283
# Loading work.LOGIC_74HC08
# Loading work.LOGIC_74HC32
# Loading work.LOGIC_4030
# Loading work.LOGIC_74HC257
# Loading work.LOGIC_74HC259
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample.do PAUSED at line 45
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 15:07:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:07:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:07:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:07:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:07:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:07:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:07:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY 
# Start time: 15:04:30 on Dec 15,2019
# ** Error: (vsim-3170) Could not find 'tb_MEMORY'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample.do PAUSED at line 46
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample
# reading modelsim.ini
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:07:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:07:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:07:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:07:36 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:07:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:07:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:07:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:07:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample 
# Start time: 15:04:30 on Dec 15,2019
# Loading rtl_work.tb_sample
# Loading rtl_work.TTM4
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC191
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ../../../src/verilog/TTM4.v(135): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample/U_TTM4/U_ALU File: ../../../src/verilog/ALU.v
# ** Warning: (vsim-3722) ../../../src/verilog/TTM4.v(135): [TFMPC] - Missing connection for port 'IM'.
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample/tb_RST
# add wave -position end  sim:/tb_sample/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:11:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:11:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:11:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:11:41 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:11:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:11:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# ** Error: (vlog-13069) ../../../src/verilog/TTM4.v(141): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 15:11:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample.do line 42
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/TTM4.v}"
do tb_sample.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 15:12:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 15:12:06 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:06 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 15:12:07 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:07 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 15:12:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 15:12:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample.v 
# -- Compiling module tb_sample
# 
# Top level modules:
# 	tb_sample
# End time: 15:12:10 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample
# End time: 15:12:11 on Dec 15,2019, Elapsed time: 0:07:41
# Errors: 14, Warnings: 2
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample 
# Start time: 15:12:11 on Dec 15,2019
# Loading rtl_work.tb_sample
# Loading rtl_work.TTM4
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC191
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample/tb_RST
# add wave -position end  sim:/tb_sample/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
add wave -position end  sim:/tb_sample/U_TTM4/m_INSTRUCTION
add wave -position end  sim:/tb_sample/U_TTM4/m_PC
add wave -position end  sim:/tb_sample/U_TTM4/m_STOREBUS
add wave -position end  sim:/tb_sample/U_TTM4/m_LOADBUS
add wave -position end  sim:/tb_sample/U_TTM4/m_COUNTERBUS
add wave -position end  sim:/tb_sample/U_TTM4/m_SPBUS
add wave -position end  sim:/tb_sample/U_TTM4/m_OR
add wave -position end  sim:/tb_sample/U_TTM4/m_IR
add wave -position end  sim:/tb_sample/U_TTM4/m_nA_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nB_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nA_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_nB_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_nORU_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nORD_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nJRU_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nJRD_ST
add wave -position end  sim:/tb_sample/U_TTM4/m_nIRU_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_nIRD_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_nJRU_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_nJRD_OUT
add wave -position end  sim:/tb_sample/U_TTM4/m_SEL
add wave -position end  sim:/tb_sample/U_TTM4/m_nFA_EN
add wave -position end  sim:/tb_sample/U_TTM4/m_nAND_EN
add wave -position end  sim:/tb_sample/U_TTM4/m_nOR_EN
add wave -position end  sim:/tb_sample/U_TTM4/m_nXOR_EN
add wave -position end  sim:/tb_sample/U_TTM4/m_Z_FLAG
add wave -position end  sim:/tb_sample/U_TTM4/m_C_FLAG
add wave -position end  sim:/tb_sample/U_TTM4/m_nOE
add wave -position end  sim:/tb_sample/U_TTM4/m_nWE
add wave -position end  sim:/tb_sample/U_TTM4/m_nSK_EN
add wave -position end  sim:/tb_sample/U_TTM4/m_SP_D_nU
add wave -position end  sim:/tb_sample/U_TTM4/m_nPC_LD
add wave -position end  sim:/tb_sample/U_TTM4/m_SPC
add wave -position end  sim:/tb_sample/U_TTM4/m_nPC_OPEN
quit -sim
# End time: 19:01:14 on Dec 15,2019, Elapsed time: 3:49:03
# Errors: 0, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 19:01:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 19:01:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 19:01:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:01:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 19:01:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 19:01:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 19:01:32 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(151)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 151
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 19:15:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 19:15:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 19:15:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 19:15:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 19:15:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 19:15:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 19:15:31 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 19:15:32 on Dec 15,2019, Elapsed time: 0:14:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 19:15:32 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(151)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 151
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:57 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 19:17:58 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:58 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:59 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 19:17:59 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 19:18:00 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 19:18:01 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 19:18:01 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 19:18:01 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 19:18:02 on Dec 15,2019, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 19:18:02 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(151)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 151
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:14:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:14:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:14:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:14:44 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:14:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error (suppressible): tb_sample_dev.v(19): (vlog-2388) 'tb_PA' already declared in this scope (tb_sample_dev).
# ** Error: tb_sample_dev.v(87): (vlog-2730) Undefined variable: 'tb_IO'.
# End time: 20:14:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:17:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:17:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:17:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:17:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:17:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:17:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:17:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error (suppressible): tb_sample_dev.v(19): (vlog-2388) 'tb_PA' already declared in this scope (tb_sample_dev).
# End time: 20:17:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:18:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:18:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:18:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:18:17 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:18:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:18:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(89): (vlog-2110) Illegal reference to net "tb_PA".
# ** Error: tb_sample_dev.v(97): (vlog-2110) Illegal reference to net "tb_PA".
# ** Error: tb_sample_dev.v(105): (vlog-2110) Illegal reference to net "tb_PA".
# End time: 20:18:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:20:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:20:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:20:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:20:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:20:52 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:20:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 20:20:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 20:20:53 on Dec 15,2019, Elapsed time: 1:02:51
# Errors: 13, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 20:20:53 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_sample_dev.v(150): [PCDPC] - Port size (8) does not match connection size (1) for port 'ADD'. The port definition is at: ../../../src/verilog/MEMORY.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_MEMORY File: ../../../src/verilog/MEMORY.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(125)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 125
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:22:16 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:22:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:22:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:22:19 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:22:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:22:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 20:22:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 20:22:20 on Dec 15,2019, Elapsed time: 0:01:27
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 20:22:20 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(125)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 125
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 20:25:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 20:25:48 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:48 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:25:49 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 20:25:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 20:25:51 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 20:25:52 on Dec 15,2019, Elapsed time: 0:03:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 20:25:52 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(129)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 129
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:49 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:09:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:09:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:09:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:09:53 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:09:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:09:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:09:54 on Dec 15,2019, Elapsed time: 1:44:02
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:09:54 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_OR
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP1
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_JP2
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
# add wave -position end  sim:/tb_sample_dev/tb_PA
## Temp
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/D
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/nOE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/LE
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
# add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/m_Q
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(129)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 129
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:19:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:19:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:19:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:19:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:19:13 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(114): (vlog-2110) Illegal reference to net "tb_PA".
# ** Error: tb_sample_dev.v(118): (vlog-2110) Illegal reference to net "tb_PA".
# ** Error: tb_sample_dev.v(121): (vlog-2110) Illegal reference to net "tb_PA".
# ** Error: tb_sample_dev.v(124): (vlog-2110) Illegal reference to net "tb_PA".
# End time: 22:19:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:19:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:19:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:19:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:19:38 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:19:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:19:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error (suppressible): tb_sample_dev.v(62): (vlog-2388) 'PA' already declared in this scope (tb_sample_dev).
# End time: 22:19:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:21:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:21:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:21:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:21:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:21:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:21:13 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:21:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:21:14 on Dec 15,2019, Elapsed time: 0:11:20
# Errors: 10, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:21:14 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(146): Illegal output or inout port connection for port 'PA'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS File: ../../../src/verilog/REGISTERS.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:21:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:21:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:21:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:21:50 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:50 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:21:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:21:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:21:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:21:14 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(141)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 141
add wave -position end  sim:/tb_sample_dev/tb_PA
add wave -position end  sim:/tb_sample_dev/tb_nOE
add wave -position end  sim:/tb_sample_dev/tb_nWE
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:28:22 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:22 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:28:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:28:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:28:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:28:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:28:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:25 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: (vlog-13069) tb_sample_dev.v(146): near "end": syntax error, unexpected end.
# ** Error: tb_sample_dev.v(155): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 22:28:25 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:28:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:28:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:28:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:28:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:28:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:28:43 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:28:44 on Dec 15,2019, Elapsed time: 0:07:30
# Errors: 6, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:28:44 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(159)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 159
add wave -position end  sim:/tb_sample_dev/tb_IM
add wave -position end  sim:/tb_sample_dev/tb_LR
add wave -position end  sim:/tb_sample_dev/tb_SR
add wave -position end  sim:/tb_sample_dev/tb_OP
add wave -position 5  sim:/tb_sample_dev/IO
add wave -position end  sim:/tb_sample_dev/U_MEMORY/U_SRAM1/sramclk
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:41:36 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:41:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:41:38 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:41:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# ** Error: ../../../src/verilog/logic/SRM2B256SLMX.v(27): (vlog-2730) Undefined variable: 'sramclk'.
# End time: 22:41:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 33
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:41:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:41:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:41:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:41:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:41:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:41:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:41:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:41:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:41:56 on Dec 15,2019, Elapsed time: 0:13:12
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:41:56 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/U_MEMORY/U_SRAM1/sramclk
# ** Error: (vish-4014) No objects found matching '/tb_sample_dev/U_MEMORY/U_SRAM1/sramclk'.
# Error in macro ./tb_sample_dev.do line 52
# (vish-4014) No objects found matching '/tb_sample_dev/U_MEMORY/U_SRAM1/sramclk'.
#     while executing
# "add wave -position end  sim:/tb_sample_dev/U_MEMORY/U_SRAM1/sramclk"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:42:08 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:08 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:42:09 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:09 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:42:10 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:42:11 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:42:12 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:42:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:42:13 on Dec 15,2019, Elapsed time: 0:00:17
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:42:13 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(143)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 143
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:47:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:47:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:47:26 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:26 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:27 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:47:27 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:47:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:47:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:47:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:47:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:47:28 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:28 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:47:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:47:30 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:47:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:47:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:47:31 on Dec 15,2019, Elapsed time: 0:05:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:47:31 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(143)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 143
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:29 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:55:29 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:55:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:55:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:55:32 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:55:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:55:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:55:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:55:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:55:33 on Dec 15,2019, Elapsed time: 0:08:02
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:55:33 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(141)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 141
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:56:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:56:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:30 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:56:30 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:56:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:56:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:56:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:56:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:56:41 on Dec 15,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:56:41 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(142)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 142
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:57:17 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:17 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:57:18 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:18 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:57:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:57:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:57:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:57:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:57:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:57:21 on Dec 15,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:57:21 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(142)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 142
add wave -position end  sim:/tb_sample_dev/tb_nPC_OPEN
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/m_COUNTEROUT1
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/m_COUNTEROUT2
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/U_TRISTATE/Q
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/U_PC/PA
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/m_PA
add wave -position end  sim:/tb_sample_dev/U_REGISTERS/PA
add wave -position end  sim:/tb_sample_dev/tb_PA
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:02:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:02:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:02:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:02:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:02:42 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:02:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 23:02:43 on Dec 15,2019, Elapsed time: 0:05:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:02:43 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_sample_dev.v(143)
#    Time: 19980 ns  Iteration: 2  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 143
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:31 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:32 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:30:32 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:30:33 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:33 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:34 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:30:34 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:30:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:30:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:30:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:30:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:35 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:30:35 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 23:30:37 on Dec 15,2019, Elapsed time: 0:27:54
# Errors: 3, Warnings: 2
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:30:37 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         44
# ** Note: $stop    : tb_sample_dev.v(142)
#    Time: 880 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 142
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:36 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:37 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:42:37 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:42:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:42:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:42:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:42:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:42:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error (suppressible): tb_sample_dev.v(42): (vlog-2388) 'tb_nIRU_OUT' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(43): (vlog-2388) 'tb_nIRD_OUT' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(44): (vlog-2388) 'tb_nJRU_OUT' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(45): (vlog-2388) 'tb_nJRD_OUT' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(48): (vlog-2388) 'tb_nORU_ST' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(49): (vlog-2388) 'tb_nORD_ST' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(50): (vlog-2388) 'tb_nJRU_ST' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(51): (vlog-2388) 'tb_nJRD_ST' already declared in this scope (tb_sample_dev).
# ** Error (suppressible): tb_sample_dev.v(59): (vlog-2388) 'tb_nPC_LD' already declared in this scope (tb_sample_dev).
# End time: 23:42:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:19 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:43:19 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:43:20 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:20 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:21 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:43:21 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:43:23 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:23 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:43:24 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:43:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:24 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error (suppressible): tb_sample_dev.v(51): (vlog-2388) 'tb_nPC_LD' already declared in this scope (tb_sample_dev).
# End time: 23:43:24 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:38 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:43:38 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:43:39 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:40 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:43:40 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:43:41 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:43:42 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:43:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:43:42 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 23:43:43 on Dec 15,2019, Elapsed time: 0:13:06
# Errors: 6, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:43:43 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_sample_dev.v(212): [PCDPC] - Port size (2) does not match connection size (1) for port 'SEL'. The port definition is at: ../../../src/verilog/INSTRUCTION_DECODER.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(162)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 162
add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER1/nY
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_MPOUT1
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_MPOUT2
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/nA_OUT
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/nB_OUT
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:49:43 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:43 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:44 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:49:44 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:49:45 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:45 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:46 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:49:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:49:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:49:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:47 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:49:47 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 23:49:48 on Dec 15,2019, Elapsed time: 0:06:05
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:49:48 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nIRU_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nIRD_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRU_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRD_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nORU_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nORD_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRU_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRD_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nPC_LD'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:50:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:50:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:50:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:50:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:50:12 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:12 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:50:13 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:13 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:14 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:50:14 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:50:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:50:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:50:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:50:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:15 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:50:15 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:49:48 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nIRU_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nIRD_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRU_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRD_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nORU_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nORD_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRU_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nJRD_ST'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(212): Illegal output or inout port connection for port 'nPC_LD'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:58:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 23:58:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 23:58:51 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:51 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:58:52 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:52 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:58:53 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 23:58:54 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:58:55 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:55 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 23:58:55 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:55 on Dec 15,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 23:58:55 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 23:49:48 on Dec 15,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(191)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 191
add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
add wave -position end  sim:/tb_sample_dev/nIRU_OUT
add wave -position end  sim:/tb_sample_dev/nIRD_OUT
add wave -position end  sim:/tb_sample_dev/nJRU_OUT
add wave -position end  sim:/tb_sample_dev/nJRD_OUT
add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
add wave -position 12  sim:/tb_sample_dev/tb_nA_OUT
add wave -position 13  sim:/tb_sample_dev/tb_nB_OUT
add wave -position end  sim:/tb_sample_dev/tb_nA_ST
add wave -position end  sim:/tb_sample_dev/tb_nB_ST
add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:03:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:03:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:03:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:03:59 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:03:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:03:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:03:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:03:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:04:01 on Dec 16,2019, Elapsed time: 0:14:13
# Errors: 18, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:04:01 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(191)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 191
add wave -position end  sim:/tb_sample_dev/tb_SEL
add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
add wave -position end  sim:/tb_sample_dev/tb_SPC
add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y1
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y0
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:22:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:22:17 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:22:18 on Dec 16,2019, Elapsed time: 0:18:17
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:22:18 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y0
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y1
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/CLK
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:24:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:24:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:24:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:24:44 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:24:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:24:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:24:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:24:45 on Dec 16,2019, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:24:45 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/COM
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# WARNING: No extended dataflow license exists
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:34:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:34:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:34:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:34:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:34:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:34:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# ** Error: ../../../src/verilog/INSTRUCTION_DECODER.v(116): (vlog-2730) Undefined variable: 'm_nPC_LD'.
# End time: 00:34:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 35
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:34:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:34:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:34:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:34:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:34:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:34:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:34:56 on Dec 16,2019, Elapsed time: 0:10:11
# Errors: 4, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:34:56 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) tb_sample_dev.v(240): Port 'nPC_LD' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_INSTRUCTION_DECODER File: ../../../src/verilog/INSTRUCTION_DECODER.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# Unrecognized dataset prefix: sim
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:35:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:35:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:35:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:35:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:35:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:35:33 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:35:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:35:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:34:56 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_nPC_LD
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:37:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:37:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:37:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:37:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:37:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:37:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:37:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:37:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:37:52 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:52 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:53 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:37:53 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:37:54 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:54 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:37:55 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:37:55 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(119): (vlog-2730) Undefined variable: 'nPC_LD'.
# End time: 00:37:55 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:38:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:38:45 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:45 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:38:46 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:46 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:38:47 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:47 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:38:48 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:48 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:38:48 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:48 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:38:48 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:38:49 on Dec 16,2019, Elapsed time: 0:03:53
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:38:49 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) tb_sample_dev.v(209): Port 'PC_nLD' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS File: ../../../src/verilog/REGISTERS.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:40:28 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:40:28 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:40:28 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:40:28 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:40:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:40:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:40:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:38:49 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) ../../../src/verilog/REGISTERS.v(30): Port 'PC_nLD' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS/U_PC File: ../../../src/verilog/PC.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# Unrecognized dataset prefix: sim
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:41:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:41:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:41:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:41:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:41:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:41:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:41:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:41:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:38:49 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:00 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:44:00 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:00 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:44:00 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:00 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:44:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:44:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:44:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:04 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:44:04 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:44:05 on Dec 16,2019, Elapsed time: 0:05:16
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:44:05 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_PC_nLD
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/PC_nLD
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:48:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:48:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:48:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:48:44 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:48:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(117): (vlog-2730) Undefined variable: 'PC_nLD'.
# End time: 00:48:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:49:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:49:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:49:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:49:16 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:49:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:49:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:49:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:49:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:49:17 on Dec 16,2019, Elapsed time: 0:05:12
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:49:18 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_nQ
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/CLK
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/INH
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/A
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/B
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/C
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y0
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/Y1
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/COM
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/U_MULTIPLEXER3/m_COM
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/nSK_EN
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:24 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 00:56:24 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:24 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 00:56:25 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:25 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:56:26 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:26 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 00:56:27 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:27 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 00:56:28 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 00:56:28 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 00:56:29 on Dec 16,2019, Elapsed time: 0:07:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 00:56:29 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
add wave -position 3  sim:/tb_sample_dev/U_REGISTERS/U_PC/m_COUNTEROUT1
add wave -position 4  sim:/tb_sample_dev/U_REGISTERS/U_PC/DATAIN
add wave -position 5  sim:/tb_sample_dev/U_REGISTERS/m_JP1
add wave -position 6  sim:/tb_sample_dev/U_REGISTERS/m_JP2
add wave -position 7  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/CK
add wave -position 8  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/nCLR
add wave -position 9  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/nLOAD
add wave -position 10  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/ENP
add wave -position 11  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/INT
add wave -position 12  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/DATAIN
add wave -position 13  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/CO
add wave -position 14  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/COUNTER
add wave -position 15  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/m_COUNTER
add wave -position 16  sim:/tb_sample_dev/U_REGISTERS/U_COUNTER1/m_CO
do tb
# Cannot open macro file: tb
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:12:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:12:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:12:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:12:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:12:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:12:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:12:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:12:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:12:14 on Dec 16,2019, Elapsed time: 0:15:45
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:12:14 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:13:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:13:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:13:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:13:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:13:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:13:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:13:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:13:15 on Dec 16,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:13:15 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
add wave -position 31  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
add wave -position 31  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:14:49 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:14:49 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:14:49 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:14:49 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:14:50 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:51 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# ** Error: (vlog-13069) ../../../src/verilog/INSTRUCTION_DECODER.v(50): near ";": syntax error, unexpected ';'.
# End time: 01:14:51 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 35
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:00 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:01 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:15:01 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:15:02 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:02 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:15:03 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:03 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:15:04 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:04 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:15:04 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:04 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:15:04 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:04 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:15:04 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:15:05 on Dec 16,2019, Elapsed time: 0:01:50
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:15:06 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:55 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:15:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:15:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:15:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:15:59 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:15:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:15:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:15:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:16:00 on Dec 16,2019, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:16:00 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:22:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:14 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:22:15 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:15 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:22:15 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:22:16 on Dec 16,2019, Elapsed time: 0:06:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:22:16 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
add wave -position 30  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_PC_nLD_1
add wave -position 31  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_PC_nLD_2
add wave -position 32  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_PC_nLD_3
add wave -position 10  sim:/tb_sample_dev/U_REGISTERS/m_JP1
add wave -position 11  sim:/tb_sample_dev/U_REGISTERS/m_JP2
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:32:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:32:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:32:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:32:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:32:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:32:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:32:44 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:32:45 on Dec 16,2019, Elapsed time: 0:10:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:32:45 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
## Temp
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_COM3
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/OP
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(187)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 187
add wave -position 0  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 3  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 25  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
add wave -position 30  sim:/tb_sample_dev/tb_nSK_EN
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:57:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:57:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:57:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:57:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:57:16 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:16 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:57:17 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:17 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:57:17 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:17 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:57:17 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:17 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:57:17 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:17 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:57:17 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:57:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:18 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:57:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:19 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:57:20 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:57:21 on Dec 16,2019, Elapsed time: 0:24:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:57:21 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_sample_dev.v(270): [PCDPC] - Port size (4) does not match connection size (1) for port 'STOREDATA'. The port definition is at: ../../../src/verilog/ALU.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_ALU File: ../../../src/verilog/ALU.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:06 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 01:58:06 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:06 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 01:58:06 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:06 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 01:58:06 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:06 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 01:58:06 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:06 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 01:58:07 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:07 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 01:58:08 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:08 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:09 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 01:58:09 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 01:58:11 on Dec 16,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 01:58:11 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(190)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 190
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:08:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:08:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:08:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:08:33 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:34 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:08:34 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:34 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:08:34 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:34 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:08:34 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:34 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:08:34 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:34 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:08:35 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:35 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:08:36 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:36 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:08:37 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:37 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:08:37 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:37 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:08:37 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:08:38 on Dec 16,2019, Elapsed time: 0:10:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:08:38 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) tb_sample_dev.v(272): Port 'nB_ST' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_A File: ../../../src/verilog/REGISTER_A.v
# ** Error: (vsim-3063) tb_sample_dev.v(272): Port 'nB_OUT' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_A File: ../../../src/verilog/REGISTER_A.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:28 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:09:29 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:09:30 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:09:31 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:31 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:09:32 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:09:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:32 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:09:32 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:08:38 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(192)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 192
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:55 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:17:55 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:56 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:17:56 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:17:57 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:57 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:17:58 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:58 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:17:59 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:17:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:59 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:17:59 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:18:00 on Dec 16,2019, Elapsed time: 0:09:22
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:18:00 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  end  BUS
# ** Error: (vish-4014) No objects found matching 'BUS'.
# Error in macro ./tb_sample_dev.do line 52
# (vish-4014) No objects found matching 'BUS'.
#     while executing
# "add wave -divider  end  BUS"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:18:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:18:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:18:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:18:43 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:18:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:18:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:18:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:18:44 on Dec 16,2019, Elapsed time: 0:00:44
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:18:44 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  end  $BUS
# ** Error: can't read "BUS": no such variable
# Error in macro ./tb_sample_dev.do line 52
# can't read "BUS": no such variable
#     while executing
# "add wave -divider  end  $BUS"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:20:38 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:38 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:39 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:20:39 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:20:40 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:40 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:20:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:20:43 on Dec 16,2019, Elapsed time: 0:01:59
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:20:43 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  end  "BUS"
# ** Error: (vish-4014) No objects found matching 'BUS'.
# Error in macro ./tb_sample_dev.do line 52
# (vish-4014) No objects found matching 'BUS'.
#     while executing
# "add wave -divider  end  "BUS""
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:21:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:21:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:21:41 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:41 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:21:42 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:42 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:21:43 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:43 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:44 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:21:44 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:21:46 on Dec 16,2019, Elapsed time: 0:01:03
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:21:46 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  end  INTERNAL
# ** Error: (vish-4014) No objects found matching 'INTERNAL'.
# Error in macro ./tb_sample_dev.do line 56
# (vish-4014) No objects found matching 'INTERNAL'.
#     while executing
# "add wave -divider  end  INTERNAL"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:22:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:22:10 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:10 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 02:22:11 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:11 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:22:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:12 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 02:22:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:13 on Dec 16,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 02:22:14 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 02:22:15 on Dec 16,2019, Elapsed time: 0:00:29
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 02:22:15 on Dec 16,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(192)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 192
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:19:22 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:19:22 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:19:22 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:19:23 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:23 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:19:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:19:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:19:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:19:28 on Dec 17,2019, Elapsed time: 42:57:13
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:19:29 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(192)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 192
add wave -position 23  sim:/tb_sample_dev/tb_SP_D_nU
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:52 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:30:52 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:52 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:30:53 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:53 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:30:54 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:30:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:30:56 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(113): (vlog-2730) Undefined variable: 'LOADBUS'.
# End time: 21:30:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.v
# `timescale 1 ns / 10 ps // Time Unit / Accuracy
# ** Error: invalid command name "`timescale"
# Error in macro ./tb_sample_dev.v line 1
# invalid command name "`timescale"
#     while executing
# "`timescale 1 ns / 10 ps // Time Unit / Accuracy"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:31:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:31:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:31:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:31:48 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:31:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:31:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:31:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:31:49 on Dec 17,2019, Elapsed time: 0:12:20
# Errors: 7, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:31:49 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:40:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:40:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:40:47 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:47 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:40:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:40:49 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:40:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:40:50 on Dec 17,2019, Elapsed time: 0:09:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:40:50 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:42:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:42:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:42:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:42:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:42:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:42:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:42:12 on Dec 17,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:42:12 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:46:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:46:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:46:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:46:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:52 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:46:52 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:46:53 on Dec 17,2019, Elapsed time: 0:04:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:46:53 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:36 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:49:36 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:36 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:49:37 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:37 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:49:38 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:49:39 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:39 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:49:40 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:49:41 on Dec 17,2019, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:49:41 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../../../src/verilog/REGISTER_B.v(29): [PCDPC] - Port size (4) does not match connection size (1) for port 'O'. The port definition is at: ../../../src/verilog/logic/74HC125.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_B/U_TRISTATE File: ../../../src/verilog/logic/74HC125.v
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:42 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:50:43 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:43 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:50:44 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:44 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:45 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:50:45 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:50:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:46 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:50:46 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:50:47 on Dec 17,2019, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:50:47 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../../../src/verilog/REGISTER_B.v(29): [PCDPC] - Port size (4) does not match connection size (1) for port 'O'. The port definition is at: ../../../src/verilog/logic/74HC125.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_B/U_TRISTATE File: ../../../src/verilog/logic/74HC125.v
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:51:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:51:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:51:48 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:48 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:51:49 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:49 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:51:50 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:50 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:51 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:51:51 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:51:53 on Dec 17,2019, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:51:53 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../../../src/verilog/REGISTER_B.v(29): [PCDPC] - Port size (4) does not match connection size (1) for port 'O'. The port definition is at: ../../../src/verilog/logic/74HC125.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_B/U_TRISTATE File: ../../../src/verilog/logic/74HC125.v
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(195)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 195
add wave -position 8  sim:/tb_sample_dev/U_REGISTERS_B/RST
add wave -position 9  sim:/tb_sample_dev/U_REGISTERS_B/CLK
add wave -position 10  sim:/tb_sample_dev/U_REGISTERS_B/nB_ST
add wave -position 11  sim:/tb_sample_dev/U_REGISTERS_B/nB_OUT
add wave -position 12  sim:/tb_sample_dev/U_REGISTERS_B/STOREBUS
add wave -position 13  sim:/tb_sample_dev/U_REGISTERS_B/LOADBUS
add wave -position 14  sim:/tb_sample_dev/U_REGISTERS_B/COUNTER
add wave -position 15  sim:/tb_sample_dev/U_REGISTERS_B/m_REGOUT
add wave -position 16  sim:/tb_sample_dev/U_REGISTERS_B/m_LOABUS
add wave -position 17  sim:/tb_sample_dev/U_REGISTERS_B/m_LOADBUS
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:54 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:55 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:54:55 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:54:56 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:54:57 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:57 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 21:54:58 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:58 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 21:54:58 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 21:54:59 on Dec 17,2019, Elapsed time: 0:03:06
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 21:54:59 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../../../src/verilog/REGISTER_B.v(29): [PCDPC] - Port size (4) does not match connection size (1) for port 'O'. The port definition is at: ../../../src/verilog/logic/74HC125.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_REGISTERS_B/U_TRISTATE File: ../../../src/verilog/logic/74HC125.v
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(198)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 198
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 11  sim:/tb_sample_dev/U_REGISTERS_B/RST
add wave -position 12  sim:/tb_sample_dev/U_REGISTERS_B/CLK
add wave -position 13  sim:/tb_sample_dev/U_REGISTERS_B/nB_ST
add wave -position 14  sim:/tb_sample_dev/U_REGISTERS_B/nB_OUT
add wave -position 15  sim:/tb_sample_dev/U_REGISTERS_B/STOREBUS
add wave -position 16  sim:/tb_sample_dev/U_REGISTERS_B/LOADBUS
add wave -position 17  sim:/tb_sample_dev/U_REGISTERS_B/COUNTER
add wave -position 18  sim:/tb_sample_dev/U_REGISTERS_B/m_REGOUT
add wave -position 19  sim:/tb_sample_dev/U_REGISTERS_B/m_LOABUS
add wave -position 20  sim:/tb_sample_dev/U_REGISTERS_B/m_LOADBUS
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:06 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:07:07 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:07 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:07:08 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:08 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:07:09 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:07:10 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:07:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:07:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:07:10 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:07:11 on Dec 17,2019, Elapsed time: 0:12:12
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:07:11 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(198)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 198
add wave -position 7  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS3
do tb
# Cannot open macro file: tb
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:11:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 22:11:24 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:24 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 22:11:25 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 22:11:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 22:11:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 22:11:25 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:25 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:26 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 22:11:26 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 22:11:27 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:27 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 22:11:28 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 22:11:28 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:11:28 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 22:11:28 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on Dec 17,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 22:11:28 on Dec 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 22:11:29 on Dec 17,2019, Elapsed time: 0:04:18
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 22:11:30 on Dec 17,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(202)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 202
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:38:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:38:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# ** Error: ../../../src/verilog/ALU.v(77): (vlog-2730) Undefined variable: 'm_SEL'.
# End time: 03:38:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 34
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/ALU.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:39:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:39:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:39:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:39:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:39:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:39:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:39:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 03:39:31 on Dec 18,2019, Elapsed time: 5:28:01
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:39:31 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) tb_sample_dev.v(301): Port 'X' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_ALU File: ../../../src/verilog/ALU.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:41:50 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:41:50 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:41:50 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:41:50 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:41:50 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:50 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:41:51 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:51 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:41:52 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:52 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:41:53 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:53 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:41:53 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:53 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:41:53 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:53 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:41:53 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:53 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:41:53 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:39:31 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(197)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 197
add wave -position end  sim:/tb_sample_dev/tb_Z_FLAG
add wave -position end  sim:/tb_sample_dev/tb_C_FLAG
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 17  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 18  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 19  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 20  sim:/tb_sample_dev/U_ALU/m_ANDIN
add wave -position 21  sim:/tb_sample_dev/U_ALU/m_ORIN
add wave -position 22  sim:/tb_sample_dev/U_ALU/m_XORIN
add wave -position 23  sim:/tb_sample_dev/U_ALU/m_COUNTEROUT
add wave -position 24  sim:/tb_sample_dev/U_ALU/SEL
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:50:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:50:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:51:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:51:01 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:51:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:51:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 03:51:02 on Dec 18,2019, Elapsed time: 0:11:31
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:51:02 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(193)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 193
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:52:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:52:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:52:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:52:28 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:52:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:52:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:52:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 03:52:29 on Dec 18,2019, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:52:29 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(193)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 193
add wave -position 7  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:57:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:57:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:57:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:57:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:57:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:57:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:57:12 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:12 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:57:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 03:57:15 on Dec 18,2019, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:57:15 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(193)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 193
add wave -position 7  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 17  sim:/tb_sample_dev/U_ALU/RST
add wave -position 18  sim:/tb_sample_dev/U_ALU/CLK
add wave -position 19  sim:/tb_sample_dev/U_ALU/LOADBUS
add wave -position 20  sim:/tb_sample_dev/U_ALU/Y
add wave -position 21  sim:/tb_sample_dev/U_ALU/IM
add wave -position 22  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 23  sim:/tb_sample_dev/U_ALU/nFA_EN
add wave -position 24  sim:/tb_sample_dev/U_ALU/nAND_EN
add wave -position 25  sim:/tb_sample_dev/U_ALU/nOR_EN
add wave -position 26  sim:/tb_sample_dev/U_ALU/nXOR_EN
add wave -position 27  sim:/tb_sample_dev/U_ALU/Z_FLAG
add wave -position 28  sim:/tb_sample_dev/U_ALU/C_FLAG
add wave -position 29  sim:/tb_sample_dev/U_ALU/STOREBUS
add wave -position 30  sim:/tb_sample_dev/U_ALU/m_S
add wave -position 31  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 32  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 33  sim:/tb_sample_dev/U_ALU/m_ADDERIN
add wave -position 34  sim:/tb_sample_dev/U_ALU/m_ADDEROUT
add wave -position 35  sim:/tb_sample_dev/U_ALU/m_TRIADDEROUT
add wave -position 36  sim:/tb_sample_dev/U_ALU/m_CO
add wave -position 37  sim:/tb_sample_dev/U_ALU/m_CI
add wave -position 38  sim:/tb_sample_dev/U_ALU/m_ANDIN
add wave -position 39  sim:/tb_sample_dev/U_ALU/m_ANDOUT
add wave -position 40  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 41  sim:/tb_sample_dev/U_ALU/m_ORIN
add wave -position 42  sim:/tb_sample_dev/U_ALU/m_OROUT
add wave -position 43  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 44  sim:/tb_sample_dev/U_ALU/m_XORIN
add wave -position 45  sim:/tb_sample_dev/U_ALU/m_XOROUT
add wave -position 46  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 47  sim:/tb_sample_dev/U_ALU/m_DECODEROUT
add wave -position 48  sim:/tb_sample_dev/U_ALU/m_COUNTEROUT
add wave -position 49  sim:/tb_sample_dev/U_ALU/m_STOREDATA
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:59:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:59:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:59:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:59:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:59:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 03:59:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:59:35 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 03:59:35 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 03:59:36 on Dec 18,2019, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:59:36 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) tb_sample_dev.v(292): Illegal output or inout port connection for port 'LOADBUS'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sample_dev/U_ALU File: ../../../src/verilog/ALU.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_sample_dev.do PAUSED at line 46
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:00:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:00:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:00:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:00:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:00:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:00:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 03:59:36 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(193)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 193
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/Sample_dev/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:06:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:06:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:06:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:06:21 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:21 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:06:21 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:21 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:06:21 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:06:21 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:06:21 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:06:22 on Dec 18,2019, Elapsed time: 0:06:46
# Errors: 3, Warnings: 2
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:06:22 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         45
# ** Note: $stop    : tb_sample_dev.v(193)
#    Time: 900 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 193
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:09:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:09:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:09:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:09:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:09:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:09:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:09:29 on Dec 18,2019, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:09:29 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(178)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 178
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/Y
add wave -position 19  sim:/tb_sample_dev/U_ALU/IM
add wave -position 20  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 21  sim:/tb_sample_dev/U_ALU/nFA_EN
add wave -position 22  sim:/tb_sample_dev/U_ALU/nAND_EN
add wave -position 23  sim:/tb_sample_dev/U_ALU/nOR_EN
add wave -position 24  sim:/tb_sample_dev/U_ALU/nXOR_EN
add wave -position 25  sim:/tb_sample_dev/U_ALU/Z_FLAG
add wave -position 26  sim:/tb_sample_dev/U_ALU/C_FLAG
add wave -position 27  sim:/tb_sample_dev/U_ALU/STOREBUS
add wave -position 28  sim:/tb_sample_dev/U_ALU/m_S
add wave -position 29  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 30  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 31  sim:/tb_sample_dev/U_ALU/m_ADDERIN
add wave -position 32  sim:/tb_sample_dev/U_ALU/m_ADDEROUT
add wave -position 33  sim:/tb_sample_dev/U_ALU/m_TRIADDEROUT
add wave -position 34  sim:/tb_sample_dev/U_ALU/m_CO
add wave -position 35  sim:/tb_sample_dev/U_ALU/m_CI
add wave -position 36  sim:/tb_sample_dev/U_ALU/m_ANDIN
add wave -position 37  sim:/tb_sample_dev/U_ALU/m_ANDOUT
add wave -position 38  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 39  sim:/tb_sample_dev/U_ALU/m_ORIN
add wave -position 40  sim:/tb_sample_dev/U_ALU/m_OROUT
add wave -position 41  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 42  sim:/tb_sample_dev/U_ALU/m_XORIN
add wave -position 43  sim:/tb_sample_dev/U_ALU/m_XOROUT
add wave -position 44  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 45  sim:/tb_sample_dev/U_ALU/m_DECODEROUT
add wave -position 46  sim:/tb_sample_dev/U_ALU/m_COUNTEROUT
add wave -position 47  sim:/tb_sample_dev/U_ALU/m_STOREDATA
add wave -position 18  sim:/tb_sample_dev/U_ALU/Y
add wave -position 19  sim:/tb_sample_dev/U_ALU/IM
add wave -position 20  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 21  sim:/tb_sample_dev/U_ALU/nFA_EN
add wave -position 22  sim:/tb_sample_dev/U_ALU/nAND_EN
add wave -position 23  sim:/tb_sample_dev/U_ALU/nOR_EN
add wave -position 24  sim:/tb_sample_dev/U_ALU/nXOR_EN
add wave -position 25  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 26  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 27  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 28  sim:/tb_sample_dev/U_ALU/m_ADDEROUT
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:17:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:17:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:17:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:17:46 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:17:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:17:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:17:47 on Dec 18,2019, Elapsed time: 0:08:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:17:47 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(164)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 164
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/Y
add wave -position 19  sim:/tb_sample_dev/U_ALU/IM
add wave -position 20  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 21  sim:/tb_sample_dev/U_ALU/nFA_EN
add wave -position 22  sim:/tb_sample_dev/U_ALU/nAND_EN
add wave -position 23  sim:/tb_sample_dev/U_ALU/nOR_EN
add wave -position 24  sim:/tb_sample_dev/U_ALU/nXOR_EN
add wave -position 25  sim:/tb_sample_dev/U_ALU/Z_FLAG
add wave -position 26  sim:/tb_sample_dev/U_ALU/C_FLAG
add wave -position 27  sim:/tb_sample_dev/U_ALU/STOREBUS
add wave -position 28  sim:/tb_sample_dev/U_ALU/m_S
add wave -position 29  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 30  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 31  sim:/tb_sample_dev/U_ALU/m_ADDERIN
add wave -position 32  sim:/tb_sample_dev/U_ALU/m_ADDEROUT
add wave -position 33  sim:/tb_sample_dev/U_ALU/m_TRIADDEROUT
add wave -position 34  sim:/tb_sample_dev/U_ALU/m_CO
add wave -position 35  sim:/tb_sample_dev/U_ALU/m_CI
add wave -position 36  sim:/tb_sample_dev/U_ALU/m_ANDIN
add wave -position 37  sim:/tb_sample_dev/U_ALU/m_ANDOUT
add wave -position 38  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 39  sim:/tb_sample_dev/U_ALU/m_ORIN
add wave -position 40  sim:/tb_sample_dev/U_ALU/m_OROUT
add wave -position 41  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 42  sim:/tb_sample_dev/U_ALU/m_XORIN
add wave -position 43  sim:/tb_sample_dev/U_ALU/m_XOROUT
add wave -position 44  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 45  sim:/tb_sample_dev/U_ALU/m_DECODEROUT
add wave -position 46  sim:/tb_sample_dev/U_ALU/m_COUNTEROUT
add wave -position 47  sim:/tb_sample_dev/U_ALU/m_STOREDATA
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:26:46 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:46 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:26:47 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:26:48 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:49 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:26:49 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:49 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:26:49 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:49 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:26:49 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:49 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:26:49 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:26:50 on Dec 18,2019, Elapsed time: 0:09:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:26:51 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(165)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 165
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:30:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:30:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:30:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:30:17 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:30:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: (vlog-13069) tb_sample_dev.v(250): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 04:30:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:30:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:30:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:30:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:30:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:30:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: (vlog-13069) tb_sample_dev.v(252): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 04:30:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:30:42 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:42 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:43 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:30:43 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:30:44 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:44 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:30:45 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:30:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:30:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:30:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:45 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:30:45 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:30:46 on Dec 18,2019, Elapsed time: 0:03:55
# Errors: 8, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:30:47 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(165)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 165
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:33:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:33:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:33:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:33:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:33:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:33:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:33:11 on Dec 18,2019, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:33:11 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(163)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 163
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:34:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:34:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:29 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:34:29 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:34:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:34:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:34:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:34:30 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:34:31 on Dec 18,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:34:31 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 7  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:36:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:36:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:36:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:36:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:36:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:36:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:36:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:36:10 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:36:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:36:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:36:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:36:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:36:12 on Dec 18,2019, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:36:12 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/RST
add wave -position 19  sim:/tb_sample_dev/U_ALU/CLK
add wave -position 20  sim:/tb_sample_dev/U_ALU/LOADBUS
add wave -position 21  sim:/tb_sample_dev/U_ALU/STOREBUS
add wave -position 22  sim:/tb_sample_dev/U_ALU/Y
add wave -position 23  sim:/tb_sample_dev/U_ALU/IM
add wave -position 24  sim:/tb_sample_dev/U_ALU/SEL
add wave -position 25  sim:/tb_sample_dev/U_ALU/nFA_EN
add wave -position 26  sim:/tb_sample_dev/U_ALU/nAND_EN
add wave -position 27  sim:/tb_sample_dev/U_ALU/nOR_EN
add wave -position 28  sim:/tb_sample_dev/U_ALU/nXOR_EN
add wave -position 29  sim:/tb_sample_dev/U_ALU/Z_FLAG
add wave -position 30  sim:/tb_sample_dev/U_ALU/C_FLAG
add wave -position 31  sim:/tb_sample_dev/U_ALU/m_S
add wave -position 32  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 33  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 34  sim:/tb_sample_dev/U_ALU/m_ADDERIN
add wave -position 35  sim:/tb_sample_dev/U_ALU/m_ADDEROUT
add wave -position 36  sim:/tb_sample_dev/U_ALU/m_TRIADDEROUT
add wave -position 37  sim:/tb_sample_dev/U_ALU/m_CO
add wave -position 38  sim:/tb_sample_dev/U_ALU/m_CI
add wave -position 39  sim:/tb_sample_dev/U_ALU/m_ANDIN
add wave -position 40  sim:/tb_sample_dev/U_ALU/m_ANDOUT
add wave -position 41  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 42  sim:/tb_sample_dev/U_ALU/m_ORIN
add wave -position 43  sim:/tb_sample_dev/U_ALU/m_OROUT
add wave -position 44  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 45  sim:/tb_sample_dev/U_ALU/m_XORIN
add wave -position 46  sim:/tb_sample_dev/U_ALU/m_XOROUT
add wave -position 47  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 48  sim:/tb_sample_dev/U_ALU/m_DECODEROUT
add wave -position 49  sim:/tb_sample_dev/U_ALU/m_COUNTEROUT
add wave -position 50  sim:/tb_sample_dev/U_ALU/m_STOREDATA
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:30 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:38:31 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:31 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:38:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:38:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:38:34 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:38:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:38:35 on Dec 18,2019, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:38:35 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(162)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 162
add wave -position 8  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 9  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 10  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 11  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 12  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 13  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 14  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 15  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 16  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 17  sim:/tb_sample_dev/tb_STOREBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:40:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:40:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:40:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:40:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:40:10 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:40:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:40:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:40:11 on Dec 18,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:40:11 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(164)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 164
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:41:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:41:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:41:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:41:41 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:41 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:41:41 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:41 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(96): (vlog-2730) Undefined variable: 'LOADBUS4'.
# End time: 04:41:41 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:42:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:42:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:42:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:42:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:42:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:42:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:42:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:42:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:42:22 on Dec 18,2019, Elapsed time: 0:02:11
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:42:22 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(162)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 162
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:44:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:44:13 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:13 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:44:14 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:14 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:44:15 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:15 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:44:16 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:16 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:44:17 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:44:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:44:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:44:18 on Dec 18,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:44:18 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:48:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:48:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:48:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:48:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:48:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:49:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:49:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:49:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:49:03 on Dec 18,2019, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:49:03 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/m_REGDATA
add wave -position 19  sim:/tb_sample_dev/U_REGISTERS_A/m_REGOUT
add wave -position 20  sim:/tb_sample_dev/U_REGISTERS_A/STOREBUS
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:55:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:55:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:56:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 04:56:01 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:01 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 04:56:02 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 04:56:08 on Dec 18,2019, Elapsed time: 0:07:05
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 04:56:08 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 04:59:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 04:59:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 04:59:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 04:59:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 04:59:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:59:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 04:59:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:00:00 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:00:00 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:00:02 on Dec 18,2019, Elapsed time: 0:03:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:00:02 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/m_TRIADDEROUT
add wave -position 19  sim:/tb_sample_dev/U_ALU/m_OROUT
add wave -position 20  sim:/tb_sample_dev/U_ALU/m_TRIOROUT
add wave -position 21  sim:/tb_sample_dev/U_ALU/m_TRIXOROUT
add wave -position 20  sim:/tb_sample_dev/U_ALU/m_TRIANDOUT
add wave -position 18  sim:/tb_sample_dev/U_ALU/m_ADDERIN
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:09:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:08 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:09:08 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:09 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:09:09 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:10 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:09:10 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:09:11 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:09:11 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:09:12 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:09:13 on Dec 18,2019, Elapsed time: 0:09:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:09:13 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 18  sim:/tb_sample_dev/U_REGISTERS_A/m_REGOUT
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:19:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:19:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:19:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:19:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:19:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:19:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:19:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:19:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:26 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:19:26 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:27 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:19:27 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:19:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:19:28 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:19:28 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:19:29 on Dec 18,2019, Elapsed time: 0:10:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:19:29 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 47  sim:/tb_sample_dev/U_REGISTERS_A/m_nLOAD
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:24:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:24:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:24:06 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:06 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:24:07 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:24:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:24:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:24:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:24:07 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:24:07 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:24:08 on Dec 18,2019, Elapsed time: 0:04:39
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:24:08 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:17 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:25:17 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:25:18 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:18 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:25:19 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:19 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:20 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:25:20 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:25:21 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:25:21 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:25:22 on Dec 18,2019, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:25:22 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:22 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:26:22 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:22 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:26:22 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:22 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:26:22 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:22 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:23 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:26:23 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:26:24 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:24 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:25 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# ** Error: tb_sample_dev.v(107): (vlog-2730) Undefined variable: 'LOADBUS'.
# End time: 05:26:25 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_sample_dev.do line 43
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_sample_dev.v}"
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:36 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:26:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:26:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:26:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:26:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:26:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:26:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:26:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:26:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:26:42 on Dec 18,2019, Elapsed time: 0:01:20
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:26:42 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(162)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 162
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:32 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:27:32 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:27:33 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:33 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:27:34 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:34 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:27:35 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:35 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:27:35 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:27:35 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:27:35 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:27:36 on Dec 18,2019, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:27:36 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:02 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:29:02 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:02 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:29:02 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:02 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:29:02 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:02 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:29:02 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:02 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:03 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:29:03 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:29:04 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:04 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:29:05 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:29:05 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:29:07 on Dec 18,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:29:07 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
add wave -position 18  sim:/tb_sample_dev/U_ALU/m_Y
add wave -position 19  sim:/tb_sample_dev/U_ALU/m_ADDERIN
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:36 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:35:37 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:37 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:35:38 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:38 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:35:39 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:39 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:35:40 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:40 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:35:40 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:35:41 on Dec 18,2019, Elapsed time: 0:06:34
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:35:41 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
add wave -position 8  sim:/tb_sample_dev/tb_STOREBUS
add wave -position 9  sim:/tb_sample_dev/tb_STOREBUS1
add wave -position 10  sim:/tb_sample_dev/tb_STOREBUS2
add wave -position 11  sim:/tb_sample_dev/tb_STOREBUS3
add wave -position 12  sim:/tb_sample_dev/tb_STOREBUS4
add wave -position 13  sim:/tb_sample_dev/tb_LOADBUS
add wave -position 14  sim:/tb_sample_dev/tb_LOADBUS1
add wave -position 15  sim:/tb_sample_dev/tb_LOADBUS2
add wave -position 16  sim:/tb_sample_dev/tb_LOADBUS3
add wave -position 17  sim:/tb_sample_dev/tb_LOADBUS4
do tb_sample_dev.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 05:36:55 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:55 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 05:36:56 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:56 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:36:57 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:57 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/TTM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:58 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/TTM4.v 
# -- Compiling module TTM4
# 
# Top level modules:
# 	TTM4
# End time: 05:36:58 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_sample_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:36:59 on Dec 18,2019
# vlog -reportprogress 300 -work rtl_work tb_sample_dev.v 
# -- Compiling module tb_sample_dev
# 
# Top level modules:
# 	tb_sample_dev
# End time: 05:36:59 on Dec 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev
# End time: 05:37:00 on Dec 18,2019, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_sample_dev 
# Start time: 05:37:00 on Dec 18,2019
# Loading rtl_work.tb_sample_dev
# Loading rtl_work.REGISTERS
# Loading rtl_work.PC
# Loading rtl_work.LOGIC_74HC161
# Loading rtl_work.LOGIC_74HC373
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.REGISTER_A
# Loading rtl_work.REGISTER_B
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_74HC259
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -divider SYSTEM
# add wave -position end  sim:/tb_sample_dev/tb_RST
# add wave -position end  sim:/tb_sample_dev/tb_CLK
# add wave -divider  "BUS"
# add wave -position end  sim:/tb_sample_dev/tb_PA
# add wave -position end  sim:/tb_sample_dev/tb_LOADBUS
# add wave -position end  sim:/tb_sample_dev/tb_STOREBUS
# add wave -divider  "INTERNAL"
# add wave -divider  "MEMORY"
# add wave -position end  sim:/tb_sample_dev/tb_nOE
# add wave -position end  sim:/tb_sample_dev/tb_nWE
# add wave -position end  sim:/tb_sample_dev/IO
# add wave -position end  sim:/tb_sample_dev/tb_IM
# add wave -position end  sim:/tb_sample_dev/tb_LR
# add wave -position end  sim:/tb_sample_dev/tb_SR
# add wave -position end  sim:/tb_sample_dev/tb_OP
# add wave -divider  "LOADBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -divider  "STOREBUS_CONTROL"
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -divider  "INSTRUCTION_DECODER"
# add wave -position end  sim:/tb_sample_dev/tb_nA_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nB_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nIRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_OUT
# add wave -position end  sim:/tb_sample_dev/tb_nA_ST
# add wave -position end  sim:/tb_sample_dev/tb_nB_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nORD_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRU_ST
# add wave -position end  sim:/tb_sample_dev/tb_nJRD_ST
# add wave -position end  sim:/tb_sample_dev/tb_SEL
# add wave -position end  sim:/tb_sample_dev/U_INSTRUCTION_DECODER/m_ST_EN
# add wave -position end  sim:/tb_sample_dev/tb_nFA_EN
# add wave -position end  sim:/tb_sample_dev/tb_nAND_EN
# add wave -position end  sim:/tb_sample_dev/tb_nOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nXOR_EN
# add wave -position end  sim:/tb_sample_dev/tb_nSK_EN
# add wave -position end  sim:/tb_sample_dev/tb_SP_D_nU
# add wave -position end  sim:/tb_sample_dev/tb_PC_nLD
# add wave -position end  sim:/tb_sample_dev/tb_SPC
## Temp
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at         36
# ** Note: $stop    : tb_sample_dev.v(161)
#    Time: 720 ns  Iteration: 0  Instance: /tb_sample_dev
# Break in Module tb_sample_dev at tb_sample_dev.v line 161
