

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 21:35:31 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8921091|  8921091|  8921091|  8921091|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                 |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop  |  8921089|  8921089|         6|          4|          1|  2230272|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_sum_3 = alloca float"   --->   Operation 9 'alloca' 'w_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7744 x float]* %conv_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_2_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_3" [conv_2/conv_2.cpp:9]   --->   Operation 13 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [conv_2/conv_2.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 22.9>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten195 = phi i22 [ 0, %0 ], [ %add_ln9, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:9]   --->   Operation 15 'phi' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln39_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:39]   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten126 = phi i19 [ 0, %0 ], [ %select_ln12, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:12]   --->   Operation 17 'phi' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln39_5, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:39]   --->   Operation 18 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten68 = phi i16 [ 0, %0 ], [ %select_ln15, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:15]   --->   Operation 19 'phi' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %select_ln31_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:31]   --->   Operation 20 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i9 [ 0, %0 ], [ %select_ln19_5, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:19]   --->   Operation 21 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %select_ln19_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:19]   --->   Operation 22 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln22_4, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:22]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %0 ], [ %select_ln22_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:22]   --->   Operation 24 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %0 ], [ %ch, %Filter1_Loop_end ]"   --->   Operation 25 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %f_0 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 26 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31" [conv_2/conv_2.cpp:35]   --->   Operation 27 'getelementptr' 'conv_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 28 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i4" [conv_2/conv_2.cpp:19]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %zext_ln19, %r_0" [conv_2/conv_2.cpp:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i4" [conv_2/conv_2.cpp:22]   --->   Operation 31 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i4 %zext_ln22, %c_0" [conv_2/conv_2.cpp:31]   --->   Operation 32 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.44ns)   --->   "%icmp_ln9 = icmp eq i22 %indvar_flatten195, -1964032" [conv_2/conv_2.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%r = add i4 1, %r_0" [conv_2/conv_2.cpp:9]   --->   Operation 34 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln12 = icmp eq i19 %indvar_flatten126, 202752" [conv_2/conv_2.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln39 = select i1 %icmp_ln12, i4 0, i4 %c_0" [conv_2/conv_2.cpp:39]   --->   Operation 36 'select' 'select_ln39' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln39_1 = select i1 %icmp_ln12, i4 %r, i4 %r_0" [conv_2/conv_2.cpp:39]   --->   Operation 37 'select' 'select_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%select_ln39_2 = select i1 %icmp_ln12, i4 %r, i4 %add_ln31" [conv_2/conv_2.cpp:39]   --->   Operation 38 'select' 'select_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln39 = xor i1 %icmp_ln12, true" [conv_2/conv_2.cpp:39]   --->   Operation 39 'xor' 'xor_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln39 = and i1 %icmp_ln33, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 41 'and' 'and_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_4)   --->   "%select_ln39_3 = select i1 %icmp_ln12, i4 0, i4 %add_ln31_1" [conv_2/conv_2.cpp:39]   --->   Operation 42 'select' 'select_ln39_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln33_1 = icmp eq i2 %wc_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln39_1 = and i1 %icmp_ln33_1, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 44 'and' 'and_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp eq i6 %ch_0, -32" [conv_2/conv_2.cpp:25]   --->   Operation 45 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln39_2 = and i1 %icmp_ln25, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 46 'and' 'and_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln22 = icmp eq i8 %indvar_flatten, 96" [conv_2/conv_2.cpp:22]   --->   Operation 47 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_9)   --->   "%and_ln39_3 = and i1 %icmp_ln22, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 48 'and' 'and_ln39_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp eq i9 %indvar_flatten23, -224" [conv_2/conv_2.cpp:19]   --->   Operation 49 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%and_ln39_4 = and i1 %icmp_ln19, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 50 'and' 'and_ln39_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln15 = icmp eq i16 %indvar_flatten68, 18432" [conv_2/conv_2.cpp:15]   --->   Operation 51 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln39_5 = and i1 %icmp_ln15, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 52 'and' 'and_ln39_5' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln39" [conv_2/conv_2.cpp:12]   --->   Operation 53 'add' 'c' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln39 = or i1 %and_ln39_5, %icmp_ln12" [conv_2/conv_2.cpp:39]   --->   Operation 54 'or' 'or_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln39_4 = select i1 %or_ln39, i7 0, i7 %f_0" [conv_2/conv_2.cpp:39]   --->   Operation 55 'select' 'select_ln39_4' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln39_5 = select i1 %and_ln39_5, i4 %c, i4 %select_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 56 'select' 'select_ln39_5' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln39_7 = select i1 %and_ln39_5, i4 %select_ln39_1, i4 %select_ln39_2" [conv_2/conv_2.cpp:39]   --->   Operation 57 'select' 'select_ln39_7' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%xor_ln39_1 = xor i1 %icmp_ln15, true" [conv_2/conv_2.cpp:39]   --->   Operation 58 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %icmp_ln12, %xor_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 59 'or' 'or_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln39_6 = and i1 %and_ln39, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 60 'and' 'and_ln39_6' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_4)   --->   "%select_ln39_8 = select i1 %and_ln39_5, i4 %c, i4 %select_ln39_3" [conv_2/conv_2.cpp:39]   --->   Operation 61 'select' 'select_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln39_7 = and i1 %and_ln39_1, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 62 'and' 'and_ln39_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln39_8 = and i1 %and_ln39_2, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 63 'and' 'and_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39_9 = and i1 %and_ln39_3, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 64 'and' 'and_ln39_9' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39_10 = and i1 %and_ln39_4, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 65 'and' 'and_ln39_10' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%f = add i7 1, %select_ln39_4" [conv_2/conv_2.cpp:15]   --->   Operation 66 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln31 = or i1 %and_ln39_10, %and_ln39_5" [conv_2/conv_2.cpp:31]   --->   Operation 67 'or' 'or_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln31_1 = or i1 %or_ln31, %icmp_ln12" [conv_2/conv_2.cpp:31]   --->   Operation 68 'or' 'or_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.99ns)   --->   "%select_ln31 = select i1 %or_ln31_1, i2 0, i2 %wr_0" [conv_2/conv_2.cpp:31]   --->   Operation 69 'select' 'select_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.99ns)   --->   "%select_ln31_1 = select i1 %and_ln39_10, i7 %f, i7 %select_ln39_4" [conv_2/conv_2.cpp:31]   --->   Operation 70 'select' 'select_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %select_ln31_1 to i16" [conv_2/conv_2.cpp:31]   --->   Operation 71 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_2)   --->   "%select_ln31_3 = select i1 %and_ln39_10, i4 %select_ln39_1, i4 %select_ln39_7" [conv_2/conv_2.cpp:31]   --->   Operation 72 'select' 'select_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %and_ln39_10, true" [conv_2/conv_2.cpp:31]   --->   Operation 73 'xor' 'xor_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln31 = and i1 %and_ln39_6, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 74 'and' 'and_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln31_4 = select i1 %and_ln39_10, i4 %select_ln39_5, i4 %select_ln39_8" [conv_2/conv_2.cpp:31]   --->   Operation 75 'select' 'select_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln31_1 = and i1 %and_ln39_7, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 76 'and' 'and_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln31_2 = and i1 %and_ln39_8, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 77 'and' 'and_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln31_3 = and i1 %and_ln39_9, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 78 'and' 'and_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.56ns)   --->   "%wr = add i2 1, %select_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 79 'add' 'wr' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln19 = or i1 %and_ln31_3, %and_ln39_10" [conv_2/conv_2.cpp:19]   --->   Operation 80 'or' 'or_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %or_ln19, %or_ln39" [conv_2/conv_2.cpp:19]   --->   Operation 81 'or' 'or_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %or_ln19_1, i2 0, i2 %wc_0" [conv_2/conv_2.cpp:19]   --->   Operation 82 'select' 'select_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i2 %wr to i4" [conv_2/conv_2.cpp:19]   --->   Operation 83 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln19_1 = select i1 %and_ln31_3, i2 %wr, i2 %select_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 84 'select' 'select_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %select_ln19_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln19_1, i2 0)" [conv_2/conv_2.cpp:31]   --->   Operation 86 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i4 %tmp_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 87 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln31 = sub i10 %zext_ln31_6, %zext_ln31_4" [conv_2/conv_2.cpp:31]   --->   Operation 88 'sub' 'sub_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln31_2 = add i4 %select_ln39_1, %zext_ln19_1" [conv_2/conv_2.cpp:31]   --->   Operation 89 'add' 'add_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln19_2 = select i1 %and_ln31_3, i4 %add_ln31_2, i4 %select_ln31_3" [conv_2/conv_2.cpp:19]   --->   Operation 90 'select' 'select_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i4 %select_ln19_2 to i8" [conv_2/conv_2.cpp:31]   --->   Operation 91 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.36ns) (grouped into DSP with root node add_ln31_5)   --->   "%mul_ln31 = mul i8 13, %zext_ln31_7" [conv_2/conv_2.cpp:31]   --->   Operation 92 'mul' 'mul_ln31' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.95ns)   --->   "%icmp_ln33_3 = icmp eq i2 %wr, -2" [conv_2/conv_2.cpp:33]   --->   Operation 93 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln31_3, i1 %icmp_ln33_3, i1 %and_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 94 'select' 'select_ln19_3' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln19_4 = select i1 %and_ln31_3, i4 %select_ln39_5, i4 %select_ln31_4" [conv_2/conv_2.cpp:19]   --->   Operation 95 'select' 'select_ln19_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%xor_ln19 = xor i1 %and_ln39_9, true" [conv_2/conv_2.cpp:19]   --->   Operation 96 'xor' 'xor_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %and_ln39_10, %xor_ln19" [conv_2/conv_2.cpp:19]   --->   Operation 97 'or' 'or_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %and_ln31_1, %or_ln19_2" [conv_2/conv_2.cpp:19]   --->   Operation 98 'and' 'and_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln31_2, %or_ln19_2" [conv_2/conv_2.cpp:19]   --->   Operation 99 'and' 'and_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 100 'add' 'wc' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln19_1, %and_ln31_3" [conv_2/conv_2.cpp:22]   --->   Operation 101 'or' 'or_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_1 = or i1 %or_ln22, %or_ln31" [conv_2/conv_2.cpp:22]   --->   Operation 102 'or' 'or_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_2 = or i1 %or_ln22_1, %icmp_ln12" [conv_2/conv_2.cpp:22]   --->   Operation 103 'or' 'or_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22_2, i6 0, i6 %ch_0" [conv_2/conv_2.cpp:22]   --->   Operation 104 'select' 'select_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i2 %wc to i4" [conv_2/conv_2.cpp:22]   --->   Operation 105 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.99ns)   --->   "%select_ln22_1 = select i1 %and_ln19_1, i2 %wc, i2 %select_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 106 'select' 'select_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i2 %select_ln22_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 107 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln31_3 = add i10 %zext_ln31_8, %sub_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 108 'add' 'add_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_6)   --->   "%shl_ln31 = shl i10 %add_ln31_3, 5" [conv_2/conv_2.cpp:31]   --->   Operation 109 'shl' 'shl_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln31_4 = add i4 %select_ln39_5, %zext_ln22_1" [conv_2/conv_2.cpp:31]   --->   Operation 110 'add' 'add_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %and_ln19_1, i4 %add_ln31_4, i4 %select_ln19_4" [conv_2/conv_2.cpp:22]   --->   Operation 111 'select' 'select_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %select_ln22_2 to i8" [conv_2/conv_2.cpp:22]   --->   Operation 112 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln31_5 = add i8 %zext_ln22_2, %mul_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 113 'add' 'add_ln31_5' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln31_5, i5 0)" [conv_2/conv_2.cpp:33]   --->   Operation 114 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_2 to i14" [conv_2/conv_2.cpp:33]   --->   Operation 115 'zext' 'zext_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.95ns)   --->   "%icmp_ln33_4 = icmp eq i2 %wc, -2" [conv_2/conv_2.cpp:33]   --->   Operation 116 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%select_ln22_3 = select i1 %and_ln19_1, i1 %icmp_ln33_4, i1 %and_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 117 'select' 'select_ln22_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%trunc_ln27 = trunc i6 %select_ln22 to i2" [conv_2/conv_2.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %trunc_ln27, %select_ln19_1" [conv_2/conv_2.cpp:27]   --->   Operation 119 'or' 'or_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %select_ln22, i32 2, i32 4)" [conv_2/conv_2.cpp:27]   --->   Operation 120 'partselect' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_2 = or i2 %or_ln27, %select_ln22_1" [conv_2/conv_2.cpp:27]   --->   Operation 121 'or' 'or_ln27_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_3, i2 %or_ln27_2)" [conv_2/conv_2.cpp:27]   --->   Operation 122 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i5 %or_ln27_1, 0" [conv_2/conv_2.cpp:27]   --->   Operation 123 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_6)   --->   "%zext_ln31_5 = zext i6 %select_ln22 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 124 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i6 %select_ln22 to i14" [conv_2/conv_2.cpp:31]   --->   Operation 125 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln31_6 = add i10 %zext_ln31_5, %shl_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 126 'add' 'add_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln31_6, i6 0)" [conv_2/conv_2.cpp:31]   --->   Operation 127 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.07ns)   --->   "%add_ln31_7 = add i16 %zext_ln31_2, %tmp_13_cast" [conv_2/conv_2.cpp:31]   --->   Operation 128 'add' 'add_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i16 %add_ln31_7 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 129 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln31_10" [conv_2/conv_2.cpp:31]   --->   Operation 130 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln31_8 = add i14 %zext_ln31_9, %zext_ln33" [conv_2/conv_2.cpp:31]   --->   Operation 131 'add' 'add_ln31_8' <Predicate = (!icmp_ln9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i14 %add_ln31_8 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 132 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln31_11" [conv_2/conv_2.cpp:31]   --->   Operation 133 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 134 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_2 : Operation 135 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 135 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_2 : Operation 136 [1/1] (1.42ns)   --->   "%icmp_ln33_2 = icmp eq i6 %select_ln22, 31" [conv_2/conv_2.cpp:33]   --->   Operation 136 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %select_ln22_3, %icmp_ln33_2" [conv_2/conv_2.cpp:33]   --->   Operation 137 'and' 'and_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, %select_ln19_3" [conv_2/conv_2.cpp:33]   --->   Operation 138 'and' 'and_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %and_ln33_1, label %2, label %Filter1_Loop_begin.Filter1_Loop_end_crit_edge" [conv_2/conv_2.cpp:33]   --->   Operation 139 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln22 = add i8 %indvar_flatten, 1" [conv_2/conv_2.cpp:22]   --->   Operation 140 'add' 'add_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln22_4 = select i1 %or_ln19_1, i8 1, i8 %add_ln22" [conv_2/conv_2.cpp:22]   --->   Operation 141 'select' 'select_ln22_4' <Predicate = (!icmp_ln9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten23, 1" [conv_2/conv_2.cpp:19]   --->   Operation 142 'add' 'add_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (2.07ns)   --->   "%add_ln15_1 = add i16 %indvar_flatten68, 1" [conv_2/conv_2.cpp:15]   --->   Operation 143 'add' 'add_ln15_1' <Predicate = (!icmp_ln9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (2.16ns)   --->   "%add_ln12_1 = add i19 %indvar_flatten126, 1" [conv_2/conv_2.cpp:12]   --->   Operation 144 'add' 'add_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 145 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 146 [1/1] (2.25ns)   --->   "%add_ln9 = add i22 %indvar_flatten195, 1" [conv_2/conv_2.cpp:9]   --->   Operation 146 'add' 'add_ln9' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %Filter1_Loop_begin" [conv_2/conv_2.cpp:9]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln39_1 to i8" [conv_2/conv_2.cpp:39]   --->   Operation 148 'zext' 'zext_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i8 11, %zext_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 149 'mul' 'mul_ln39' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %select_ln39_5 to i8" [conv_2/conv_2.cpp:39]   --->   Operation 150 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39 = add i8 %zext_ln39_1, %mul_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 151 'add' 'add_ln39' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %f to i64" [conv_2/conv_2.cpp:31]   --->   Operation 152 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%conv_2_bias_addr_1 = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31_1" [conv_2/conv_2.cpp:35]   --->   Operation 153 'getelementptr' 'conv_2_bias_addr_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%conv_2_bias_load_1 = load float* %conv_2_bias_addr_1, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 154 'load' 'conv_2_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 155 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 156 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 156 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_3 : Operation 157 [2/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 157 'fmul' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%w_sum_3_load = load float* %w_sum_3" [conv_2/conv_2.cpp:27]   --->   Operation 158 'load' 'w_sum_3_load' <Predicate = (!icmp_ln9 & !icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%select_ln39_6 = select i1 %or_ln39, float 0xBFA2C84980000000, float %conv_2_bias_load" [conv_2/conv_2.cpp:39]   --->   Operation 159 'select' 'select_ln39_6' <Predicate = (!icmp_ln9 & !and_ln39_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (3.25ns)   --->   "%conv_2_bias_load_1 = load float* %conv_2_bias_addr_1, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 160 'load' 'conv_2_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_4 : Operation 161 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln31_2 = select i1 %and_ln39_10, float %conv_2_bias_load_1, float %select_ln39_6" [conv_2/conv_2.cpp:31]   --->   Operation 161 'select' 'select_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_3_load" [conv_2/conv_2.cpp:27]   --->   Operation 162 'select' 'select_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 163 'fmul' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [2/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 164 'fadd' 'w_sum' <Predicate = (!icmp_ln9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.80ns)   --->   "%select_ln15 = select i1 %or_ln39, i16 1, i16 %add_ln15_1" [conv_2/conv_2.cpp:15]   --->   Operation 165 'select' 'select_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 24.3>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:26]   --->   Operation 166 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 167 'fadd' 'w_sum' <Predicate = (!icmp_ln9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.81ns)   --->   "store float %w_sum, float* %w_sum_3" [conv_2/conv_2.cpp:33]   --->   Operation 168 'store' <Predicate = (!icmp_ln9 & !and_ln33_1)> <Delay = 1.81>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv_2/conv_2.cpp:33]   --->   Operation 169 'br' <Predicate = (!icmp_ln9 & !and_ln33_1)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv_2/conv_2.cpp:44]   --->   Operation 170 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.82ns)   --->   "%ch = add i6 %select_ln22, 1" [conv_2/conv_2.cpp:25]   --->   Operation 171 'add' 'ch' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.96ns)   --->   "%select_ln19_5 = select i1 %or_ln31_1, i9 1, i9 %add_ln19_1" [conv_2/conv_2.cpp:19]   --->   Operation 172 'select' 'select_ln19_5' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.73ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i19 1, i19 %add_ln12_1" [conv_2/conv_2.cpp:12]   --->   Operation 173 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 174 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln39, i6 0)" [conv_2/conv_2.cpp:39]   --->   Operation 175 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %select_ln31_1 to i14" [conv_2/conv_2.cpp:31]   --->   Operation 176 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %zext_ln31_3, %tmp_2_cast" [conv_2/conv_2.cpp:39]   --->   Operation 177 'add' 'add_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i14 %add_ln39_1 to i64" [conv_2/conv_2.cpp:39]   --->   Operation 178 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln39_2" [conv_2/conv_2.cpp:39]   --->   Operation 179 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum, %select_ln31_2" [conv_2/conv_2.cpp:35]   --->   Operation 180 'fadd' 'w_sum_1' <Predicate = (and_ln33_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 33.5>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @Row_Loop_Filter2_Loo)"   --->   Operation 181 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2230272, i64 2230272, i64 2230272) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @Col_Loop_W_Row_Loop_s)"   --->   Operation 183 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @Filter2_Loop_W_Col_L)"   --->   Operation 184 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 186 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:26]   --->   Operation 187 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv_2/conv_2.cpp:27]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 189 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum, %select_ln31_2" [conv_2/conv_2.cpp:35]   --->   Operation 189 'fadd' 'w_sum_1' <Predicate = (and_ln33_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_1 to i32" [conv_2/conv_2.cpp:38]   --->   Operation 190 'bitcast' 'bitcast_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [conv_2/conv_2.cpp:38]   --->   Operation 191 'partselect' 'tmp_8' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [conv_2/conv_2.cpp:38]   --->   Operation 192 'trunc' 'trunc_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_8, -1" [conv_2/conv_2.cpp:38]   --->   Operation 193 'icmp' 'icmp_ln38' <Predicate = (and_ln33_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (2.44ns)   --->   "%icmp_ln38_1 = icmp eq i23 %trunc_ln38, 0" [conv_2/conv_2.cpp:38]   --->   Operation 194 'icmp' 'icmp_ln38_1' <Predicate = (and_ln33_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln38 = or i1 %icmp_ln38_1, %icmp_ln38" [conv_2/conv_2.cpp:38]   --->   Operation 195 'or' 'or_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 196 'fcmp' 'tmp_9' <Predicate = (and_ln33_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_9" [conv_2/conv_2.cpp:38]   --->   Operation 197 'and' 'and_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln38, float %w_sum_1, float 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 198 'select' 'w_sum_4' <Predicate = (and_ln33_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv_2/conv_2.cpp:39]   --->   Operation 199 'store' <Predicate = (and_ln33_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_7 : Operation 200 [1/1] (1.81ns)   --->   "store float %w_sum_1, float* %w_sum_3" [conv_2/conv_2.cpp:43]   --->   Operation 200 'store' <Predicate = (and_ln33_1)> <Delay = 1.81>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv_2/conv_2.cpp:43]   --->   Operation 201 'br' <Predicate = (and_ln33_1)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [conv_2/conv_2.cpp:50]   --->   Operation 202 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_sum_3             (alloca           ) [ 011111110]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
store_ln9           (store            ) [ 000000000]
br_ln9              (br               ) [ 011111110]
indvar_flatten195   (phi              ) [ 001100110]
r_0                 (phi              ) [ 001100110]
indvar_flatten126   (phi              ) [ 001100110]
c_0                 (phi              ) [ 001100110]
indvar_flatten68    (phi              ) [ 001100110]
f_0                 (phi              ) [ 001100110]
indvar_flatten23    (phi              ) [ 001100110]
wr_0                (phi              ) [ 001100110]
indvar_flatten      (phi              ) [ 001100110]
wc_0                (phi              ) [ 001100110]
ch_0                (phi              ) [ 001100110]
zext_ln31           (zext             ) [ 000000000]
conv_2_bias_addr    (getelementptr    ) [ 000100000]
zext_ln19           (zext             ) [ 000000000]
add_ln31            (add              ) [ 000000000]
zext_ln22           (zext             ) [ 000000000]
add_ln31_1          (add              ) [ 000000000]
icmp_ln9            (icmp             ) [ 001111110]
r                   (add              ) [ 000000000]
icmp_ln12           (icmp             ) [ 000111000]
select_ln39         (select           ) [ 000000000]
select_ln39_1       (select           ) [ 011111110]
select_ln39_2       (select           ) [ 000000000]
xor_ln39            (xor              ) [ 000000000]
icmp_ln33           (icmp             ) [ 000000000]
and_ln39            (and              ) [ 000000000]
select_ln39_3       (select           ) [ 000000000]
icmp_ln33_1         (icmp             ) [ 000000000]
and_ln39_1          (and              ) [ 000000000]
icmp_ln25           (icmp             ) [ 000000000]
and_ln39_2          (and              ) [ 000000000]
icmp_ln22           (icmp             ) [ 000000000]
and_ln39_3          (and              ) [ 000000000]
icmp_ln19           (icmp             ) [ 000000000]
and_ln39_4          (and              ) [ 000000000]
icmp_ln15           (icmp             ) [ 000000000]
and_ln39_5          (and              ) [ 000000000]
c                   (add              ) [ 000000000]
or_ln39             (or               ) [ 000110000]
select_ln39_4       (select           ) [ 000000000]
select_ln39_5       (select           ) [ 011111110]
select_ln39_7       (select           ) [ 000000000]
xor_ln39_1          (xor              ) [ 000000000]
or_ln39_1           (or               ) [ 000000000]
and_ln39_6          (and              ) [ 000000000]
select_ln39_8       (select           ) [ 000000000]
and_ln39_7          (and              ) [ 000000000]
and_ln39_8          (and              ) [ 000000000]
and_ln39_9          (and              ) [ 000000000]
and_ln39_10         (and              ) [ 000110000]
f                   (add              ) [ 000100000]
or_ln31             (or               ) [ 000000000]
or_ln31_1           (or               ) [ 000111000]
select_ln31         (select           ) [ 000000000]
select_ln31_1       (select           ) [ 011111110]
zext_ln31_2         (zext             ) [ 000000000]
select_ln31_3       (select           ) [ 000000000]
xor_ln31            (xor              ) [ 000000000]
and_ln31            (and              ) [ 000000000]
select_ln31_4       (select           ) [ 000000000]
and_ln31_1          (and              ) [ 000000000]
and_ln31_2          (and              ) [ 000000000]
and_ln31_3          (and              ) [ 000000000]
wr                  (add              ) [ 000000000]
or_ln19             (or               ) [ 000000000]
or_ln19_1           (or               ) [ 000000000]
select_ln19         (select           ) [ 000000000]
zext_ln19_1         (zext             ) [ 000000000]
select_ln19_1       (select           ) [ 011111110]
zext_ln31_4         (zext             ) [ 000000000]
tmp_1               (bitconcatenate   ) [ 000000000]
zext_ln31_6         (zext             ) [ 000000000]
sub_ln31            (sub              ) [ 000000000]
add_ln31_2          (add              ) [ 000000000]
select_ln19_2       (select           ) [ 000000000]
zext_ln31_7         (zext             ) [ 000000000]
mul_ln31            (mul              ) [ 000000000]
icmp_ln33_3         (icmp             ) [ 000000000]
select_ln19_3       (select           ) [ 000000000]
select_ln19_4       (select           ) [ 000000000]
xor_ln19            (xor              ) [ 000000000]
or_ln19_2           (or               ) [ 000000000]
and_ln19            (and              ) [ 000000000]
and_ln19_1          (and              ) [ 000000000]
wc                  (add              ) [ 000000000]
or_ln22             (or               ) [ 000000000]
or_ln22_1           (or               ) [ 000000000]
or_ln22_2           (or               ) [ 000000000]
select_ln22         (select           ) [ 000111000]
zext_ln22_1         (zext             ) [ 000000000]
select_ln22_1       (select           ) [ 011111110]
zext_ln31_8         (zext             ) [ 000000000]
add_ln31_3          (add              ) [ 000000000]
shl_ln31            (shl              ) [ 000000000]
add_ln31_4          (add              ) [ 000000000]
select_ln22_2       (select           ) [ 000000000]
zext_ln22_2         (zext             ) [ 000000000]
add_ln31_5          (add              ) [ 000000000]
tmp_2               (bitconcatenate   ) [ 000000000]
zext_ln33           (zext             ) [ 000000000]
icmp_ln33_4         (icmp             ) [ 000000000]
select_ln22_3       (select           ) [ 000000000]
trunc_ln27          (trunc            ) [ 000000000]
or_ln27             (or               ) [ 000000000]
tmp_3               (partselect       ) [ 000000000]
or_ln27_2           (or               ) [ 000000000]
or_ln27_1           (bitconcatenate   ) [ 000000000]
icmp_ln27           (icmp             ) [ 000110000]
zext_ln31_5         (zext             ) [ 000000000]
zext_ln31_9         (zext             ) [ 000000000]
add_ln31_6          (add              ) [ 000000000]
tmp_13_cast         (bitconcatenate   ) [ 000000000]
add_ln31_7          (add              ) [ 000000000]
zext_ln31_10        (zext             ) [ 000000000]
conv_2_weights_addr (getelementptr    ) [ 000100000]
add_ln31_8          (add              ) [ 000000000]
zext_ln31_11        (zext             ) [ 000000000]
max_pool_1_out_addr (getelementptr    ) [ 000100000]
icmp_ln33_2         (icmp             ) [ 000000000]
and_ln33            (and              ) [ 000000000]
and_ln33_1          (and              ) [ 001111110]
br_ln33             (br               ) [ 000000000]
add_ln22            (add              ) [ 000000000]
select_ln22_4       (select           ) [ 011111110]
add_ln19_1          (add              ) [ 000111000]
add_ln15_1          (add              ) [ 000110000]
add_ln12_1          (add              ) [ 000111000]
conv_2_bias_load    (load             ) [ 000010000]
add_ln9             (add              ) [ 011111110]
br_ln9              (br               ) [ 000000000]
zext_ln39           (zext             ) [ 000000000]
mul_ln39            (mul              ) [ 000000000]
zext_ln39_1         (zext             ) [ 000000000]
add_ln39            (add              ) [ 001011100]
zext_ln31_1         (zext             ) [ 000000000]
conv_2_bias_addr_1  (getelementptr    ) [ 000010000]
conv_2_weights_load (load             ) [ 000010000]
max_pool_1_out_load (load             ) [ 000010000]
w_sum_3_load        (load             ) [ 000000000]
select_ln39_6       (select           ) [ 000000000]
conv_2_bias_load_1  (load             ) [ 000000000]
select_ln31_2       (select           ) [ 001101110]
select_ln27         (select           ) [ 000001000]
tmp                 (fmul             ) [ 000001000]
select_ln15         (select           ) [ 011101110]
tmp_7               (specregionbegin  ) [ 000000000]
w_sum               (fadd             ) [ 001100110]
store_ln33          (store            ) [ 000000000]
br_ln33             (br               ) [ 000000000]
empty               (specregionend    ) [ 000000000]
ch                  (add              ) [ 011111110]
select_ln19_5       (select           ) [ 011111110]
select_ln12         (select           ) [ 011111110]
br_ln0              (br               ) [ 011111110]
tmp_2_cast          (bitconcatenate   ) [ 000000000]
zext_ln31_3         (zext             ) [ 000000000]
add_ln39_1          (add              ) [ 000000000]
zext_ln39_2         (zext             ) [ 000000000]
conv_out_addr       (getelementptr    ) [ 000100010]
specloopname_ln0    (specloopname     ) [ 000000000]
empty_7             (speclooptripcount) [ 000000000]
specloopname_ln0    (specloopname     ) [ 000000000]
specloopname_ln0    (specloopname     ) [ 000000000]
specloopname_ln0    (specloopname     ) [ 000000000]
specloopname_ln0    (specloopname     ) [ 000000000]
specloopname_ln26   (specloopname     ) [ 000000000]
specpipeline_ln27   (specpipeline     ) [ 000000000]
w_sum_1             (fadd             ) [ 000000000]
bitcast_ln38        (bitcast          ) [ 000000000]
tmp_8               (partselect       ) [ 000000000]
trunc_ln38          (trunc            ) [ 000000000]
icmp_ln38           (icmp             ) [ 000000000]
icmp_ln38_1         (icmp             ) [ 000000000]
or_ln38             (or               ) [ 000000000]
tmp_9               (fcmp             ) [ 000000000]
and_ln38            (and              ) [ 000000000]
w_sum_4             (select           ) [ 000000000]
store_ln39          (store            ) [ 000000000]
store_ln43          (store            ) [ 000000000]
br_ln43             (br               ) [ 000000000]
ret_ln50            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_W_Row_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2_Loop_W_Col_L"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="w_sum_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sum_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_2_bias_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/2 conv_2_bias_load_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_2_weights_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_pool_1_out_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv_2_bias_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="conv_out_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="14" slack="0"/>
<pin id="195" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln39_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten195_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="1"/>
<pin id="205" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten195 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten195_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="22" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten195/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="r_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten126_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="19" slack="1"/>
<pin id="228" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten126 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten126_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="19" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten126/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten68_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten68 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten68_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten68/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="f_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="f_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvar_flatten23_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="1"/>
<pin id="272" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten23_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="9" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="wr_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="wr_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="2" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="wc_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="wc_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="ch_0_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="ch_0_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="6" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/4 w_sum_1/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_9_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="4"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/5 store_ln43/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln9_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln31_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln19_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln31_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln22_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln31_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="22" slack="0"/>
<pin id="379" dir="0" index="1" bw="22" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="r_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="19" slack="0"/>
<pin id="391" dir="0" index="1" bw="19" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln39_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln39_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln39_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln39_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln33_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln39_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln39_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln33_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln39_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln25_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln39_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln22_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln39_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln19_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln39_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_4/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln15_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="and_ln39_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_5/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="c_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln39_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln39_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="7" slack="0"/>
<pin id="521" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln39_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_5/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln39_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="0" index="2" bw="4" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_7/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln39_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln39_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln39_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_6/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln39_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_8/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="and_ln39_7_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_7/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln39_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_8/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln39_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_9/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln39_10_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_10/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="f_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="or_ln31_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln31_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln31_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="2" slack="0"/>
<pin id="613" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln31_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="0" index="2" bw="7" slack="0"/>
<pin id="621" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln31_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln31_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln31_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln31_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln31_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="0" index="2" bw="4" slack="0"/>
<pin id="653" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln31_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_1/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="and_ln31_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_2/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln31_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_3/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="wr_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln19_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln19_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln19_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="2" slack="0"/>
<pin id="697" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln19_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln19_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="2" slack="0"/>
<pin id="708" dir="0" index="2" bw="2" slack="0"/>
<pin id="709" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln31_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="0" index="1" bw="2" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln31_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sub_ln31_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="0" index="1" bw="2" slack="0"/>
<pin id="732" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln31_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln19_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="4" slack="0"/>
<pin id="744" dir="0" index="2" bw="4" slack="0"/>
<pin id="745" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln31_7_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln33_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_3/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln19_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln19_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="4" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln19_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln19_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="and_ln19_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="and_ln19_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="wc_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln22_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_ln22_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln22_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_2/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln22_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="0" index="2" bw="6" slack="0"/>
<pin id="827" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln22_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln22_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="2" slack="0"/>
<pin id="838" dir="0" index="2" bw="2" slack="0"/>
<pin id="839" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln31_8_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln31_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="5" slack="0"/>
<pin id="850" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="shl_ln31_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="0"/>
<pin id="855" dir="0" index="1" bw="4" slack="0"/>
<pin id="856" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln31_4_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="0" index="1" bw="2" slack="0"/>
<pin id="862" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln22_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="4" slack="0"/>
<pin id="868" dir="0" index="2" bw="4" slack="0"/>
<pin id="869" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/2 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln22_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="0"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="13" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln33_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln33_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="0"/>
<pin id="890" dir="0" index="1" bw="2" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_4/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln22_3_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="trunc_ln27_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="0"/>
<pin id="904" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="or_ln27_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="2" slack="0"/>
<pin id="908" dir="0" index="1" bw="2" slack="0"/>
<pin id="909" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="0" index="1" bw="6" slack="0"/>
<pin id="915" dir="0" index="2" bw="3" slack="0"/>
<pin id="916" dir="0" index="3" bw="4" slack="0"/>
<pin id="917" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln27_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="0" index="1" bw="2" slack="0"/>
<pin id="925" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_ln27_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="0"/>
<pin id="930" dir="0" index="1" bw="3" slack="0"/>
<pin id="931" dir="0" index="2" bw="2" slack="0"/>
<pin id="932" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/2 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln27_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln31_5_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/2 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln31_9_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="0"/>
<pin id="948" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln31_6_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="6" slack="0"/>
<pin id="952" dir="0" index="1" bw="10" slack="0"/>
<pin id="953" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_13_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="0" index="1" bw="10" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln31_7_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="7" slack="0"/>
<pin id="966" dir="0" index="1" bw="16" slack="0"/>
<pin id="967" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_7/2 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln31_10_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/2 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln31_8_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="6" slack="0"/>
<pin id="977" dir="0" index="1" bw="13" slack="0"/>
<pin id="978" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln31_11_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="14" slack="0"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/2 "/>
</bind>
</comp>

<comp id="986" class="1004" name="icmp_ln33_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="0"/>
<pin id="988" dir="0" index="1" bw="6" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/2 "/>
</bind>
</comp>

<comp id="992" class="1004" name="and_ln33_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/2 "/>
</bind>
</comp>

<comp id="998" class="1004" name="and_ln33_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/2 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln22_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="select_ln22_4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="0" index="2" bw="8" slack="0"/>
<pin id="1014" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_4/2 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln19_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln15_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln12_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="19" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln9_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="22" slack="1"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/3 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln39_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln39_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln31_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="1"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="w_sum_3_load_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="3"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum_3_load/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="select_ln39_6_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="0" index="2" bw="32" slack="1"/>
<pin id="1059" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_6/4 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="select_ln31_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="2"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="32" slack="0"/>
<pin id="1065" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="select_ln27_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="2"/>
<pin id="1070" dir="0" index="1" bw="32" slack="0"/>
<pin id="1071" dir="0" index="2" bw="32" slack="0"/>
<pin id="1072" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/4 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln15_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="2"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="0" index="2" bw="16" slack="2"/>
<pin id="1080" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/4 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="ch_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="3"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="select_ln19_5_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="3"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="0" index="2" bw="9" slack="3"/>
<pin id="1091" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln12_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="3"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="0" index="2" bw="19" slack="3"/>
<pin id="1097" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_2_cast_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="3"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln31_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="4"/>
<pin id="1108" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="add_ln39_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="7" slack="0"/>
<pin id="1111" dir="0" index="1" bw="14" slack="0"/>
<pin id="1112" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln39_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="14" slack="0"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="bitcast_ln38_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/7 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_8_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="0" index="2" bw="6" slack="0"/>
<pin id="1128" dir="0" index="3" bw="6" slack="0"/>
<pin id="1129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="trunc_ln38_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/7 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="icmp_ln38_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln38_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="23" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/7 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="or_ln38_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/7 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="and_ln38_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="w_sum_4_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/7 "/>
</bind>
</comp>

<comp id="1171" class="1007" name="grp_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="0"/>
<pin id="1173" dir="0" index="1" bw="4" slack="0"/>
<pin id="1174" dir="0" index="2" bw="4" slack="0"/>
<pin id="1175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31/2 add_ln31_5/2 "/>
</bind>
</comp>

<comp id="1180" class="1007" name="grp_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="0" index="1" bw="4" slack="0"/>
<pin id="1183" dir="0" index="2" bw="4" slack="0"/>
<pin id="1184" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/3 add_ln39/3 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="w_sum_3_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="conv_2_bias_addr_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="6" slack="1"/>
<pin id="1197" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="1200" class="1005" name="icmp_ln9_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="1"/>
<pin id="1202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="icmp_ln12_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="3"/>
<pin id="1206" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="select_ln39_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="4" slack="0"/>
<pin id="1211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="or_ln39_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="2"/>
<pin id="1217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln39 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="select_ln39_5_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="0"/>
<pin id="1223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_5 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="and_ln39_10_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln39_10 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="f_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="1"/>
<pin id="1234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1237" class="1005" name="or_ln31_1_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="3"/>
<pin id="1239" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln31_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="select_ln31_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="0"/>
<pin id="1244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="select_ln19_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="2" slack="0"/>
<pin id="1250" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="select_ln22_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="6" slack="3"/>
<pin id="1255" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="select_ln22_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="0"/>
<pin id="1260" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="icmp_ln27_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="2"/>
<pin id="1265" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="conv_2_weights_addr_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="15" slack="1"/>
<pin id="1270" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="1273" class="1005" name="max_pool_1_out_addr_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="13" slack="1"/>
<pin id="1275" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="1278" class="1005" name="and_ln33_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="3"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="select_ln22_4_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln22_4 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="add_ln19_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="9" slack="3"/>
<pin id="1289" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln19_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln15_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="2"/>
<pin id="1294" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="add_ln12_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="19" slack="3"/>
<pin id="1299" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="conv_2_bias_load_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="1307" class="1005" name="add_ln9_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="22" slack="1"/>
<pin id="1309" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln39_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="3"/>
<pin id="1314" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="conv_2_bias_addr_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="1"/>
<pin id="1319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr_1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="conv_2_weights_load_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="1327" class="1005" name="max_pool_1_out_load_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="1332" class="1005" name="select_ln31_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="2"/>
<pin id="1334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="select_ln27_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1347" class="1005" name="select_ln15_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="1"/>
<pin id="1349" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="w_sum_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="1357" class="1005" name="ch_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="1"/>
<pin id="1359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1362" class="1005" name="select_ln19_5_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="9" slack="1"/>
<pin id="1364" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_5 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="select_ln12_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="19" slack="1"/>
<pin id="1369" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="conv_out_addr_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="13" slack="1"/>
<pin id="1374" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="164" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="329" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="171" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="177" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="325" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="263" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="360"><net_src comp="285" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="219" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="307" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="241" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="207" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="219" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="230" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="241" pin="4"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="389" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="383" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="219" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="389" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="383" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="361" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="389" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="285" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="389" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="371" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="307" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="419" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="318" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="419" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="296" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="419" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="274" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="419" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="252" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="419" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="395" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="499" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="389" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="26" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="263" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="499" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="505" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="395" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="499" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="403" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="411" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="493" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="389" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="431" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="499" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="505" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="437" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="451" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="547" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="463" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="547" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="475" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="547" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="487" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="547" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="56" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="517" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="585" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="499" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="389" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="285" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="585" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="591" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="517" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="585" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="403" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="533" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="585" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="44" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="553" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="585" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="525" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="559" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="567" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="637" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="573" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="637" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="579" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="637" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="609" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="669" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="585" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="511" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="30" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="307" pin="4"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="675" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="669" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="675" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="609" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="60" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="705" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="30" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="713" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="403" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="701" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="669" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="629" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="675" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="46" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="669" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="643" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="772"><net_src comp="669" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="525" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="649" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="579" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="44" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="585" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="657" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="663" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="781" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="58" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="693" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="793" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="669" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="597" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="389" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="34" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="318" pin="4"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="799" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="793" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="799" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="693" pin="3"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="729" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="64" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="525" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="831" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="793" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="767" pin="3"/><net_sink comp="865" pin=2"/></net>

<net id="876"><net_src comp="865" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="66" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="68" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="887"><net_src comp="877" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="799" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="46" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="793" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="787" pin="2"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="823" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="705" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="918"><net_src comp="70" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="823" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="72" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="74" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="926"><net_src comp="906" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="835" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="76" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="912" pin="4"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="922" pin="2"/><net_sink comp="928" pin=2"/></net>

<net id="940"><net_src comp="928" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="68" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="823" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="823" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="942" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="853" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="78" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="34" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="625" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="956" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="979"><net_src comp="946" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="884" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="990"><net_src comp="823" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="80" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="894" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="759" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="296" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="82" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="687" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="82" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=2"/></net>

<net id="1022"><net_src comp="274" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="84" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="252" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="86" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="230" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="88" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="203" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="90" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1051"><net_src comp="1048" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1060"><net_src comp="94" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1066"><net_src comp="151" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1067"><net_src comp="1055" pin="3"/><net_sink comp="1061" pin=2"/></net>

<net id="1073"><net_src comp="16" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1074"><net_src comp="1052" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1075"><net_src comp="1068" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="1081"><net_src comp="86" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="102" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="84" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="88" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="104" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="34" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1113"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1099" pin="3"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1123"><net_src comp="325" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1130"><net_src comp="130" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="132" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="134" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1137"><net_src comp="1120" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1124" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="136" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1134" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="138" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1138" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="336" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1167"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="325" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="16" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1170"><net_src comp="1162" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="1176"><net_src comp="62" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="749" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="873" pin="1"/><net_sink comp="1171" pin=2"/></net>

<net id="1179"><net_src comp="1171" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="1185"><net_src comp="92" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="1042" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="1045" pin="1"/><net_sink comp="1180" pin=2"/></net>

<net id="1191"><net_src comp="140" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1198"><net_src comp="144" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1203"><net_src comp="377" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1207"><net_src comp="389" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1212"><net_src comp="403" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1218"><net_src comp="511" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1224"><net_src comp="525" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1230"><net_src comp="585" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1235"><net_src comp="591" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1240"><net_src comp="603" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1245"><net_src comp="617" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1251"><net_src comp="705" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1256"><net_src comp="823" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1261"><net_src comp="835" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1266"><net_src comp="936" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1271"><net_src comp="157" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1276"><net_src comp="164" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1281"><net_src comp="998" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="1010" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1290"><net_src comp="1018" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="1087" pin=2"/></net>

<net id="1295"><net_src comp="1024" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1076" pin=2"/></net>

<net id="1300"><net_src comp="1030" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="1093" pin=2"/></net>

<net id="1305"><net_src comp="151" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1310"><net_src comp="1036" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1315"><net_src comp="1180" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1320"><net_src comp="183" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1325"><net_src comp="171" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1330"><net_src comp="177" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1335"><net_src comp="1061" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1340"><net_src comp="1068" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1345"><net_src comp="329" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1350"><net_src comp="1076" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1355"><net_src comp="325" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1360"><net_src comp="1082" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1365"><net_src comp="1087" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1370"><net_src comp="1093" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1375"><net_src comp="191" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {7 }
 - Input state : 
	Port: conv_2 : max_pool_1_out | {2 3 }
	Port: conv_2 : conv_2_bias | {2 3 4 }
	Port: conv_2 : conv_2_weights | {2 3 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		zext_ln31 : 1
		conv_2_bias_addr : 2
		conv_2_bias_load : 3
		zext_ln19 : 1
		add_ln31 : 2
		zext_ln22 : 1
		add_ln31_1 : 2
		icmp_ln9 : 1
		r : 1
		icmp_ln12 : 1
		select_ln39 : 2
		select_ln39_1 : 2
		select_ln39_2 : 3
		xor_ln39 : 2
		icmp_ln33 : 1
		and_ln39 : 2
		select_ln39_3 : 3
		icmp_ln33_1 : 1
		and_ln39_1 : 2
		icmp_ln25 : 1
		and_ln39_2 : 2
		icmp_ln22 : 1
		and_ln39_3 : 2
		icmp_ln19 : 1
		and_ln39_4 : 2
		icmp_ln15 : 1
		and_ln39_5 : 2
		c : 3
		or_ln39 : 2
		select_ln39_4 : 2
		select_ln39_5 : 2
		select_ln39_7 : 4
		xor_ln39_1 : 2
		or_ln39_1 : 2
		and_ln39_6 : 2
		select_ln39_8 : 4
		and_ln39_7 : 2
		and_ln39_8 : 2
		and_ln39_9 : 2
		and_ln39_10 : 2
		f : 3
		or_ln31 : 2
		or_ln31_1 : 2
		select_ln31 : 2
		select_ln31_1 : 4
		zext_ln31_2 : 5
		select_ln31_3 : 5
		xor_ln31 : 2
		and_ln31 : 2
		select_ln31_4 : 5
		and_ln31_1 : 2
		and_ln31_2 : 2
		and_ln31_3 : 2
		wr : 3
		or_ln19 : 2
		or_ln19_1 : 2
		select_ln19 : 2
		zext_ln19_1 : 4
		select_ln19_1 : 4
		zext_ln31_4 : 5
		tmp_1 : 5
		zext_ln31_6 : 6
		sub_ln31 : 7
		add_ln31_2 : 5
		select_ln19_2 : 6
		zext_ln31_7 : 7
		mul_ln31 : 8
		icmp_ln33_3 : 4
		select_ln19_3 : 5
		select_ln19_4 : 2
		xor_ln19 : 2
		or_ln19_2 : 2
		and_ln19 : 2
		and_ln19_1 : 2
		wc : 3
		or_ln22 : 2
		or_ln22_1 : 2
		or_ln22_2 : 2
		select_ln22 : 2
		zext_ln22_1 : 4
		select_ln22_1 : 4
		zext_ln31_8 : 5
		add_ln31_3 : 6
		shl_ln31 : 7
		add_ln31_4 : 5
		select_ln22_2 : 6
		zext_ln22_2 : 7
		add_ln31_5 : 8
		tmp_2 : 9
		zext_ln33 : 10
		icmp_ln33_4 : 4
		select_ln22_3 : 5
		trunc_ln27 : 3
		or_ln27 : 4
		tmp_3 : 3
		or_ln27_2 : 4
		or_ln27_1 : 4
		icmp_ln27 : 5
		zext_ln31_5 : 3
		zext_ln31_9 : 3
		add_ln31_6 : 7
		tmp_13_cast : 8
		add_ln31_7 : 9
		zext_ln31_10 : 10
		conv_2_weights_addr : 11
		add_ln31_8 : 11
		zext_ln31_11 : 12
		max_pool_1_out_addr : 13
		conv_2_weights_load : 12
		max_pool_1_out_load : 14
		icmp_ln33_2 : 3
		and_ln33 : 6
		and_ln33_1 : 6
		br_ln33 : 6
		add_ln22 : 1
		select_ln22_4 : 2
		add_ln19_1 : 1
		add_ln15_1 : 1
		add_ln12_1 : 1
	State 3
		mul_ln39 : 1
		add_ln39 : 2
		conv_2_bias_addr_1 : 1
		conv_2_bias_load_1 : 2
		tmp : 1
	State 4
		select_ln31_2 : 1
		select_ln27 : 1
		w_sum : 2
	State 5
		store_ln33 : 1
		empty : 1
	State 6
		add_ln39_1 : 1
		zext_ln39_2 : 2
		conv_out_addr : 3
	State 7
		bitcast_ln38 : 1
		tmp_8 : 2
		trunc_ln38 : 2
		icmp_ln38 : 3
		icmp_ln38_1 : 3
		or_ln38 : 4
		tmp_9 : 1
		and_ln38 : 4
		w_sum_4 : 4
		store_ln39 : 5
		store_ln43 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_325      |    2    |   177   |   385   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_329      |    3    |   128   |   320   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln31_fu_361    |    0    |    0    |    13   |
|          |   add_ln31_1_fu_371   |    0    |    0    |    13   |
|          |        r_fu_383       |    0    |    0    |    13   |
|          |        c_fu_505       |    0    |    0    |    13   |
|          |        f_fu_591       |    0    |    0    |    15   |
|          |       wr_fu_675       |    0    |    0    |    10   |
|          |   add_ln31_2_fu_735   |    0    |    0    |    13   |
|          |       wc_fu_799       |    0    |    0    |    10   |
|          |   add_ln31_3_fu_847   |    0    |    0    |    8    |
|    add   |   add_ln31_4_fu_859   |    0    |    0    |    13   |
|          |   add_ln31_6_fu_950   |    0    |    0    |    14   |
|          |   add_ln31_7_fu_964   |    0    |    0    |    23   |
|          |   add_ln31_8_fu_975   |    0    |    0    |    17   |
|          |    add_ln22_fu_1004   |    0    |    0    |    15   |
|          |   add_ln19_1_fu_1018  |    0    |    0    |    15   |
|          |   add_ln15_1_fu_1024  |    0    |    0    |    23   |
|          |   add_ln12_1_fu_1030  |    0    |    0    |    26   |
|          |    add_ln9_fu_1036    |    0    |    0    |    29   |
|          |       ch_fu_1082      |    0    |    0    |    15   |
|          |   add_ln39_1_fu_1109  |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |      tmp_9_fu_336     |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln39_fu_395  |    0    |    0    |    4    |
|          |  select_ln39_1_fu_403 |    0    |    0    |    4    |
|          |  select_ln39_2_fu_411 |    0    |    0    |    4    |
|          |  select_ln39_3_fu_437 |    0    |    0    |    4    |
|          |  select_ln39_4_fu_517 |    0    |    0    |    7    |
|          |  select_ln39_5_fu_525 |    0    |    0    |    4    |
|          |  select_ln39_7_fu_533 |    0    |    0    |    4    |
|          |  select_ln39_8_fu_559 |    0    |    0    |    4    |
|          |   select_ln31_fu_609  |    0    |    0    |    2    |
|          |  select_ln31_1_fu_617 |    0    |    0    |    7    |
|          |  select_ln31_3_fu_629 |    0    |    0    |    4    |
|          |  select_ln31_4_fu_649 |    0    |    0    |    4    |
|          |   select_ln19_fu_693  |    0    |    0    |    2    |
|          |  select_ln19_1_fu_705 |    0    |    0    |    2    |
|  select  |  select_ln19_2_fu_741 |    0    |    0    |    4    |
|          |  select_ln19_3_fu_759 |    0    |    0    |    2    |
|          |  select_ln19_4_fu_767 |    0    |    0    |    4    |
|          |   select_ln22_fu_823  |    0    |    0    |    6    |
|          |  select_ln22_1_fu_835 |    0    |    0    |    2    |
|          |  select_ln22_2_fu_865 |    0    |    0    |    4    |
|          |  select_ln22_3_fu_894 |    0    |    0    |    2    |
|          | select_ln22_4_fu_1010 |    0    |    0    |    8    |
|          | select_ln39_6_fu_1055 |    0    |    0    |    32   |
|          | select_ln31_2_fu_1061 |    0    |    0    |    32   |
|          |  select_ln27_fu_1068  |    0    |    0    |    32   |
|          |  select_ln15_fu_1076  |    0    |    0    |    16   |
|          | select_ln19_5_fu_1087 |    0    |    0    |    9    |
|          |  select_ln12_fu_1093  |    0    |    0    |    19   |
|          |    w_sum_4_fu_1162    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_377    |    0    |    0    |    18   |
|          |    icmp_ln12_fu_389   |    0    |    0    |    18   |
|          |    icmp_ln33_fu_425   |    0    |    0    |    8    |
|          |   icmp_ln33_1_fu_445  |    0    |    0    |    8    |
|          |    icmp_ln25_fu_457   |    0    |    0    |    11   |
|          |    icmp_ln22_fu_469   |    0    |    0    |    11   |
|   icmp   |    icmp_ln19_fu_481   |    0    |    0    |    13   |
|          |    icmp_ln15_fu_493   |    0    |    0    |    13   |
|          |   icmp_ln33_3_fu_753  |    0    |    0    |    8    |
|          |   icmp_ln33_4_fu_888  |    0    |    0    |    8    |
|          |    icmp_ln27_fu_936   |    0    |    0    |    11   |
|          |   icmp_ln33_2_fu_986  |    0    |    0    |    11   |
|          |   icmp_ln38_fu_1138   |    0    |    0    |    11   |
|          |  icmp_ln38_1_fu_1144  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln39_fu_431    |    0    |    0    |    2    |
|          |   and_ln39_1_fu_451   |    0    |    0    |    2    |
|          |   and_ln39_2_fu_463   |    0    |    0    |    2    |
|          |   and_ln39_3_fu_475   |    0    |    0    |    2    |
|          |   and_ln39_4_fu_487   |    0    |    0    |    2    |
|          |   and_ln39_5_fu_499   |    0    |    0    |    2    |
|          |   and_ln39_6_fu_553   |    0    |    0    |    2    |
|          |   and_ln39_7_fu_567   |    0    |    0    |    2    |
|          |   and_ln39_8_fu_573   |    0    |    0    |    2    |
|    and   |   and_ln39_9_fu_579   |    0    |    0    |    2    |
|          |   and_ln39_10_fu_585  |    0    |    0    |    2    |
|          |    and_ln31_fu_643    |    0    |    0    |    2    |
|          |   and_ln31_1_fu_657   |    0    |    0    |    2    |
|          |   and_ln31_2_fu_663   |    0    |    0    |    2    |
|          |   and_ln31_3_fu_669   |    0    |    0    |    2    |
|          |    and_ln19_fu_787    |    0    |    0    |    2    |
|          |   and_ln19_1_fu_793   |    0    |    0    |    2    |
|          |    and_ln33_fu_992    |    0    |    0    |    2    |
|          |   and_ln33_1_fu_998   |    0    |    0    |    2    |
|          |    and_ln38_fu_1156   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln39_fu_511    |    0    |    0    |    2    |
|          |    or_ln39_1_fu_547   |    0    |    0    |    2    |
|          |     or_ln31_fu_597    |    0    |    0    |    2    |
|          |    or_ln31_1_fu_603   |    0    |    0    |    2    |
|          |     or_ln19_fu_681    |    0    |    0    |    2    |
|          |    or_ln19_1_fu_687   |    0    |    0    |    2    |
|    or    |    or_ln19_2_fu_781   |    0    |    0    |    2    |
|          |     or_ln22_fu_805    |    0    |    0    |    2    |
|          |    or_ln22_1_fu_811   |    0    |    0    |    2    |
|          |    or_ln22_2_fu_817   |    0    |    0    |    2    |
|          |     or_ln27_fu_906    |    0    |    0    |    2    |
|          |    or_ln27_2_fu_922   |    0    |    0    |    2    |
|          |    or_ln38_fu_1150    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln39_fu_419    |    0    |    0    |    2    |
|    xor   |   xor_ln39_1_fu_541   |    0    |    0    |    2    |
|          |    xor_ln31_fu_637    |    0    |    0    |    2    |
|          |    xor_ln19_fu_775    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln31_fu_729    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1171      |    1    |    0    |    0    |
|          |      grp_fu_1180      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln31_fu_352   |    0    |    0    |    0    |
|          |    zext_ln19_fu_357   |    0    |    0    |    0    |
|          |    zext_ln22_fu_367   |    0    |    0    |    0    |
|          |   zext_ln31_2_fu_625  |    0    |    0    |    0    |
|          |   zext_ln19_1_fu_701  |    0    |    0    |    0    |
|          |   zext_ln31_4_fu_713  |    0    |    0    |    0    |
|          |   zext_ln31_6_fu_725  |    0    |    0    |    0    |
|          |   zext_ln31_7_fu_749  |    0    |    0    |    0    |
|          |   zext_ln22_1_fu_831  |    0    |    0    |    0    |
|          |   zext_ln31_8_fu_843  |    0    |    0    |    0    |
|   zext   |   zext_ln22_2_fu_873  |    0    |    0    |    0    |
|          |    zext_ln33_fu_884   |    0    |    0    |    0    |
|          |   zext_ln31_5_fu_942  |    0    |    0    |    0    |
|          |   zext_ln31_9_fu_946  |    0    |    0    |    0    |
|          |  zext_ln31_10_fu_970  |    0    |    0    |    0    |
|          |  zext_ln31_11_fu_981  |    0    |    0    |    0    |
|          |   zext_ln39_fu_1042   |    0    |    0    |    0    |
|          |  zext_ln39_1_fu_1045  |    0    |    0    |    0    |
|          |  zext_ln31_1_fu_1048  |    0    |    0    |    0    |
|          |  zext_ln31_3_fu_1106  |    0    |    0    |    0    |
|          |  zext_ln39_2_fu_1115  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_717     |    0    |    0    |    0    |
|          |      tmp_2_fu_877     |    0    |    0    |    0    |
|bitconcatenate|    or_ln27_1_fu_928   |    0    |    0    |    0    |
|          |   tmp_13_cast_fu_956  |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_1099  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln31_fu_853    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln27_fu_902   |    0    |    0    |    0    |
|          |   trunc_ln38_fu_1134  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_3_fu_912     |    0    |    0    |    0    |
|          |     tmp_8_fu_1124     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    7    |   371   |   1770  |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|  conv_2_bias |    1   |    0   |    0   |
|conv_2_weights|   64   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   65   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln12_1_reg_1297    |   19   |
|     add_ln15_1_reg_1292    |   16   |
|     add_ln19_1_reg_1287    |    9   |
|      add_ln39_reg_1312     |    8   |
|      add_ln9_reg_1307      |   22   |
|     and_ln33_1_reg_1278    |    1   |
|    and_ln39_10_reg_1227    |    1   |
|         c_0_reg_237        |    4   |
|        ch_0_reg_314        |    6   |
|         ch_reg_1357        |    6   |
| conv_2_bias_addr_1_reg_1317|    6   |
|  conv_2_bias_addr_reg_1195 |    6   |
|  conv_2_bias_load_reg_1302 |   32   |
|conv_2_weights_addr_reg_1268|   15   |
|conv_2_weights_load_reg_1322|   32   |
|   conv_out_addr_reg_1372   |   13   |
|         f_0_reg_259        |    7   |
|         f_reg_1232         |    7   |
|     icmp_ln12_reg_1204     |    1   |
|     icmp_ln27_reg_1263     |    1   |
|      icmp_ln9_reg_1200     |    1   |
|  indvar_flatten126_reg_226 |   19   |
|  indvar_flatten195_reg_203 |   22   |
|  indvar_flatten23_reg_270  |    9   |
|  indvar_flatten68_reg_248  |   16   |
|   indvar_flatten_reg_292   |    8   |
|max_pool_1_out_addr_reg_1273|   13   |
|max_pool_1_out_load_reg_1327|   32   |
|     or_ln31_1_reg_1237     |    1   |
|      or_ln39_reg_1215      |    1   |
|         r_0_reg_215        |    4   |
|    select_ln12_reg_1367    |   19   |
|    select_ln15_reg_1347    |   16   |
|   select_ln19_1_reg_1248   |    2   |
|   select_ln19_5_reg_1362   |    9   |
|   select_ln22_1_reg_1258   |    2   |
|   select_ln22_4_reg_1282   |    8   |
|    select_ln22_reg_1253    |    6   |
|    select_ln27_reg_1337    |   32   |
|   select_ln31_1_reg_1242   |    7   |
|   select_ln31_2_reg_1332   |   32   |
|   select_ln39_1_reg_1209   |    4   |
|   select_ln39_5_reg_1221   |    4   |
|        tmp_reg_1342        |   32   |
|      w_sum_3_reg_1188      |   32   |
|       w_sum_reg_1352       |   32   |
|        wc_0_reg_303        |    2   |
|        wr_0_reg_281        |    2   |
+----------------------------+--------+
|            Total           |   579  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_151     |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_171     |  p0  |   2  |  15  |   30   ||    9    |
|     grp_access_fu_177     |  p0  |   2  |  13  |   26   ||    9    |
| indvar_flatten195_reg_203 |  p0  |   2  |  22  |   44   ||    9    |
|         grp_fu_325        |  p0  |   3  |  32  |   96   ||    15   |
|         grp_fu_325        |  p1  |   3  |  32  |   96   ||    15   |
|         grp_fu_329        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_329        |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   444  ||  14.335 ||    96   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   371  |  1770  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   96   |
|  Register |    -   |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    7   |   14   |   950  |  1866  |
+-----------+--------+--------+--------+--------+--------+
