Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/School/Lab 2/division/help_me_please_isim_beh.exe -prj E:/School/Lab 2/division/help_me_please_beh.prj work.help_me_please 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "E:/School/Lab 2/division/div_register.vhd" into library work
Parsing VHDL file "E:/School/Lab 2/division/divider_alu.vhd" into library work
Parsing VHDL file "E:/School/Lab 2/division/control.vhd" into library work
Parsing VHDL file "E:/School/Lab 2/division/divider.vhd" into library work
Parsing VHDL file "E:/School/Lab 2/division/help_me_please.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity divider_alu [divider_alu_default]
Compiling architecture behavioral of entity div_register [div_register_default]
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavior of entity help_me_please
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable E:/School/Lab 2/division/help_me_please_isim_beh.exe
Fuse Memory Usage: 50712 KB
Fuse CPU Usage: 609 ms
