
Struct-Abstraction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000158  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000300  08000308  00010308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000300  08000300  00010308  2**0
                  CONTENTS
  4 .ARM          00000000  08000300  08000300  00010308  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000300  08000308  00010308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000300  08000300  00010300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000304  08000304  00010304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000308  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000308  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010308  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000e12  00000000  00000000  00010332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001e4  00000000  00000000  00011144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00011328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000030  00000000  00000000  00011370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001cb8  00000000  00000000  000113a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000006a3  00000000  00000000  00013058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000080c4  00000000  00000000  000136fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0001b7bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000054  00000000  00000000  0001b814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080002e8 	.word	0x080002e8

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080002e8 	.word	0x080002e8

080001e8 <main>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void) {
 80001e8:	b430      	push	{r4, r5}
	// Enable GPIO clock(s).
	RCC_AHB1ENR_t volatile *const ptrClkCtrlReg = (RCC_AHB1ENR_t *) 0x40023830;
	ptrClkCtrlReg->GPIOD_EN = ON;
 80001ea:	4b13      	ldr	r3, [pc, #76]	; (8000238 <main+0x50>)
	ptrClkCtrlReg->GPIOA_EN = ON;

	// Set Pin PD12 - GPIO_D Mode register to general purpose output mode (01).
	GPIO_MODER_t volatile *const pPortD_ModeReg = (GPIO_MODER_t *) 0x40020C00;
	pPortD_ModeReg->pin_12 = ON;
 80001ec:	4d13      	ldr	r5, [pc, #76]	; (800023c <main+0x54>)
	ptrClkCtrlReg->GPIOD_EN = ON;
 80001ee:	6819      	ldr	r1, [r3, #0]

	// Set Pin PA0 - GPIO_A Mode register to input mode (00)
	GPIO_MODER_t volatile *const pPortA_ModeReg = (GPIO_MODER_t *) 0x40020000;
	pPortA_ModeReg->pin_0 = 0;
 80001f0:	4c13      	ldr	r4, [pc, #76]	; (8000240 <main+0x58>)
	// Pointer to Pin PA0 Input register
	GPIOx_IDR_t volatile *const pPortA_InReg = (GPIOx_IDR_t *) 0x40020010;

	/* Loop forever */
	while (1) {
		if (pPortA_InReg->pin_0) {
 80001f2:	4814      	ldr	r0, [pc, #80]	; (8000244 <main+0x5c>)
			pPortD_OutReg->pin_12 = ON;
		} else {
			pPortD_OutReg->pin_12 = OFF;
 80001f4:	4a14      	ldr	r2, [pc, #80]	; (8000248 <main+0x60>)
	ptrClkCtrlReg->GPIOD_EN = ON;
 80001f6:	f041 0108 	orr.w	r1, r1, #8
 80001fa:	6019      	str	r1, [r3, #0]
	ptrClkCtrlReg->GPIOA_EN = ON;
 80001fc:	6819      	ldr	r1, [r3, #0]
 80001fe:	f041 0101 	orr.w	r1, r1, #1
 8000202:	6019      	str	r1, [r3, #0]
	pPortD_ModeReg->pin_12 = ON;
 8000204:	682b      	ldr	r3, [r5, #0]
 8000206:	2101      	movs	r1, #1
 8000208:	f361 6319 	bfi	r3, r1, #24, #2
 800020c:	602b      	str	r3, [r5, #0]
	pPortA_ModeReg->pin_0 = 0;
 800020e:	6823      	ldr	r3, [r4, #0]
 8000210:	f36f 0301 	bfc	r3, #0, #2
 8000214:	6023      	str	r3, [r4, #0]
		if (pPortA_InReg->pin_0) {
 8000216:	6803      	ldr	r3, [r0, #0]
 8000218:	f013 0301 	ands.w	r3, r3, #1
 800021c:	d007      	beq.n	800022e <main+0x46>
			pPortD_OutReg->pin_12 = ON;
 800021e:	6813      	ldr	r3, [r2, #0]
 8000220:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000224:	6013      	str	r3, [r2, #0]
		if (pPortA_InReg->pin_0) {
 8000226:	6803      	ldr	r3, [r0, #0]
 8000228:	f013 0301 	ands.w	r3, r3, #1
 800022c:	d1f7      	bne.n	800021e <main+0x36>
			pPortD_OutReg->pin_12 = OFF;
 800022e:	6811      	ldr	r1, [r2, #0]
 8000230:	f363 310c 	bfi	r1, r3, #12, #1
 8000234:	6011      	str	r1, [r2, #0]
 8000236:	e7ee      	b.n	8000216 <main+0x2e>
 8000238:	40023830 	.word	0x40023830
 800023c:	40020c00 	.word	0x40020c00
 8000240:	40020000 	.word	0x40020000
 8000244:	40020010 	.word	0x40020010
 8000248:	40020c14 	.word	0x40020c14

0800024c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800024c:	480d      	ldr	r0, [pc, #52]	; (8000284 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800024e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000250:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000254:	480c      	ldr	r0, [pc, #48]	; (8000288 <LoopForever+0x6>)
  ldr r1, =_edata
 8000256:	490d      	ldr	r1, [pc, #52]	; (800028c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000258:	4a0d      	ldr	r2, [pc, #52]	; (8000290 <LoopForever+0xe>)
  movs r3, #0
 800025a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800025c:	e002      	b.n	8000264 <LoopCopyDataInit>

0800025e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800025e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000262:	3304      	adds	r3, #4

08000264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000268:	d3f9      	bcc.n	800025e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800026a:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <LoopForever+0x12>)
  ldr r4, =_ebss
 800026c:	4c0a      	ldr	r4, [pc, #40]	; (8000298 <LoopForever+0x16>)
  movs r3, #0
 800026e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000270:	e001      	b.n	8000276 <LoopFillZerobss>

08000272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000274:	3204      	adds	r2, #4

08000276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000278:	d3fb      	bcc.n	8000272 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800027a:	f000 f811 	bl	80002a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800027e:	f7ff ffb3 	bl	80001e8 <main>

08000282 <LoopForever>:

LoopForever:
    b LoopForever
 8000282:	e7fe      	b.n	8000282 <LoopForever>
  ldr   r0, =_estack
 8000284:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800028c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000290:	08000308 	.word	0x08000308
  ldr r2, =_sbss
 8000294:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000298:	2000001c 	.word	0x2000001c

0800029c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800029c:	e7fe      	b.n	800029c <ADC_IRQHandler>
	...

080002a0 <__libc_init_array>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	4d0d      	ldr	r5, [pc, #52]	; (80002d8 <__libc_init_array+0x38>)
 80002a4:	4c0d      	ldr	r4, [pc, #52]	; (80002dc <__libc_init_array+0x3c>)
 80002a6:	1b64      	subs	r4, r4, r5
 80002a8:	10a4      	asrs	r4, r4, #2
 80002aa:	2600      	movs	r6, #0
 80002ac:	42a6      	cmp	r6, r4
 80002ae:	d109      	bne.n	80002c4 <__libc_init_array+0x24>
 80002b0:	4d0b      	ldr	r5, [pc, #44]	; (80002e0 <__libc_init_array+0x40>)
 80002b2:	4c0c      	ldr	r4, [pc, #48]	; (80002e4 <__libc_init_array+0x44>)
 80002b4:	f000 f818 	bl	80002e8 <_init>
 80002b8:	1b64      	subs	r4, r4, r5
 80002ba:	10a4      	asrs	r4, r4, #2
 80002bc:	2600      	movs	r6, #0
 80002be:	42a6      	cmp	r6, r4
 80002c0:	d105      	bne.n	80002ce <__libc_init_array+0x2e>
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002c8:	4798      	blx	r3
 80002ca:	3601      	adds	r6, #1
 80002cc:	e7ee      	b.n	80002ac <__libc_init_array+0xc>
 80002ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80002d2:	4798      	blx	r3
 80002d4:	3601      	adds	r6, #1
 80002d6:	e7f2      	b.n	80002be <__libc_init_array+0x1e>
 80002d8:	08000300 	.word	0x08000300
 80002dc:	08000300 	.word	0x08000300
 80002e0:	08000300 	.word	0x08000300
 80002e4:	08000304 	.word	0x08000304

080002e8 <_init>:
 80002e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ea:	bf00      	nop
 80002ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ee:	bc08      	pop	{r3}
 80002f0:	469e      	mov	lr, r3
 80002f2:	4770      	bx	lr

080002f4 <_fini>:
 80002f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002f6:	bf00      	nop
 80002f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002fa:	bc08      	pop	{r3}
 80002fc:	469e      	mov	lr, r3
 80002fe:	4770      	bx	lr
