#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 23 12:09:27 2022
# Process ID: 14024
# Current directory: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4476 C:\Users\17072\Desktop\CSUSB\Fall 2022\CSE-4010\Labs\Lab_4\4010_lab_4\project_4.xpr
# Log file: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/vivado.log
# Journal file: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/riscvsingle_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/dmem.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/imem.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.301 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv} w ]
add_files {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv} w ]
add_files -fileset sim_1 {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv}}
update_compile_order -fileset sim_1
set_property top tb_pc_plus_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top pc_plus_4 [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv}}
update_compile_order -fileset sources_1
set_property top pc_plus_4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_pc_plus_4'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_plus_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_pc_plus_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc_plus_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'next' might have multiple concurrent drivers [C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.tb_pc_plus_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pc_plus_4_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/17072/Desktop/CSUSB/Fall -notrace
couldn't read file "C:/Users/17072/Desktop/CSUSB/Fall": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 23 12:29:32 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_plus_4_behav -key {Behavioral:sim_1:Functional:tb_pc_plus_4} -tclbatch {tb_pc_plus_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_pc_plus_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: next should be x0000000C
Time: 60 ns  Iteration: 0  Process: /tb_pc_plus_4/Initial24_0  Scope: tb_pc_plus_4  File: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv Line: 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_plus_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_pc_plus_4'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_plus_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_pc_plus_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc_plus_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.tb_pc_plus_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pc_plus_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_plus_4_behav -key {Behavioral:sim_1:Functional:tb_pc_plus_4} -tclbatch {tb_pc_plus_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_pc_plus_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_plus_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_pc_plus_4'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_plus_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_pc_plus_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc_plus_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_plus_4_behav xil_defaultlib.tb_pc_plus_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.tb_pc_plus_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pc_plus_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_plus_4_behav -key {Behavioral:sim_1:Functional:tb_pc_plus_4} -tclbatch {tb_pc_plus_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_pc_plus_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_plus_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 12:32:36 2022...
