{"vcs1":{"timestamp_begin":1685118665.175516672, "rt":0.74, "ut":0.10, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118664.715039118}
{"VCS_COMP_START_TIME": 1685118664.715039118}
{"VCS_COMP_END_TIME": 1685118667.139405258}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
