#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 10:16:23 2017
# Process ID: 32297
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5958.828 ; gain = 57.277 ; free physical = 65 ; free virtual = 10713
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bench_tst_cna' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav'
xvhdl -m64 --relax -prj bench_tst_cna_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_cna
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near any [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd:30]
INFO: [VRFC 10-307] analyzing entity bench_tst_cna
ERROR: [VRFC 10-1504] unit bench_tst_cna ignored due to previous errors [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd:34]
INFO: [VRFC 10-240] VHDL file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6033.328 ; gain = 0.000 ; free physical = 139 ; free virtual = 10660
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6033.328 ; gain = 0.000 ; free physical = 139 ; free virtual = 10660
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bench_tst_cna' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav'
xvhdl -m64 --relax -prj bench_tst_cna_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_cna
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bench_tst_cna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /softslin/vivado_17.1/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto c7f35dab79af4fbf94ffc538e99b6d15 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bench_tst_cna_behav xil_defaultlib.bench_tst_cna -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture a of entity xil_defaultlib.test_cna [test_cna_default]
Compiling architecture behavioral of entity xil_defaultlib.bench_tst_cna
Built simulation snapshot bench_tst_cna_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav/xsim.dir/bench_tst_cna_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav/xsim.dir/bench_tst_cna_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 14 10:28:27 2017. For additional details about this file, please refer to the WebTalk help file at /softslin/vivado_17.1/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 14 10:28:27 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 6042.332 ; gain = 0.000 ; free physical = 156 ; free virtual = 10707
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bench_tst_cna_behav -key {Behavioral:sim_1:Functional:bench_tst_cna} -tclbatch {bench_tst_cna.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source bench_tst_cna.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 6097.715 ; gain = 48.645 ; free physical = 69 ; free virtual = 10687
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bench_tst_cna_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 6097.715 ; gain = 55.383 ; free physical = 69 ; free virtual = 10687
launch_runs synth_1
[Thu Dec 14 10:32:32 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1/runme.log
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project part 'xc7vx485tffg1157-1' does not match with the 'EM.AVNET.COM:ZED:PART0:1.3' board part settings. The project part will be reset to 'EM.AVNET.COM:ZED:PART0:1.3' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg484-1)
reset_run synth_1
launch_runs synth_1
[Thu Dec 14 10:39:23 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 14 10:44:59 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/runme.log
