{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731393094729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731393094729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 11:31:34 2024 " "Processing started: Tue Nov 12 11:31:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731393094729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393094729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionDecode -c InstructionDecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionDecode -c InstructionDecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393094729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731393094865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731393094865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-bhv " "Found design unit 1: InstructionFetch-bhv" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionFetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100119 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionFetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "Mypackage.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/Mypackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100120 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100120 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/fetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-Behavioral " "Found design unit 1: InstructionDecode-Behavioral" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionDecode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100121 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydecode-bhv " "Found design unit 1: mydecode-bhv" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100122 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydecode " "Found entity 1: mydecode" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731393100122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mydecode " "Elaborating entity \"mydecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sevenSegementWire mydecode.vhd(19) " "VHDL Signal Declaration warning at mydecode.vhd(19): used implicit default value for signal \"sevenSegementWire\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsWire mydecode.vhd(19) " "Verilog HDL or VHDL warning at mydecode.vhd(19): object \"rsWire\" assigned a value but never read" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtWire mydecode.vhd(19) " "Verilog HDL or VHDL warning at mydecode.vhd(19): object \"rtWire\" assigned a value but never read" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdWire mydecode.vhd(19) " "Verilog HDL or VHDL warning at mydecode.vhd(19): object \"rdWire\" assigned a value but never read" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immediateWire mydecode.vhd(19) " "Verilog HDL or VHDL warning at mydecode.vhd(19): object \"immediateWire\" assigned a value but never read" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_addrWire mydecode.vhd(19) " "Verilog HDL or VHDL warning at mydecode.vhd(19): object \"jump_addrWire\" assigned a value but never read" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100135 "|mydecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:f1 " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:f1\"" {  } { { "mydecode.vhd" "f1" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731393100141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_pcout InstructionFetch.vhd(18) " "Verilog HDL or VHDL warning at InstructionFetch.vhd(18): object \"top_pcout\" assigned a value but never read" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionFetch.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731393100142 "|mydecode|InstructionFetch:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch InstructionFetch:f1\|fetch:f1 " "Elaborating entity \"fetch\" for hierarchy \"InstructionFetch:f1\|fetch:f1\"" {  } { { "InstructionFetch.vhd" "f1" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionFetch.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731393100145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:d1 " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:d1\"" {  } { { "mydecode.vhd" "d1" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731393100154 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "reg_File InstructionDecode.vhd(26) " "VHDL Variable Declaration warning at InstructionDecode.vhd(26): used initial value expression for variable \"reg_File\" because variable was never assigned a value" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionDecode.vhd" 26 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731393100155 "|mydecode|InstructionDecode:d1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset InstructionDecode.vhd(52) " "VHDL Process Statement warning at InstructionDecode.vhd(52): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/InstructionDecode.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731393100155 "|mydecode|InstructionDecode:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "mydecode.vhd" "u7" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731393100158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[0\] VCC " "Pin \"SevenSegement0\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[1\] VCC " "Pin \"SevenSegement0\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[2\] VCC " "Pin \"SevenSegement0\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[3\] VCC " "Pin \"SevenSegement0\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[4\] VCC " "Pin \"SevenSegement0\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[5\] VCC " "Pin \"SevenSegement0\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement0\[6\] VCC " "Pin \"SevenSegement0\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[0\] VCC " "Pin \"SevenSegement1\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[1\] VCC " "Pin \"SevenSegement1\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[2\] VCC " "Pin \"SevenSegement1\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[3\] VCC " "Pin \"SevenSegement1\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[4\] VCC " "Pin \"SevenSegement1\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[5\] VCC " "Pin \"SevenSegement1\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement1\[6\] VCC " "Pin \"SevenSegement1\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[0\] VCC " "Pin \"SevenSegement2\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[1\] VCC " "Pin \"SevenSegement2\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[2\] VCC " "Pin \"SevenSegement2\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[3\] VCC " "Pin \"SevenSegement2\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[4\] VCC " "Pin \"SevenSegement2\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[5\] VCC " "Pin \"SevenSegement2\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement2\[6\] VCC " "Pin \"SevenSegement2\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[0\] VCC " "Pin \"SevenSegement3\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[1\] VCC " "Pin \"SevenSegement3\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[2\] VCC " "Pin \"SevenSegement3\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[3\] VCC " "Pin \"SevenSegement3\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[4\] VCC " "Pin \"SevenSegement3\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[5\] VCC " "Pin \"SevenSegement3\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement3\[6\] VCC " "Pin \"SevenSegement3\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[0\] VCC " "Pin \"SevenSegement4\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[1\] VCC " "Pin \"SevenSegement4\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[2\] VCC " "Pin \"SevenSegement4\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[3\] VCC " "Pin \"SevenSegement4\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[4\] VCC " "Pin \"SevenSegement4\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[5\] VCC " "Pin \"SevenSegement4\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement4\[6\] VCC " "Pin \"SevenSegement4\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[0\] VCC " "Pin \"SevenSegement5\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[1\] VCC " "Pin \"SevenSegement5\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[2\] VCC " "Pin \"SevenSegement5\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[3\] VCC " "Pin \"SevenSegement5\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[4\] VCC " "Pin \"SevenSegement5\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[5\] VCC " "Pin \"SevenSegement5\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement5\[6\] VCC " "Pin \"SevenSegement5\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[0\] VCC " "Pin \"SevenSegement6\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[1\] VCC " "Pin \"SevenSegement6\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[2\] VCC " "Pin \"SevenSegement6\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[3\] VCC " "Pin \"SevenSegement6\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[4\] VCC " "Pin \"SevenSegement6\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[5\] VCC " "Pin \"SevenSegement6\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement6\[6\] VCC " "Pin \"SevenSegement6\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[0\] VCC " "Pin \"SevenSegement7\[0\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[1\] VCC " "Pin \"SevenSegement7\[1\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[2\] VCC " "Pin \"SevenSegement7\[2\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[3\] VCC " "Pin \"SevenSegement7\[3\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[4\] VCC " "Pin \"SevenSegement7\[4\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[5\] VCC " "Pin \"SevenSegement7\[5\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenSegement7\[6\] VCC " "Pin \"SevenSegement7\[6\]\" is stuck at VCC" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731393100576 "|mydecode|SevenSegement7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731393100576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731393100661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731393100661 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731393100685 "|mydecode|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731393100685 "|mydecode|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_decision " "No output dependent on input pin \"branch_decision\"" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731393100685 "|mydecode|branch_decision"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jump_decision " "No output dependent on input pin \"jump_decision\"" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB8/mydecode.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731393100685 "|mydecode|jump_decision"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731393100685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731393100685 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731393100685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731393100685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731393100710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 11:31:40 2024 " "Processing ended: Tue Nov 12 11:31:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731393100710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731393100710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731393100710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731393100710 ""}
