<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions,Library,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Project" />
 <window width="1557" height="800" x="315" y="108" />
 <generation path="C:/Users/team06/Desktop/FINAL_1209/SDRAM_test/src/verilog" />
</preferences>
