I 000051 55 1378          1715731884819 Arch_Adder
(_unit VHDL (adder 0 25 (arch_adder 0 36 ))
  (_version v33)
  (_time 1715731884818 2024.05.15 03:11:24)
  (_source (\./src/Adder.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884807)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{31~downto~0}~124 0 28 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Adder 1 -1
  )
)
I 000049 55 2727          1715731884961 Arch_ALU
(_unit VHDL (alu 0 28 (arch_alu 0 42 ))
  (_version v33)
  (_time 1715731884961 2024.05.15 03:11:24)
  (_source (\./src/ALU.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884916)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_One ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_Two ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALU_Output_SIGNAL ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_SIGNAL)))(_target(3))(_sensitivity(5)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ALU 3 -1
  )
)
V 000053 55 9526          1715731885077 BlockDiagram
(_unit VHDL (blockdiagram 0 25 (blockdiagram 0 32 ))
  (_version v33)
  (_time 1715731885076 2024.05.15 03:11:25)
  (_source (\./compile/BlockDiagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885062)
    (_use )
  )
  (_component
    (ControlUnit
      (_object
        (_port (_internal Funct ~std_logic_vector{5~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal OPCode ~std_logic_vector{5~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~13 0 40 (_entity (_out ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~138 0 61 (_entity (_in ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~1310 0 64 (_entity (_in ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~1312 0 67 (_entity (_in ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~1314 0 72 (_entity (_buffer ))))
        (_port (_internal PC ~std_logic_vector{31~downto~0}~1316 0 73 (_entity (_buffer ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1318 0 74 (_entity (_buffer ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 75 (_entity (_buffer ))))
      )
    )
    (InstructionMemory
      (_object
        (_port (_internal Address ~std_logic_vector{31~downto~0}~1320 0 80 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~1322 0 81 (_entity (_out ))))
      )
    )
    (DataMemory
      (_object
        (_port (_internal Address ~std_logic_vector{31~downto~0}~13 0 52 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~134 0 53 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~136 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 107 (_component ControlUnit )
    (_port
      ((Funct(5))(BUS3904(31)))
      ((Funct(4))(BUS3904(30)))
      ((Funct(3))(BUS3904(29)))
      ((Funct(2))(BUS3904(28)))
      ((Funct(1))(BUS3904(27)))
      ((Funct(0))(BUS3904(26)))
      ((OPCode(5))(BUS3904(31)))
      ((OPCode(4))(BUS3904(30)))
      ((OPCode(3))(BUS3904(29)))
      ((OPCode(2))(BUS3904(28)))
      ((OPCode(1))(BUS3904(27)))
      ((OPCode(0))(BUS3904(26)))
      ((ALUControl)(BUS166))
      ((ALUSource)(NET416))
      ((Branch)(NET276))
      ((BypassMemory)(NET412))
      ((Jump)(NET226))
      ((MemoryReadWriteEnable)(NET452))
      ((RegisteryDistination)(NET448))
      ((RegisteryWriteEnable)(NET1895))
    )
  )
  (_instantiation U2 0 131 (_component datapath )
    (_port
      ((ALUControl)(BUS166))
      ((ALUSource)(NET416))
      ((BypassMemory)(NET412))
      ((Instruction)(BUS3904))
      ((Jump)(NET226))
      ((PCSrouce)(NET272))
      ((ReadData)(BUS2106))
      ((RegisteryDistination)(NET448))
      ((RegisteryWriteEnable)(NET452))
      ((clk)(clk))
      ((reset)(reset))
      ((ALU_Output)(BUS1748))
      ((PC)(BUS1740))
      ((WriteData)(BUS1752))
      ((Zero_Flag)(NET230))
    )
  )
  (_instantiation U4 0 152 (_component InstructionMemory )
    (_port
      ((Address)(BUS1740))
      ((Instruction)(BUS3904))
    )
  )
  (_instantiation U5 0 158 (_component DataMemory )
    (_port
      ((Address)(BUS1748))
      ((WriteData)(BUS1752))
      ((WriteEnable)(NET1895))
      ((clk)(clk))
      ((ReadData)(BUS2106))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NET1895 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal NET226 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET230 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET272 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal NET276 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal NET412 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal NET416 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal NET448 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET452 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS166 ~std_logic_vector{3~downto~0}~1324 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS1740 ~std_logic_vector{31~downto~0}~1326 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS1748 ~std_logic_vector{31~downto~0}~1326 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS1752 ~std_logic_vector{31~downto~0}~1326 0 99 (_architecture (_uni ))))
    (_signal (_internal BUS2106 ~std_logic_vector{31~downto~0}~1326 0 100 (_architecture (_uni ))))
    (_signal (_internal BUS3904 ~std_logic_vector{31~downto~0}~1326 0 101 (_architecture (_uni ))))
    (_process
      (line__150(_architecture 0 0 150 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BlockDiagram 1 -1
  )
)
I 000057 55 4384          1715731885206 Arch_ControlUnit
(_unit VHDL (controlunit 0 22 (arch_controlunit 0 36 ))
  (_version v33)
  (_time 1715731885205 2024.05.15 03:11:25)
  (_source (\./src/ControlUnit.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885184)
    (_use )
  )
  (_object
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OPCode ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Funct ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal OutputControl ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(10))(_sensitivity(8))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((RegisteryWriteEnable)(OutputControl(10))))(_target(0))(_sensitivity(10(10))))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((RegisteryDistination)(OutputControl(9))))(_target(1))(_sensitivity(10(9))))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((ALUSource)(OutputControl(8))))(_target(2))(_sensitivity(10(8))))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((Branch)(OutputControl(7))))(_target(3))(_sensitivity(10(7))))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(OutputControl(6))))(_target(4))(_sensitivity(10(6))))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_alias((BypassMemory)(OutputControl(5))))(_target(5))(_sensitivity(10(5))))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_alias((Jump)(OutputControl(4))))(_target(6))(_sensitivity(10(4))))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_alias((ALUControl)(OutputControl(d_3_0))))(_target(7))(_sensitivity(10(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 3 3 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 3 2 3 2 )
    (3 2 2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 2 2 2 )
    (2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 )
    (3 2 3 2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . Arch_ControlUnit 9 -1
  )
)
I 000045 55 2270          1715731885337 arch
(_unit VHDL (datamemory 0 26 (arch 0 38 ))
  (_version v33)
  (_time 1715731885336 2024.05.15 03:11:25)
  (_source (\./src/DataMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885312)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 39 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 1023))))))
    (_signal (_internal Data memory 0 40 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2))(_read(5)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (5)
  )
  (_model . arch 1 -1
  )
)
I 000063 55 3707          1715731885576 Arch_InstructionMemory
(_unit VHDL (instructionmemory 0 25 (arch_instructionmemory 0 36 ))
  (_version v33)
  (_time 1715731885575 2024.05.15 03:11:25)
  (_source (\./src/InstructionMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885550)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 63))))))
    (_signal (_internal Instructions memory 0 38 (_architecture (_uni (_code 1)))))
    (_process
      (line__81(_architecture 0 0 81 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (2 2 2 3 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
  )
  (_model . Arch_InstructionMemory 2 -1
  )
)
I 000057 55 1685          1715731885817 Arch_Multiplexer
(_unit VHDL (multiplexer 0 27 (arch_multiplexer 0 40 ))
  (_version v33)
  (_time 1715731885816 2024.05.15 03:11:25)
  (_source (\./src/Multiplexer.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885788)
    (_use )
  )
  (_object
    (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 28 \32\ (_entity ((i 32)))))
    (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Multiplexer 3 -1
  )
)
V 000028 55 4954 0 packages
(_unit VHDL (packages 0 22 )
  (_version v33)
  (_time 1715731885895 2024.05.15 03:11:25)
  (_source (\./src/Packages.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1512 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1514 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1518 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1520 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1522 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1524 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1526 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1528 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~15 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1530 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~15 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1532 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1534 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1536 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1538 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1540 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1542 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1544 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1546 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1548 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1550 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1554 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1556 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1558 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1560 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1566 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1570 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1576 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000060 55 1619          1715731885964 Arch_ProgramCounter
(_unit VHDL (programcounter 0 23 (arch_programcounter 0 35 ))
  (_version v33)
  (_time 1715731885963 2024.05.15 03:11:25)
  (_source (\./src/ProgramCounter.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885937)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ProgramCounter 1 -1
  )
)
I 000059 55 3302          1715731886077 Arch_RegisterFiles
(_unit VHDL (registerfiles 0 21 (arch_registerfiles 0 38 ))
  (_version v33)
  (_time 1715731886076 2024.05.15 03:11:26)
  (_source (\./src/RegisterFiles.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886061)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterOne ~std_logic_vector{4~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterTwo ~std_logic_vector{4~downto~0}~122 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~124 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataOne ~std_logic_vector{31~downto~0}~126 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataTwo ~std_logic_vector{31~downto~0}~128 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterFileType 0 40 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registers RegisterFileType 0 42 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(2)(8)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(3)(8)))))
      (line__49(_architecture 2 0 49 (_process (_simple)(_target(8))(_sensitivity(0))(_read(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Arch_RegisterFiles 3 -1
  )
)
V 000050 55 282           1715731886206 Schematic
(_unit VHDL (schematic 0 25 (schematic 0 28 ))
  (_version v33)
  (_time 1715731886205 2024.05.15 03:11:26)
  (_source (\./compile/Schematic.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886187)
    (_use )
  )
)
I 000056 55 1366          1715731886267 Arch_ShiftLeft2
(_unit VHDL (shiftleft2 0 24 (arch_shiftleft2 0 35 ))
  (_version v33)
  (_time 1715731886266 2024.05.15 03:11:26)
  (_source (\./src/ShiftLeft2.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Arch_ShiftLeft2 1 -1
  )
)
I 000054 55 1360          1715731886397 Arch_Extender
(_unit VHDL (signextender 0 22 (arch_extender 0 33 ))
  (_version v33)
  (_time 1715731886396 2024.05.15 03:11:26)
  (_source (\./src/sign_extender.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886367)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~12 0 25 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Arch_Extender 1 -1
  )
)
I 000045 55 2842          1715731886534 test
(_unit VHDL (testbench 0 22 (test 0 26 ))
  (_version v33)
  (_time 1715731886533 2024.05.15 03:11:26)
  (_source (\./src/TestBench.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886506)
    (_use )
  )
  (_component
    (.packages.TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
  )
  (_instantiation TopLevel 0 32 (_component .packages.TopLevel )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((WriteData)(WriteData))
      ((ALU_Output)(DataAddress))
      ((PC)(PC))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal DataAddress ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
      (line__50(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 (. packages ~std_logic_vector{31~downto~0}~1576)))
  )
  (_model . test 2 -1
  )
)
I 000054 55 6391          1715731886671 Arch_TopLevel
(_unit VHDL (toplevel 0 21 (arch_toplevel 0 33 ))
  (_version v33)
  (_time 1715731886670 2024.05.15 03:11:26)
  (_source (\./src/TopLevel.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886647)
    (_use )
  )
  (_component
    (.packages.MIPS
      (_object
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 167 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
      )
    )
    (.packages.InstructionMemory
      (_object
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 0 80 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 0 81 (_entity (_out ))))
      )
    )
    (.packages.DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation Processor 0 38 (_component .packages.MIPS )
    (_port
      ((ALU_Output)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((PC)(PC_Signal))
      ((INstruction)(Instruction))
      ((ReadData)(ReadData))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal))
      ((clk)(clk))
      ((reset)(reset))
    )
  )
  (_instantiation InstructionMemory 0 49 (_component .packages.InstructionMemory )
    (_port
      ((Address)(PC_Signal))
      ((INstruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation DataMemory 0 54 (_component .packages.DataMemory )
    (_port
      ((clk)(clk))
      ((WriteEnable)(MemoryReadWriteEnable_Signal))
      ((Address)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal MemoryReadWriteEnable_Signal ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(4))(_sensitivity(6)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(3))(_sensitivity(8)))))
      (line__63(_architecture 2 0 63 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(2))(_sensitivity(9)))))
      (line__64(_architecture 3 0 64 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal)))(_target(5))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 (. packages ~std_logic_vector{31~downto~0}~1566)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 (. packages ~std_logic_vector{31~downto~0}~1570)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 (. packages ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 (. packages ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 (. packages ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 (. packages ~std_logic_vector{31~downto~0}~1520)))
  )
  (_model . Arch_TopLevel 4 -1
  )
)
I 000054 55 16168         1715731886887 Arch_DataPath
(_unit VHDL (datapath 0 23 (arch_datapath 0 46 ))
  (_version v33)
  (_time 1715731886886 2024.05.15 03:11:26)
  (_source (\./src/DataPath.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886857)
    (_use )
  )
  (_component
    (.packages.SignExtender
      (_object
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 0 37 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 0 38 (_entity (_out ))))
      )
    )
    (.packages.Adder
      (_object
        (_port (_internal IN0 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal IN1 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 0 60 (_entity (_out ))))
      )
    )
    (.packages.Multiplexer
      (_object
        (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 )))
        (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal output ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_entity (_out ))))
      )
    )
    (.packages.ProgramCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 0 120 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 0 121 (_entity (_out ))))
      )
    )
    (.packages.RegISterFiles
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal ReadRegISterOne ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 0 105 (_entity (_in ))))
        (_port (_internal ReadRegISterTwo ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 0 106 (_entity (_in ))))
        (_port (_internal WriteRegISter ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 0 107 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 0 108 (_entity (_in ))))
        (_port (_internal ReadDataOne ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 0 109 (_entity (_out ))))
        (_port (_internal ReadDataTwo ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 0 110 (_entity (_out ))))
      )
    )
    (.packages.ALU
      (_object
        (_port (_internal ALU_Input_One ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 0 90 (_entity (_in ))))
        (_port (_internal ALU_Input_Two ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 0 91 (_entity (_in ))))
        (_port (_internal ALU_Control ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 0 92 (_entity (_in ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 0 93 (_entity (_out ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation SignExtender 0 57 (_component .packages.SignExtender )
    (_port
      ((input)(Instruction(d_15_0)))
      ((output)(SignImme))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation pcplus1_Adder 0 62 (_component .packages.Adder )
    (_port
      ((IN0)(PC_Signal))
      ((IN1)(_string \X"00000001"\))
      ((output)(pcplus1))
    )
    (_use (_entity . adder)
      (_port
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcbranch_Adder 0 67 (_component .packages.Adder )
    (_port
      ((IN0)(pcplus1))
      ((IN1)(SignImme))
      ((output)(pcbranch))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation pcnextbr_MUX 0 72 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(PCSrouce))
      ((IN0)(pcplus1))
      ((IN1)(pcbranch))
      ((output)(pcnextbr))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcjump_MUX 0 78 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(Jump))
      ((IN0)(pcnextbr))
      ((IN1)(pcjump))
      ((output)(pcnext))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ProgramCounter 0 84 (_component .packages.ProgramCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((input)(pcnext))
      ((output)(PC_Signal))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation WriteRegister_MUX 0 92 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 5)))
    )
    (_port
      ((Selector)(RegisteryDistination))
      ((IN0)(Instruction(d_20_16)))
      ((IN1)(Instruction(d_15_11)))
      ((output)(WriteRegister))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 5)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation Result_MUX 0 98 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(BypassMemory))
      ((IN0)(ALU_Output_Signal))
      ((IN1)(ReadData))
      ((output)(result))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation RegisterFiles 0 104 (_component .packages.RegISterFiles )
    (_port
      ((clk)(clk))
      ((WriteEnable)(RegisteryWriteEnable))
      ((ReadRegISterOne)(Instruction(d_25_21)))
      ((ReadRegISterTwo)(Instruction(d_20_16)))
      ((WriteRegISter)(WriteRegister))
      ((WriteData)(result))
      ((ReadDataOne)(SrcA))
      ((ReadDataTwo)(WriteData_Signal))
    )
    (_use (_entity . registerfiles)
    )
  )
  (_instantiation SrcB_Mux 0 116 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(ALUSource))
      ((IN0)(WriteData_Signal))
      ((IN1)(SignImme))
      ((output)(Srcb))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ALU 0 122 (_component .packages.ALU )
    (_port
      ((ALU_Input_One)(SrcA))
      ((ALU_Input_Two)(Srcb))
      ((ALU_Control)(ALUControl))
      ((ALU_Output)(ALU_Output_Signal))
      ((Zero_Flag)(Zero_Flag))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal pcjump ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnext ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnextbr ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcplus1 ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcbranch ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SignImme ~std_logic_vector{31~downto~0}~13 0 51 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SrcA ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Srcb ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~139 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((pcjump)(pcplus1(d_31_26))(Instruction(d_25_0))))(_target(19))(_sensitivity(10(d_25_0))(22(d_31_26))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(13))(_sensitivity(16)))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(12))(_sensitivity(15)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(14))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 (. packages ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 (. packages ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 (. packages ~std_logic_vector{31~downto~0}~1512)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 (. packages ~std_logic_vector{31~downto~0}~1514)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 (. packages ~std_logic_vector{31~downto~0}~1542)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 (. packages ~std_logic_vector{31~downto~0}~1544)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 (. packages ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 (. packages ~std_logic_vector{4~downto~0}~1532)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 (. packages ~std_logic_vector{4~downto~0}~1534)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 (. packages ~std_logic_vector{31~downto~0}~1536)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 (. packages ~std_logic_vector{31~downto~0}~1538)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 (. packages ~std_logic_vector{31~downto~0}~1540)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 (. packages ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 (. packages ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 (. packages ~std_logic_vector{3~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 (. packages ~std_logic_vector{31~downto~0}~1530)))
  )
  (_model . Arch_DataPath 7 -1
  )
)
I 000050 55 8037          1715731887017 Arch_MIPS
(_unit VHDL (mips 0 20 (arch_mips 0 33 ))
  (_version v33)
  (_time 1715731887016 2024.05.15 03:11:27)
  (_source (\./src/MIPS.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886997)
    (_use )
  )
  (_component
    (.packages.ControlUnit
      (_object
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 0 133 (_entity (_out ))))
        (_port (_internal OPCode ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
        (_port (_internal Funct ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
      )
    )
    (.packages.DataPath
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 0 149 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 0 154 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 0 155 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 0 156 (_entity (_out ))))
      )
    )
  )
  (_instantiation Control 0 42 (_component .packages.ControlUnit )
    (_port
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((Branch)(Branch))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((ALUControl)(ALUControl))
      ((OPCode)(Instruction(d_31_26)))
      ((Funct)(Instruction(d_5_0)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation Data 0 55 (_component .packages.DataPath )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((PCSrouce)(PCSource))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((ALUControl)(ALUControl))
      ((ReadData)(ReadData))
      ((INstruction)(Instruction))
      ((Zero_Flag)(Zero_Flag))
      ((PC)(PC))
      ((ALU_Output)(ALU_Output))
      ((WriteData)(WriteData))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_signal (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Jump ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControl ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCSource ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(16))(_sensitivity(11)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 (. packages ~std_logic_vector{3~downto~0}~1546)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 (. packages ~std_logic_vector{5~downto~0}~1548)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 (. packages ~std_logic_vector{3~downto~0}~1550)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 (. packages ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 (. packages ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 (. packages ~std_logic_vector{31~downto~0}~1558)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 (. packages ~std_logic_vector{31~downto~0}~1560)))
  )
  (_model . Arch_MIPS 1 -1
  )
)
I 000045 55 2881          1715731887277 test
(_unit VHDL (testbench 0 22 (test 0 26 ))
  (_version v33)
  (_time 1715731887276 2024.05.15 03:11:27)
  (_source (\./src/TestBench.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886506)
    (_use )
  )
  (_component
    (.packages.TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
  )
  (_instantiation TopLevel 0 32 (_component .packages.TopLevel )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((WriteData)(WriteData))
      ((ALU_Output)(DataAddress))
      ((PC)(PC))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
    )
    (_use (_entity . toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal DataAddress ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
      (line__50(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 (. packages ~std_logic_vector{31~downto~0}~1576)))
  )
  (_model . test 2 -1
  )
)
I 000054 55 16168         1715731887617 Arch_DataPath
(_unit VHDL (datapath 0 23 (arch_datapath 0 46 ))
  (_version v33)
  (_time 1715731887616 2024.05.15 03:11:27)
  (_source (\./src/DataPath.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886857)
    (_use )
  )
  (_component
    (.packages.SignExtender
      (_object
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 0 37 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 0 38 (_entity (_out ))))
      )
    )
    (.packages.Adder
      (_object
        (_port (_internal IN0 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal IN1 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 0 60 (_entity (_out ))))
      )
    )
    (.packages.Multiplexer
      (_object
        (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 )))
        (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal output ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_entity (_out ))))
      )
    )
    (.packages.ProgramCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 0 120 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 0 121 (_entity (_out ))))
      )
    )
    (.packages.RegISterFiles
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal ReadRegISterOne ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 0 105 (_entity (_in ))))
        (_port (_internal ReadRegISterTwo ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 0 106 (_entity (_in ))))
        (_port (_internal WriteRegISter ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 0 107 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 0 108 (_entity (_in ))))
        (_port (_internal ReadDataOne ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 0 109 (_entity (_out ))))
        (_port (_internal ReadDataTwo ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 0 110 (_entity (_out ))))
      )
    )
    (.packages.ALU
      (_object
        (_port (_internal ALU_Input_One ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 0 90 (_entity (_in ))))
        (_port (_internal ALU_Input_Two ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 0 91 (_entity (_in ))))
        (_port (_internal ALU_Control ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 0 92 (_entity (_in ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 0 93 (_entity (_out ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation SignExtender 0 57 (_component .packages.SignExtender )
    (_port
      ((input)(Instruction(d_15_0)))
      ((output)(SignImme))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation pcplus1_Adder 0 62 (_component .packages.Adder )
    (_port
      ((IN0)(PC_Signal))
      ((IN1)(_string \X"00000001"\))
      ((output)(pcplus1))
    )
    (_use (_entity . adder)
      (_port
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcbranch_Adder 0 67 (_component .packages.Adder )
    (_port
      ((IN0)(pcplus1))
      ((IN1)(SignImme))
      ((output)(pcbranch))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation pcnextbr_MUX 0 72 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(PCSrouce))
      ((IN0)(pcplus1))
      ((IN1)(pcbranch))
      ((output)(pcnextbr))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcjump_MUX 0 78 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(Jump))
      ((IN0)(pcnextbr))
      ((IN1)(pcjump))
      ((output)(pcnext))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ProgramCounter 0 84 (_component .packages.ProgramCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((input)(pcnext))
      ((output)(PC_Signal))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation WriteRegister_MUX 0 92 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 5)))
    )
    (_port
      ((Selector)(RegisteryDistination))
      ((IN0)(Instruction(d_20_16)))
      ((IN1)(Instruction(d_15_11)))
      ((output)(WriteRegister))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 5)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation Result_MUX 0 98 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(BypassMemory))
      ((IN0)(ALU_Output_Signal))
      ((IN1)(ReadData))
      ((output)(result))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation RegisterFiles 0 104 (_component .packages.RegISterFiles )
    (_port
      ((clk)(clk))
      ((WriteEnable)(RegisteryWriteEnable))
      ((ReadRegISterOne)(Instruction(d_25_21)))
      ((ReadRegISterTwo)(Instruction(d_20_16)))
      ((WriteRegISter)(WriteRegister))
      ((WriteData)(result))
      ((ReadDataOne)(SrcA))
      ((ReadDataTwo)(WriteData_Signal))
    )
    (_use (_entity . registerfiles)
    )
  )
  (_instantiation SrcB_Mux 0 116 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(ALUSource))
      ((IN0)(WriteData_Signal))
      ((IN1)(SignImme))
      ((output)(Srcb))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ALU 0 122 (_component .packages.ALU )
    (_port
      ((ALU_Input_One)(SrcA))
      ((ALU_Input_Two)(Srcb))
      ((ALU_Control)(ALUControl))
      ((ALU_Output)(ALU_Output_Signal))
      ((Zero_Flag)(Zero_Flag))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal pcjump ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnext ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnextbr ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcplus1 ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcbranch ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SignImme ~std_logic_vector{31~downto~0}~13 0 51 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SrcA ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Srcb ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~139 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((pcjump)(pcplus1(d_31_26))(Instruction(d_25_0))))(_target(19))(_sensitivity(10(d_25_0))(22(d_31_26))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(13))(_sensitivity(16)))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(12))(_sensitivity(15)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(14))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 (. packages ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 (. packages ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 (. packages ~std_logic_vector{31~downto~0}~1512)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 (. packages ~std_logic_vector{31~downto~0}~1514)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 (. packages ~std_logic_vector{31~downto~0}~1542)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 (. packages ~std_logic_vector{31~downto~0}~1544)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 (. packages ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 (. packages ~std_logic_vector{4~downto~0}~1532)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 (. packages ~std_logic_vector{4~downto~0}~1534)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 (. packages ~std_logic_vector{31~downto~0}~1536)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 (. packages ~std_logic_vector{31~downto~0}~1538)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 (. packages ~std_logic_vector{31~downto~0}~1540)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 (. packages ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 (. packages ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 (. packages ~std_logic_vector{3~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 (. packages ~std_logic_vector{31~downto~0}~1530)))
  )
  (_model . Arch_DataPath 7 -1
  )
)
I 000050 55 8037          1715731887756 Arch_MIPS
(_unit VHDL (mips 0 20 (arch_mips 0 33 ))
  (_version v33)
  (_time 1715731887756 2024.05.15 03:11:27)
  (_source (\./src/MIPS.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886997)
    (_use )
  )
  (_component
    (.packages.ControlUnit
      (_object
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 0 133 (_entity (_out ))))
        (_port (_internal OPCode ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
        (_port (_internal Funct ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
      )
    )
    (.packages.DataPath
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 0 149 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 0 154 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 0 155 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 0 156 (_entity (_out ))))
      )
    )
  )
  (_instantiation Control 0 42 (_component .packages.ControlUnit )
    (_port
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((Branch)(Branch))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((ALUControl)(ALUControl))
      ((OPCode)(Instruction(d_31_26)))
      ((Funct)(Instruction(d_5_0)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation Data 0 55 (_component .packages.DataPath )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((PCSrouce)(PCSource))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((ALUControl)(ALUControl))
      ((ReadData)(ReadData))
      ((INstruction)(Instruction))
      ((Zero_Flag)(Zero_Flag))
      ((PC)(PC))
      ((ALU_Output)(ALU_Output))
      ((WriteData)(WriteData))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_signal (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Jump ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControl ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCSource ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(16))(_sensitivity(11)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 (. packages ~std_logic_vector{3~downto~0}~1546)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 (. packages ~std_logic_vector{5~downto~0}~1548)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 (. packages ~std_logic_vector{3~downto~0}~1550)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 (. packages ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 (. packages ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 (. packages ~std_logic_vector{31~downto~0}~1558)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 (. packages ~std_logic_vector{31~downto~0}~1560)))
  )
  (_model . Arch_MIPS 1 -1
  )
)
I 000045 55 2881          1715731887987 test
(_unit VHDL (testbench 0 22 (test 0 26 ))
  (_version v33)
  (_time 1715731887986 2024.05.15 03:11:27)
  (_source (\./src/TestBench.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886506)
    (_use )
  )
  (_component
    (.packages.TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
  )
  (_instantiation TopLevel 0 32 (_component .packages.TopLevel )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((WriteData)(WriteData))
      ((ALU_Output)(DataAddress))
      ((PC)(PC))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
    )
    (_use (_entity . toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal DataAddress ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
      (line__50(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 (. packages ~std_logic_vector{31~downto~0}~1576)))
  )
  (_model . test 2 -1
  )
)
I 000051 55 1378          1715732213377 Arch_Adder
(_unit VHDL (adder 0 25 (arch_adder 0 36 ))
  (_version v33)
  (_time 1715732213377 2024.05.15 03:16:53)
  (_source (\./src/Adder.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884807)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{31~downto~0}~124 0 28 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Adder 1 -1
  )
)
I 000049 55 2727          1715732213500 Arch_ALU
(_unit VHDL (alu 0 28 (arch_alu 0 42 ))
  (_version v33)
  (_time 1715732213499 2024.05.15 03:16:53)
  (_source (\./src/ALU.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884916)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_One ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_Two ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALU_Output_SIGNAL ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_SIGNAL)))(_target(3))(_sensitivity(5)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ALU 3 -1
  )
)
I 000057 55 4384          1715732213705 Arch_ControlUnit
(_unit VHDL (controlunit 0 22 (arch_controlunit 0 36 ))
  (_version v33)
  (_time 1715732213704 2024.05.15 03:16:53)
  (_source (\./src/ControlUnit.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885184)
    (_use )
  )
  (_object
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OPCode ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Funct ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal OutputControl ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(10))(_sensitivity(8))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((RegisteryWriteEnable)(OutputControl(10))))(_target(0))(_sensitivity(10(10))))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((RegisteryDistination)(OutputControl(9))))(_target(1))(_sensitivity(10(9))))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((ALUSource)(OutputControl(8))))(_target(2))(_sensitivity(10(8))))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((Branch)(OutputControl(7))))(_target(3))(_sensitivity(10(7))))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(OutputControl(6))))(_target(4))(_sensitivity(10(6))))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_alias((BypassMemory)(OutputControl(5))))(_target(5))(_sensitivity(10(5))))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_alias((Jump)(OutputControl(4))))(_target(6))(_sensitivity(10(4))))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_alias((ALUControl)(OutputControl(d_3_0))))(_target(7))(_sensitivity(10(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 3 3 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 3 2 3 2 )
    (3 2 2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 2 2 2 )
    (2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 )
    (3 2 3 2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . Arch_ControlUnit 9 -1
  )
)
I 000045 55 2270          1715732213848 arch
(_unit VHDL (datamemory 0 26 (arch 0 38 ))
  (_version v33)
  (_time 1715732213848 2024.05.15 03:16:53)
  (_source (\./src/DataMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885312)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 39 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 1023))))))
    (_signal (_internal Data memory 0 40 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2))(_read(1)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (5)
  )
  (_model . arch 1 -1
  )
)
I 000054 55 16168         1715732213994 Arch_DataPath
(_unit VHDL (datapath 0 23 (arch_datapath 0 46 ))
  (_version v33)
  (_time 1715732213994 2024.05.15 03:16:53)
  (_source (\./src/DataPath.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886857)
    (_use )
  )
  (_component
    (.packages.SignExtender
      (_object
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 0 37 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 0 38 (_entity (_out ))))
      )
    )
    (.packages.Adder
      (_object
        (_port (_internal IN0 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal IN1 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 0 60 (_entity (_out ))))
      )
    )
    (.packages.Multiplexer
      (_object
        (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 )))
        (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal output ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_entity (_out ))))
      )
    )
    (.packages.ProgramCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 0 120 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 0 121 (_entity (_out ))))
      )
    )
    (.packages.RegISterFiles
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal ReadRegISterOne ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 0 105 (_entity (_in ))))
        (_port (_internal ReadRegISterTwo ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 0 106 (_entity (_in ))))
        (_port (_internal WriteRegISter ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 0 107 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 0 108 (_entity (_in ))))
        (_port (_internal ReadDataOne ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 0 109 (_entity (_out ))))
        (_port (_internal ReadDataTwo ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 0 110 (_entity (_out ))))
      )
    )
    (.packages.ALU
      (_object
        (_port (_internal ALU_Input_One ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 0 90 (_entity (_in ))))
        (_port (_internal ALU_Input_Two ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 0 91 (_entity (_in ))))
        (_port (_internal ALU_Control ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 0 92 (_entity (_in ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 0 93 (_entity (_out ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation SignExtender 0 57 (_component .packages.SignExtender )
    (_port
      ((input)(Instruction(d_15_0)))
      ((output)(SignImme))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation pcplus1_Adder 0 62 (_component .packages.Adder )
    (_port
      ((IN0)(PC_Signal))
      ((IN1)(_string \X"00000001"\))
      ((output)(pcplus1))
    )
    (_use (_entity . adder)
      (_port
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcbranch_Adder 0 67 (_component .packages.Adder )
    (_port
      ((IN0)(pcplus1))
      ((IN1)(SignImme))
      ((output)(pcbranch))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation pcnextbr_MUX 0 72 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(PCSrouce))
      ((IN0)(pcplus1))
      ((IN1)(pcbranch))
      ((output)(pcnextbr))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcjump_MUX 0 78 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(Jump))
      ((IN0)(pcnextbr))
      ((IN1)(pcjump))
      ((output)(pcnext))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ProgramCounter 0 84 (_component .packages.ProgramCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((input)(pcnext))
      ((output)(PC_Signal))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation WriteRegister_MUX 0 92 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 5)))
    )
    (_port
      ((Selector)(RegisteryDistination))
      ((IN0)(Instruction(d_20_16)))
      ((IN1)(Instruction(d_15_11)))
      ((output)(WriteRegister))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 5)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation Result_MUX 0 98 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(BypassMemory))
      ((IN0)(ALU_Output_Signal))
      ((IN1)(ReadData))
      ((output)(result))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation RegisterFiles 0 104 (_component .packages.RegISterFiles )
    (_port
      ((clk)(clk))
      ((WriteEnable)(RegisteryWriteEnable))
      ((ReadRegISterOne)(Instruction(d_25_21)))
      ((ReadRegISterTwo)(Instruction(d_20_16)))
      ((WriteRegISter)(WriteRegister))
      ((WriteData)(result))
      ((ReadDataOne)(SrcA))
      ((ReadDataTwo)(WriteData_Signal))
    )
    (_use (_entity . registerfiles)
    )
  )
  (_instantiation SrcB_Mux 0 116 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(ALUSource))
      ((IN0)(WriteData_Signal))
      ((IN1)(SignImme))
      ((output)(Srcb))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ALU 0 122 (_component .packages.ALU )
    (_port
      ((ALU_Input_One)(SrcA))
      ((ALU_Input_Two)(Srcb))
      ((ALU_Control)(ALUControl))
      ((ALU_Output)(ALU_Output_Signal))
      ((Zero_Flag)(Zero_Flag))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal pcjump ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnext ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnextbr ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcplus1 ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcbranch ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SignImme ~std_logic_vector{31~downto~0}~13 0 51 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SrcA ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Srcb ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~139 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((pcjump)(pcplus1(d_31_26))(Instruction(d_25_0))))(_target(19))(_sensitivity(10(d_25_0))(22(d_31_26))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(13))(_sensitivity(16)))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(12))(_sensitivity(15)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(14))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 (. packages ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 (. packages ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 (. packages ~std_logic_vector{31~downto~0}~1512)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 (. packages ~std_logic_vector{31~downto~0}~1514)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 (. packages ~std_logic_vector{31~downto~0}~1542)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 (. packages ~std_logic_vector{31~downto~0}~1544)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 (. packages ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 (. packages ~std_logic_vector{4~downto~0}~1532)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 (. packages ~std_logic_vector{4~downto~0}~1534)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 (. packages ~std_logic_vector{31~downto~0}~1536)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 (. packages ~std_logic_vector{31~downto~0}~1538)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 (. packages ~std_logic_vector{31~downto~0}~1540)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 (. packages ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 (. packages ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 (. packages ~std_logic_vector{3~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 (. packages ~std_logic_vector{31~downto~0}~1530)))
  )
  (_model . Arch_DataPath 7 -1
  )
)
I 000063 55 3707          1715732214155 Arch_InstructionMemory
(_unit VHDL (instructionmemory 0 25 (arch_instructionmemory 0 36 ))
  (_version v33)
  (_time 1715732214155 2024.05.15 03:16:54)
  (_source (\./src/InstructionMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885550)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 63))))))
    (_signal (_internal Instructions memory 0 38 (_architecture (_uni (_code 1)))))
    (_process
      (line__81(_architecture 0 0 81 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (2 2 2 3 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
  )
  (_model . Arch_InstructionMemory 2 -1
  )
)
I 000050 55 8037          1715732214315 Arch_MIPS
(_unit VHDL (mips 0 20 (arch_mips 0 33 ))
  (_version v33)
  (_time 1715732214314 2024.05.15 03:16:54)
  (_source (\./src/MIPS.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886997)
    (_use )
  )
  (_component
    (.packages.ControlUnit
      (_object
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 0 133 (_entity (_out ))))
        (_port (_internal OPCode ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
        (_port (_internal Funct ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
      )
    )
    (.packages.DataPath
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 0 149 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 0 154 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 0 155 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 0 156 (_entity (_out ))))
      )
    )
  )
  (_instantiation Control 0 42 (_component .packages.ControlUnit )
    (_port
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((Branch)(Branch))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((ALUControl)(ALUControl))
      ((OPCode)(Instruction(d_31_26)))
      ((Funct)(Instruction(d_5_0)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation Data 0 55 (_component .packages.DataPath )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((PCSrouce)(PCSource))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((ALUControl)(ALUControl))
      ((ReadData)(ReadData))
      ((INstruction)(Instruction))
      ((Zero_Flag)(Zero_Flag))
      ((PC)(PC))
      ((ALU_Output)(ALU_Output))
      ((WriteData)(WriteData))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_signal (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Jump ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControl ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCSource ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(16))(_sensitivity(11)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 (. packages ~std_logic_vector{3~downto~0}~1546)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 (. packages ~std_logic_vector{5~downto~0}~1548)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 (. packages ~std_logic_vector{3~downto~0}~1550)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 (. packages ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 (. packages ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 (. packages ~std_logic_vector{31~downto~0}~1558)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 (. packages ~std_logic_vector{31~downto~0}~1560)))
  )
  (_model . Arch_MIPS 1 -1
  )
)
I 000057 55 1685          1715732214445 Arch_Multiplexer
(_unit VHDL (multiplexer 0 27 (arch_multiplexer 0 40 ))
  (_version v33)
  (_time 1715732214444 2024.05.15 03:16:54)
  (_source (\./src/Multiplexer.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885788)
    (_use )
  )
  (_object
    (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 28 \32\ (_entity ((i 32)))))
    (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Multiplexer 3 -1
  )
)
I 000060 55 1619          1715732214745 Arch_ProgramCounter
(_unit VHDL (programcounter 0 23 (arch_programcounter 0 35 ))
  (_version v33)
  (_time 1715732214744 2024.05.15 03:16:54)
  (_source (\./src/ProgramCounter.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885937)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ProgramCounter 1 -1
  )
)
I 000059 55 3302          1715732214875 Arch_RegisterFiles
(_unit VHDL (registerfiles 0 21 (arch_registerfiles 0 38 ))
  (_version v33)
  (_time 1715732214874 2024.05.15 03:16:54)
  (_source (\./src/RegisterFiles.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886061)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterOne ~std_logic_vector{4~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterTwo ~std_logic_vector{4~downto~0}~122 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~124 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataOne ~std_logic_vector{31~downto~0}~126 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataTwo ~std_logic_vector{31~downto~0}~128 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterFileType 0 40 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registers RegisterFileType 0 42 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(8)(2)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(8)(3)))))
      (line__49(_architecture 2 0 49 (_process (_simple)(_target(8))(_sensitivity(0))(_read(5)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Arch_RegisterFiles 3 -1
  )
)
V 000050 55 282           1715732215015 Schematic
(_unit VHDL (schematic 0 25 (schematic 0 28 ))
  (_version v33)
  (_time 1715732215014 2024.05.15 03:16:55)
  (_source (\./compile/Schematic.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886187)
    (_use )
  )
)
I 000056 55 1366          1715732215095 Arch_ShiftLeft2
(_unit VHDL (shiftleft2 0 24 (arch_shiftleft2 0 35 ))
  (_version v33)
  (_time 1715732215094 2024.05.15 03:16:55)
  (_source (\./src/ShiftLeft2.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Arch_ShiftLeft2 1 -1
  )
)
I 000054 55 1360          1715732215215 Arch_Extender
(_unit VHDL (signextender 0 22 (arch_extender 0 33 ))
  (_version v33)
  (_time 1715732215214 2024.05.15 03:16:55)
  (_source (\./src/sign_extender.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886367)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~12 0 25 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Arch_Extender 1 -1
  )
)
I 000045 55 2881          1715732215345 test
(_unit VHDL (testbench 0 22 (test 0 26 ))
  (_version v33)
  (_time 1715732215344 2024.05.15 03:16:55)
  (_source (\./src/TestBench.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886506)
    (_use )
  )
  (_component
    (.packages.TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
  )
  (_instantiation TopLevel 0 32 (_component .packages.TopLevel )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((WriteData)(WriteData))
      ((ALU_Output)(DataAddress))
      ((PC)(PC))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
    )
    (_use (_entity . toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal DataAddress ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
      (line__50(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 (. packages ~std_logic_vector{31~downto~0}~1576)))
  )
  (_model . test 2 -1
  )
)
I 000054 55 6426          1715732215459 Arch_TopLevel
(_unit VHDL (toplevel 0 21 (arch_toplevel 0 33 ))
  (_version v33)
  (_time 1715732215458 2024.05.15 03:16:55)
  (_source (\./src/TopLevel.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886647)
    (_use )
  )
  (_component
    (.packages.MIPS
      (_object
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 167 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
      )
    )
    (.packages.InstructionMemory
      (_object
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 0 80 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 0 81 (_entity (_out ))))
      )
    )
    (.packages.DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation Processor 0 38 (_component .packages.MIPS )
    (_port
      ((ALU_Output)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((PC)(PC_Signal))
      ((INstruction)(Instruction))
      ((ReadData)(ReadData))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal))
      ((clk)(clk))
      ((reset)(reset))
    )
    (_use (_entity . mips)
    )
  )
  (_instantiation InstructionMemory 0 49 (_component .packages.InstructionMemory )
    (_port
      ((Address)(PC_Signal))
      ((INstruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation DataMemory 0 54 (_component .packages.DataMemory )
    (_port
      ((clk)(clk))
      ((WriteEnable)(MemoryReadWriteEnable_Signal))
      ((Address)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal MemoryReadWriteEnable_Signal ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(4))(_sensitivity(6)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(3))(_sensitivity(8)))))
      (line__63(_architecture 2 0 63 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(2))(_sensitivity(9)))))
      (line__64(_architecture 3 0 64 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal)))(_target(5))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 (. packages ~std_logic_vector{31~downto~0}~1566)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 (. packages ~std_logic_vector{31~downto~0}~1570)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 (. packages ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 (. packages ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 (. packages ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 (. packages ~std_logic_vector{31~downto~0}~1520)))
  )
  (_model . Arch_TopLevel 4 -1
  )
)
V 000051 55 1378          1715732619811 Arch_Adder
(_unit VHDL (adder 0 25 (arch_adder 0 36 ))
  (_version v33)
  (_time 1715732619810 2024.05.15 03:23:39)
  (_source (\./src/Adder.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884807)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{31~downto~0}~124 0 28 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Adder 1 -1
  )
)
V 000049 55 2727          1715732619900 Arch_ALU
(_unit VHDL (alu 0 28 (arch_alu 0 42 ))
  (_version v33)
  (_time 1715732619899 2024.05.15 03:23:39)
  (_source (\./src/ALU.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731884916)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_One ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Input_Two ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALU_Output_SIGNAL ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_SIGNAL)))(_target(3))(_sensitivity(5)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ALU 3 -1
  )
)
V 000057 55 4384          1715732619985 Arch_ControlUnit
(_unit VHDL (controlunit 0 22 (arch_controlunit 0 36 ))
  (_version v33)
  (_time 1715732619984 2024.05.15 03:23:39)
  (_source (\./src/ControlUnit.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885184)
    (_use )
  )
  (_object
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OPCode ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Funct ~std_logic_vector{5~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal OutputControl ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(10))(_sensitivity(8))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((RegisteryWriteEnable)(OutputControl(10))))(_target(0))(_sensitivity(10(10))))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((RegisteryDistination)(OutputControl(9))))(_target(1))(_sensitivity(10(9))))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((ALUSource)(OutputControl(8))))(_target(2))(_sensitivity(10(8))))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((Branch)(OutputControl(7))))(_target(3))(_sensitivity(10(7))))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(OutputControl(6))))(_target(4))(_sensitivity(10(6))))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_alias((BypassMemory)(OutputControl(5))))(_target(5))(_sensitivity(10(5))))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_alias((Jump)(OutputControl(4))))(_target(6))(_sensitivity(10(4))))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_alias((ALUControl)(OutputControl(d_3_0))))(_target(7))(_sensitivity(10(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 3 3 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 3 2 3 2 )
    (3 2 2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 )
    (3 3 2 2 2 2 2 )
    (2 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 2 3 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 )
    (3 2 3 2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . Arch_ControlUnit 9 -1
  )
)
V 000045 55 2270          1715732620064 arch
(_unit VHDL (datamemory 0 26 (arch 0 38 ))
  (_version v33)
  (_time 1715732620064 2024.05.15 03:23:40)
  (_source (\./src/DataMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885312)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 39 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 1023))))))
    (_signal (_internal Data memory 0 40 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(2)(0))(_read(5)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (5)
  )
  (_model . arch 1 -1
  )
)
V 000054 55 16168         1715732620140 Arch_DataPath
(_unit VHDL (datapath 0 23 (arch_datapath 0 46 ))
  (_version v33)
  (_time 1715732620139 2024.05.15 03:23:40)
  (_source (\./src/DataPath.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886857)
    (_use )
  )
  (_component
    (.packages.SignExtender
      (_object
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 0 37 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 0 38 (_entity (_out ))))
      )
    )
    (.packages.Adder
      (_object
        (_port (_internal IN0 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal IN1 ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 0 59 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 0 60 (_entity (_out ))))
      )
    )
    (.packages.Multiplexer
      (_object
        (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 )))
        (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~156 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~156~__1 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal output ~std_logic_vector{{Bits-1}~downto~0}~158 0 50 (_entity (_out ))))
      )
    )
    (.packages.ProgramCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal input ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 0 120 (_entity (_in ))))
        (_port (_internal output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 0 121 (_entity (_out ))))
      )
    )
    (.packages.RegISterFiles
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal ReadRegISterOne ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 0 105 (_entity (_in ))))
        (_port (_internal ReadRegISterTwo ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 0 106 (_entity (_in ))))
        (_port (_internal WriteRegISter ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 0 107 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 0 108 (_entity (_in ))))
        (_port (_internal ReadDataOne ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 0 109 (_entity (_out ))))
        (_port (_internal ReadDataTwo ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 0 110 (_entity (_out ))))
      )
    )
    (.packages.ALU
      (_object
        (_port (_internal ALU_Input_One ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 0 90 (_entity (_in ))))
        (_port (_internal ALU_Input_Two ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 0 91 (_entity (_in ))))
        (_port (_internal ALU_Control ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 0 92 (_entity (_in ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 0 93 (_entity (_out ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation SignExtender 0 57 (_component .packages.SignExtender )
    (_port
      ((input)(Instruction(d_15_0)))
      ((output)(SignImme))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation pcplus1_Adder 0 62 (_component .packages.Adder )
    (_port
      ((IN0)(PC_Signal))
      ((IN1)(_string \X"00000001"\))
      ((output)(pcplus1))
    )
    (_use (_entity . adder)
      (_port
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcbranch_Adder 0 67 (_component .packages.Adder )
    (_port
      ((IN0)(pcplus1))
      ((IN1)(SignImme))
      ((output)(pcbranch))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation pcnextbr_MUX 0 72 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(PCSrouce))
      ((IN0)(pcplus1))
      ((IN1)(pcbranch))
      ((output)(pcnextbr))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation pcjump_MUX 0 78 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(Jump))
      ((IN0)(pcnextbr))
      ((IN1)(pcjump))
      ((output)(pcnext))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ProgramCounter 0 84 (_component .packages.ProgramCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((input)(pcnext))
      ((output)(PC_Signal))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation WriteRegister_MUX 0 92 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 5)))
    )
    (_port
      ((Selector)(RegisteryDistination))
      ((IN0)(Instruction(d_20_16)))
      ((IN1)(Instruction(d_15_11)))
      ((output)(WriteRegister))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 5)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation Result_MUX 0 98 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(BypassMemory))
      ((IN0)(ALU_Output_Signal))
      ((IN1)(ReadData))
      ((output)(result))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation RegisterFiles 0 104 (_component .packages.RegISterFiles )
    (_port
      ((clk)(clk))
      ((WriteEnable)(RegisteryWriteEnable))
      ((ReadRegISterOne)(Instruction(d_25_21)))
      ((ReadRegISterTwo)(Instruction(d_20_16)))
      ((WriteRegISter)(WriteRegister))
      ((WriteData)(result))
      ((ReadDataOne)(SrcA))
      ((ReadDataTwo)(WriteData_Signal))
    )
    (_use (_entity . registerfiles)
    )
  )
  (_instantiation SrcB_Mux 0 116 (_component .packages.Multiplexer )
    (_generic
      ((Bits)((i 32)))
    )
    (_port
      ((Selector)(ALUSource))
      ((IN0)(WriteData_Signal))
      ((IN1)(SignImme))
      ((output)(Srcb))
    )
    (_use (_entity . multiplexer)
      (_generic
        ((Bits)((i 32)))
      )
      (_port
        ((Selector)(Selector))
        ((IN0)(IN0))
        ((IN1)(IN1))
        ((OUTput)(output))
      )
    )
  )
  (_instantiation ALU 0 122 (_component .packages.ALU )
    (_port
      ((ALU_Input_One)(SrcA))
      ((ALU_Input_Two)(Srcb))
      ((ALU_Control)(ALUControl))
      ((ALU_Output)(ALU_Output_Signal))
      ((Zero_Flag)(Zero_Flag))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 48 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal pcjump ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnext ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcnextbr ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcplus1 ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal pcbranch ~std_logic_vector{31~downto~0}~13 0 50 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SignImme ~std_logic_vector{31~downto~0}~13 0 51 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal SrcA ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Srcb ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 52 (_architecture (_uni (_string \X"00000000"\)))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~139 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((pcjump)(pcplus1(d_31_26))(Instruction(d_25_0))))(_target(19))(_sensitivity(22(d_31_26))(10(d_25_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(13))(_sensitivity(16)))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(12))(_sensitivity(15)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(14))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{15~downto~0}~15 (. packages ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~154 (. packages ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1512 (. packages ~std_logic_vector{31~downto~0}~1512)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1514 (. packages ~std_logic_vector{31~downto~0}~1514)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1542 (. packages ~std_logic_vector{31~downto~0}~1542)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1544 (. packages ~std_logic_vector{31~downto~0}~1544)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~15 (. packages ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1532 (. packages ~std_logic_vector{4~downto~0}~1532)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{4~downto~0}~1534 (. packages ~std_logic_vector{4~downto~0}~1534)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1536 (. packages ~std_logic_vector{31~downto~0}~1536)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1538 (. packages ~std_logic_vector{31~downto~0}~1538)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1540 (. packages ~std_logic_vector{31~downto~0}~1540)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1526 (. packages ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1528 (. packages ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~15 (. packages ~std_logic_vector{3~downto~0}~15)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1530 (. packages ~std_logic_vector{31~downto~0}~1530)))
  )
  (_model . Arch_DataPath 7 -1
  )
)
V 000063 55 3707          1715732620207 Arch_InstructionMemory
(_unit VHDL (instructionmemory 0 25 (arch_instructionmemory 0 36 ))
  (_version v33)
  (_time 1715732620206 2024.05.15 03:23:40)
  (_source (\./src/InstructionMemory.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885550)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 63))))))
    (_signal (_internal Instructions memory 0 38 (_architecture (_uni (_code 1)))))
    (_process
      (line__81(_architecture 0 0 81 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (2 2 2 3 2 2 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
  )
  (_model . Arch_InstructionMemory 2 -1
  )
)
V 000050 55 8037          1715732620326 Arch_MIPS
(_unit VHDL (mips 0 20 (arch_mips 0 33 ))
  (_version v33)
  (_time 1715732620323 2024.05.15 03:23:40)
  (_source (\./src/MIPS.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886997)
    (_use )
  )
  (_component
    (.packages.ControlUnit
      (_object
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 0 133 (_entity (_out ))))
        (_port (_internal OPCode ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
        (_port (_internal Funct ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 0 134 (_entity (_in ))))
      )
    )
    (.packages.DataPath
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal PCSrouce ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 0 149 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 0 150 (_entity (_in ))))
        (_port (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 0 154 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 0 155 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 0 156 (_entity (_out ))))
      )
    )
  )
  (_instantiation Control 0 42 (_component .packages.ControlUnit )
    (_port
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((Branch)(Branch))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((ALUControl)(ALUControl))
      ((OPCode)(Instruction(d_31_26)))
      ((Funct)(Instruction(d_5_0)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation Data 0 55 (_component .packages.DataPath )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((PCSrouce)(PCSource))
      ((BypassMemory)(BypassMemory))
      ((Jump)(Jump))
      ((RegisteryWriteEnable)(RegisteryWriteEnable))
      ((RegisteryDistination)(RegisteryDistination))
      ((ALUSource)(ALUSource))
      ((ALUControl)(ALUControl))
      ((ReadData)(ReadData))
      ((INstruction)(Instruction))
      ((Zero_Flag)(Zero_Flag))
      ((PC)(PC))
      ((ALU_Output)(ALU_Output))
      ((WriteData)(WriteData))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~128 0 23 (_entity (_in ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_signal (_internal RegisteryWriteEnable ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal RegisteryDistination ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal ALUSource ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal BypassMemory ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal Jump ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControl ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal Zero_Flag ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCSource ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(16))(_sensitivity(11)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1546 (. packages ~std_logic_vector{3~downto~0}~1546)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{5~downto~0}~1548 (. packages ~std_logic_vector{5~downto~0}~1548)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{3~downto~0}~1550 (. packages ~std_logic_vector{3~downto~0}~1550)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1554 (. packages ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1556 (. packages ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1558 (. packages ~std_logic_vector{31~downto~0}~1558)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1560 (. packages ~std_logic_vector{31~downto~0}~1560)))
  )
  (_model . Arch_MIPS 1 -1
  )
)
V 000057 55 1685          1715732620430 Arch_Multiplexer
(_unit VHDL (multiplexer 0 27 (arch_multiplexer 0 40 ))
  (_version v33)
  (_time 1715732620429 2024.05.15 03:23:40)
  (_source (\./src/Multiplexer.vhdl\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885788)
    (_use )
  )
  (_object
    (_generic (_internal Bits ~extSTD.STANDARD.INTEGER 0 28 \32\ (_entity ((i 32)))))
    (_port (_internal Selector ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal IN0 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal IN1 ~std_logic_vector{{Bits-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTput ~std_logic_vector{{Bits-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Multiplexer 3 -1
  )
)
V 000060 55 1619          1715732620534 Arch_ProgramCounter
(_unit VHDL (programcounter 0 23 (arch_programcounter 0 35 ))
  (_version v33)
  (_time 1715732620533 2024.05.15 03:23:40)
  (_source (\./src/ProgramCounter.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731885937)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_ProgramCounter 1 -1
  )
)
V 000059 55 3302          1715732620636 Arch_RegisterFiles
(_unit VHDL (registerfiles 0 21 (arch_registerfiles 0 38 ))
  (_version v33)
  (_time 1715732620634 2024.05.15 03:23:40)
  (_source (\./src/RegisterFiles.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886061)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterOne ~std_logic_vector{4~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegisterTwo ~std_logic_vector{4~downto~0}~122 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~124 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataOne ~std_logic_vector{31~downto~0}~126 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadDataTwo ~std_logic_vector{31~downto~0}~128 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterFileType 0 40 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registers RegisterFileType 0 42 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(8)(2)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(8)(3)))))
      (line__49(_architecture 2 0 49 (_process (_simple)(_target(8))(_sensitivity(0))(_read(5)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Arch_RegisterFiles 3 -1
  )
)
V 000050 55 282           1715732620700 Schematic
(_unit VHDL (schematic 0 25 (schematic 0 28 ))
  (_version v33)
  (_time 1715732620697 2024.05.15 03:23:40)
  (_source (\./compile/Schematic.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886187)
    (_use )
  )
)
V 000056 55 1366          1715732620715 Arch_ShiftLeft2
(_unit VHDL (shiftleft2 0 24 (arch_shiftleft2 0 35 ))
  (_version v33)
  (_time 1715732620714 2024.05.15 03:23:40)
  (_source (\./src/ShiftLeft2.vhdl\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~122 0 27 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Arch_ShiftLeft2 1 -1
  )
)
V 000054 55 1360          1715732620765 Arch_Extender
(_unit VHDL (signextender 0 22 (arch_extender 0 33 ))
  (_version v33)
  (_time 1715732620764 2024.05.15 03:23:40)
  (_source (\./src/sign_extender.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886367)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~12 0 25 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Arch_Extender 1 -1
  )
)
V 000045 55 2881          1715732620850 test
(_unit VHDL (testbench 0 22 (test 0 26 ))
  (_version v33)
  (_time 1715732620849 2024.05.15 03:23:40)
  (_source (\./src/TestBench.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886506)
    (_use )
  )
  (_component
    (.packages.TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 0 178 (_entity (_out ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
  )
  (_instantiation TopLevel 0 32 (_component .packages.TopLevel )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((WriteData)(WriteData))
      ((ALU_Output)(DataAddress))
      ((PC)(PC))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable))
    )
    (_use (_entity . toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal DataAddress ~std_logic_vector{31~downto~0}~13 0 28 (_architecture (_uni (_string \X"00000000"\)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
      (line__50(_architecture 1 0 50 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1576 (. packages ~std_logic_vector{31~downto~0}~1576)))
  )
  (_model . test 2 -1
  )
)
V 000054 55 6426          1715732620921 Arch_TopLevel
(_unit VHDL (toplevel 0 21 (arch_toplevel 0 33 ))
  (_version v33)
  (_time 1715732620920 2024.05.15 03:23:40)
  (_source (\./src/TopLevel.vhdl\))
  (_use (std(standard))(.(packages))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715731886647)
    (_use )
  )
  (_component
    (.packages.MIPS
      (_object
        (_port (_internal ALU_Output ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal PC ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 0 165 (_entity (_out ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 0 166 (_entity (_in ))))
        (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 167 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
      )
    )
    (.packages.InstructionMemory
      (_object
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 0 80 (_entity (_in ))))
        (_port (_internal INstruction ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 0 81 (_entity (_out ))))
      )
    )
    (.packages.DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal WriteEnable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal Address ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal WriteData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 0 70 (_entity (_in ))))
        (_port (_internal ReadData ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation Processor 0 38 (_component .packages.MIPS )
    (_port
      ((ALU_Output)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((PC)(PC_Signal))
      ((INstruction)(Instruction))
      ((ReadData)(ReadData))
      ((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal))
      ((clk)(clk))
      ((reset)(reset))
    )
    (_use (_entity . mips)
    )
  )
  (_instantiation InstructionMemory 0 49 (_component .packages.InstructionMemory )
    (_port
      ((Address)(PC_Signal))
      ((INstruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation DataMemory 0 54 (_component .packages.DataMemory )
    (_port
      ((clk)(clk))
      ((WriteEnable)(MemoryReadWriteEnable_Signal))
      ((Address)(ALU_Output_Signal))
      ((WriteData)(WriteData_Signal))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal ALU_Output ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal PC ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal MemoryReadWriteEnable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ALU_Output_Signal ~std_logic_vector{31~downto~0}~13 0 34 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal WriteData_Signal ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni (_string \X"00000000"\)))))
    (_signal (_internal MemoryReadWriteEnable_Signal ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((PC)(PC_Signal)))(_target(4))(_sensitivity(6)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((ALU_Output)(ALU_Output_Signal)))(_target(3))(_sensitivity(8)))))
      (line__63(_architecture 2 0 63 (_assignment (_simple)(_alias((WriteData)(WriteData_Signal)))(_target(2))(_sensitivity(9)))))
      (line__64(_architecture 3 0 64 (_assignment (_simple)(_alias((MemoryReadWriteEnable)(MemoryReadWriteEnable_Signal)))(_target(5))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1566 (. packages ~std_logic_vector{31~downto~0}~1566)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1570 (. packages ~std_logic_vector{31~downto~0}~1570)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1522 (. packages ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1524 (. packages ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1518 (. packages ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign0.packages.~std_logic_vector{31~downto~0}~1520 (. packages ~std_logic_vector{31~downto~0}~1520)))
  )
  (_model . Arch_TopLevel 4 -1
  )
)
