<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Sridharan Panneer | Resume</title>
  <link rel="stylesheet" href="style.css">
  <script defer src="script.js"></script>
</head>
<body class="light-mode">
  <header>
    <h1>Sridharan Panneer</h1>
    <p class="title">Lead 5G CU Developer | Wireless Communications</p>
    <p class="summary">
      Seasoned 5G Central Unit (CU) Developer with over a decade of experience in wireless communications, focusing on 5G SA network architecture and 3GPP protocols such as RRC, NGAP, and XnAP. Demonstrated ability to deliver efficient and high-quality solutions aligned with 3GPP standards.
    </p>
    <button id="themeToggle">Toggle Dark/Light Mode</button>
  </header>

  <main>
    <section>
      <h2>Core Competencies</h2>
      <ul>
        <li><strong>Languages:</strong> C, C++, Python</li>
        <li><strong>Technologies:</strong> 5G SA, CU-CP, CU-UP, DU, gNB, eNB, LTE</li>
        <li><strong>Protocols:</strong> RRC, NGAP, XnAP, SCTP, GTP-U, NAS</li>
        <li><strong>Platforms:</strong> Linux (RHEL, Ubuntu), DPDK</li>
        <li><strong>Tools:</strong> Wireshark, GDB, Valgrind, Git, Jenkins, Source Insight</li>
        <li><strong>Standards:</strong> 3GPP Rel-15/16/17</li>
      </ul>
    </section>

    <section>
      <h2>Professional Experience</h2>

      <div class="job-card">
        <h3>Lead Engineer – Radisys(5G CU Development), Bangalore</h3>
        <p><em>Mar 2020 – Present</em></p>
        <ul>
          <li>Designed and validated cross procedure handling for PDU session resource setup and release flows.</li>
          <li>Integrated OSS ASN.1 encoder/decoder framework for modular RRC message handling.</li>
          <li>Refactored modules to reduce cyclomatic complexity and improve maintainability.</li>
          <li>Implemented preparation/execution timers to enhance XN/NG handover efficiency.</li>
          <li>Provided support for XNAP, NGAP and PM counter issues.</li>
          <li>Developed Multi UE downlink data validation in unit test setup.</li>
          <li>Supported IMACRO product bring-up and created test cases to improve code coverage.</li>
          <li>Enhanced 5G Core/RAN compatibility by debugging and fixing PASN encoder/decoder logic, specifically ensuring proper handling of Conditional and Optional IEs and correcting bit-level errors in the presence map for XnAP and NGAP messages.</li>
        </ul>
      </div>

      <div class="job-card">
        <h3>Senior Software Engineer – Samsung R&D (via Aricent Technologies), Bangalore</h3>
        <p><em>Oct 2018 – Mar 2020</em></p>
        <ul>
          <li>Refactored over 15,000 lines of LTE MAC code and validated the core timing framework, which improved Layer-2 execution accuracy by 35% and significantly boosted software maintainability.</li>
          <li>Collaborated on-site at Samsung HQ (South Korea) to debugged and resolved 77+ critical crash issues across S8600/S8400/S8200 eNB platforms, serving tier-1 carriers including Verizon, AT&T, Sprint, KDDI, and Jio.</li>
          <li>Spearheaded the design and development of the Model Layer Class Architecture within the S8600 Samsung eNodeB, successfully integrating a 4G/5G combined protocol stack onto the GCB 9167 hardware platform.</li>
          <li>Collaborated on research and analysis of software performance and quality, utilizing the SAM tool to benchmark metrics such as Cyclomatic Complexity and identify potential Global Variable Access Violations.</li>
        </ul>
      </div>

      <div class="job-card">
        <h3>Software Development Engineer – SAI Technology Pvt. Ltd., Chennai</h3>
        <p><em>May 2014 – Sep 2018</em></p>
        <ul>
          <li>Developed and implemented the complete Downlink and Uplink Physical Layer (PHY) baseband processing chains for a modern cellular system (LTE), including advanced MIMO techniques (Precoding, 256 QAM). Successfully ported and optimized the demanding Downlink processing onto a multi-core TI DSP (TMS320C6670) using the SYS/BIOS Real-Time Operating System.</li>
          <li>Debugged PDCP and MAC layers in linux environment.</li>
          <li>Created HLD/LLD documentation as per 3GPP specs.</li>
          <li>Supported integration testing and resolved defects.</li>
        </ul>
      </div>
    </section>

    <section>
      <h2>Education</h2>
      <ul>
        <li><strong>B.E. in Electronics & Communication</strong> – Pavendar Bharathidasan College of Engineering & Technology (Anna University), 2013 – 77%</li>
        <li><strong>12th Standard</strong> – Muvendar Matriculation Higher Secondary School, 2009 – 85%</li>
        <li><strong>10th Standard</strong> – Kalaimagal Matriculation School, 2007 – 73%</li>
      </ul>
    </section>

    <section>
      <h2>Certifications</h2>
      <ul>
        <li>Professional Diploma in Embedded Systems Training – Cranes Varsity (six months)</li>
      </ul>
    </section>

    <section>
      <h2>Contact</h2>
      <p><strong>Email:</strong> sridharan.pabcet@gmail.com</p>
      <p><strong>Location:</strong> Bangalore – 560087</p>
    </section>
  </main>

  <footer>
    <p>&copy; 2025 Sridharan Panneer. All rights reserved.</p>
  </footer>
</body>
</html>
