# Â© Copyright 2020-2021 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# Any Line starts with # will be commented out,,,,,,,,,,,,,,,,,,,,,,,
TG_NUM,cmd,txn_count,start_delay,inter_beat_delay,wdata_pattern,wdata_pat_value,data_integrity,dest_id,base_addr,high_addr,addr_incr_by,axi_addr_offset,axi_len,axi_size,axi_id,axi_burst,axi_lock,axi_cache,axi_prot,axi_qos,axi_region,axi_user,exp_resp
6,START_LOOP,INF,,,,,,,,,,,,,,,,,,,,,
6,READ,50000,7,,same_as_addr,0x0,disabled,0x0,0x0600_3000_0000,0x0600_3FFF_FFFF,0x0323_3344,random_aligned,0x1,0x6,auto_incr,INCR,NORMAL,0x0,0x0,0x0,0x0,0x1,0x0
#6,WRITE,50000,65535,,same_as_addr,0x0,disabled,0x0,0x0500_0000_0000,0x0500_3FFF_FFFF,0x0623_3344,random_aligned,0x1,0x6,auto_incr,INCR,NORMAL,0x0,0x0,0x0,0x0,0x1,0x0
6,END_LOOP,,,,,,,,,,,,,,,,,,,,,,
,PHASE_DONE,,,,,,,,,,,,,,,,,,,,,,
