Running: xsim.dir/mux4x1_verilogHDL_behav/xsimk.exe -simmode gui -wdb mux4x1_verilogHDL_behav.wdb -simrunnum 0 -socket 64252
Design successfully loaded
Design Loading Memory Usage: 8756 KB (Peak: 8756 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 9416 KB (Peak: 9416 KB)
Simulation CPU Usage: 15 ms
