Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 19 18:49:31 2019
| Host         : LAPTOP-1QU5OR1V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PCU_timing_summary_routed.rpt -rpx PCU_timing_summary_routed.rpx
| Design       : PCU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_1p_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.002        0.000                      0                   81        0.204        0.000                      0                   81        3.000        0.000                       0                 16455  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.002        0.000                      0                   81        0.204        0.000                      0                   81        8.750        0.000                       0                 16451  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.002ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.495ns (50.450%)  route 2.450ns (49.550%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.713    -0.827    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  cnt_reg[0]/Q
                         net (fo=34, routed)          1.651     1.243    cnt_reg_n_0_[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.998 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.998    cnt_reg[4]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[8]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.226    cnt_reg[12]_i_2_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.340    cnt_reg[16]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.454    cnt_reg[20]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.568    cnt_reg[24]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.682    cnt_reg[28]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.016 r  cnt_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.800     3.816    cnt_reg[31]_i_5_n_6
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.303     4.119 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     4.119    cnt[30]
    SLICE_X3Y69          FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.594    18.574    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.599    19.173    
                         clock uncertainty           -0.084    19.090    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.031    19.121    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 15.002    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.267ns (46.257%)  route 2.634ns (53.743%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 18.576 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.713    -0.827    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  cnt_reg[0]/Q
                         net (fo=34, routed)          1.651     1.243    cnt_reg_n_0_[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.998 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.998    cnt_reg[4]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[8]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.226    cnt_reg[12]_i_2_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.340    cnt_reg[16]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.454    cnt_reg[20]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.788 r  cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.983     3.771    cnt_reg[24]_i_2_n_6
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.303     4.074 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     4.074    cnt[22]
    SLICE_X4Y66          FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.596    18.576    clk_50m
    SLICE_X4Y66          FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.559    19.135    
                         clock uncertainty           -0.084    19.052    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)        0.029    19.081    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 dcu/vc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.952ns (19.525%)  route 3.924ns (80.475%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.647    -0.893    dcu/CLK
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  dcu/vc_reg[13]/Q
                         net (fo=2, routed)           0.950     0.513    dcu/vc_reg_n_0_[13]
    SLICE_X9Y99          LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  dcu/vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.849     1.485    dcu/vs_OBUF_inst_i_4_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.609 r  dcu/vs_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.642     2.252    dcu/vs_OBUF_inst_i_3_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124     2.376 r  dcu/vc[15]_i_6/O
                         net (fo=16, routed)          1.483     3.859    dcu/vc[15]_i_6_n_0
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.124     3.983 r  dcu/vc[15]_i_2/O
                         net (fo=1, routed)           0.000     3.983    dcu/vc[15]_i_2_n_0
    SLICE_X9Y99          FDCE                                         r  dcu/vc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.525    18.505    dcu/CLK
    SLICE_X9Y99          FDCE                                         r  dcu/vc_reg[15]/C
                         clock pessimism              0.559    19.064    
                         clock uncertainty           -0.084    18.981    
    SLICE_X9Y99          FDCE (Setup_fdce_C_D)        0.031    19.012    dcu/vc_reg[15]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.045ns  (required time - arrival time)
  Source:                 dcu/vc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.980ns (19.985%)  route 3.924ns (80.015%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.647    -0.893    dcu/CLK
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  dcu/vc_reg[13]/Q
                         net (fo=2, routed)           0.950     0.513    dcu/vc_reg_n_0_[13]
    SLICE_X9Y99          LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  dcu/vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.849     1.485    dcu/vs_OBUF_inst_i_4_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.609 r  dcu/vs_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.642     2.252    dcu/vs_OBUF_inst_i_3_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124     2.376 r  dcu/vc[15]_i_6/O
                         net (fo=16, routed)          1.483     3.859    dcu/vc[15]_i_6_n_0
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.152     4.011 r  dcu/vc[3]_i_1/O
                         net (fo=1, routed)           0.000     4.011    dcu/vc[3]_i_1_n_0
    SLICE_X9Y99          FDCE                                         r  dcu/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.525    18.505    dcu/CLK
    SLICE_X9Y99          FDCE                                         r  dcu/vc_reg[3]/C
                         clock pessimism              0.559    19.064    
                         clock uncertainty           -0.084    18.981    
    SLICE_X9Y99          FDCE (Setup_fdce_C_D)        0.075    19.056    dcu/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 15.045    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 dcu/vc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.952ns (20.691%)  route 3.649ns (79.309%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.646    -0.894    dcu/CLK
    SLICE_X9Y96          FDCE                                         r  dcu/vc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  dcu/vc_reg[12]/Q
                         net (fo=2, routed)           0.958     0.521    dcu/vc_reg_n_0_[12]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.124     0.645 f  dcu/vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.849     1.493    dcu/vs_OBUF_inst_i_4_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.617 f  dcu/vs_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.363     1.980    dcu/vs_OBUF_inst_i_3_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  dcu/vc[15]_i_3/O
                         net (fo=1, routed)           0.290     2.394    dcu/vc[15]_i_3_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  dcu/vc[15]_i_1/O
                         net (fo=16, routed)          1.189     3.707    dcu/vc[15]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.525    18.505    dcu/CLK
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[13]/C
                         clock pessimism              0.559    19.064    
                         clock uncertainty           -0.084    18.981    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    18.776    dcu/vc_reg[13]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 dcu/vc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.952ns (20.691%)  route 3.649ns (79.309%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.646    -0.894    dcu/CLK
    SLICE_X9Y96          FDCE                                         r  dcu/vc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  dcu/vc_reg[12]/Q
                         net (fo=2, routed)           0.958     0.521    dcu/vc_reg_n_0_[12]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.124     0.645 f  dcu/vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.849     1.493    dcu/vs_OBUF_inst_i_4_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.617 f  dcu/vs_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.363     1.980    dcu/vs_OBUF_inst_i_3_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  dcu/vc[15]_i_3/O
                         net (fo=1, routed)           0.290     2.394    dcu/vc[15]_i_3_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  dcu/vc[15]_i_1/O
                         net (fo=16, routed)          1.189     3.707    dcu/vc[15]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.525    18.505    dcu/CLK
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[4]/C
                         clock pessimism              0.559    19.064    
                         clock uncertainty           -0.084    18.981    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    18.776    dcu/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.176ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 2.363ns (49.936%)  route 2.369ns (50.064%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.713    -0.827    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  cnt_reg[0]/Q
                         net (fo=34, routed)          1.651     1.243    cnt_reg_n_0_[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.998 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.998    cnt_reg[4]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[8]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.226    cnt_reg[12]_i_2_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.340    cnt_reg[16]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.454    cnt_reg[20]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.568    cnt_reg[24]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.881 r  cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.719     3.599    cnt_reg[28]_i_2_n_4
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.306     3.905 r  cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.905    cnt[28]
    SLICE_X4Y67          FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.595    18.575    clk_50m
    SLICE_X4Y67          FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.084    19.051    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)        0.031    19.082    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 2.249ns (47.662%)  route 2.470ns (52.338%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 18.576 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.713    -0.827    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  cnt_reg[0]/Q
                         net (fo=34, routed)          1.651     1.243    cnt_reg_n_0_[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.998 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.998    cnt_reg[4]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[8]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.226    cnt_reg[12]_i_2_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.340    cnt_reg[16]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.454    cnt_reg[20]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.767 r  cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.819     3.586    cnt_reg[24]_i_2_n_4
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.306     3.892 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.892    cnt[24]
    SLICE_X4Y66          FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.596    18.576    clk_50m
    SLICE_X4Y66          FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.559    19.135    
                         clock uncertainty           -0.084    19.052    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)        0.031    19.083    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.265ns (48.015%)  route 2.452ns (51.985%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.713    -0.827    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  cnt_reg[0]/Q
                         net (fo=34, routed)          1.651     1.243    cnt_reg_n_0_[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.998 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.998    cnt_reg[4]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[8]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.226    cnt_reg[12]_i_2_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.340    cnt_reg[16]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.454    cnt_reg[20]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.568    cnt_reg[24]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.790 r  cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     3.592    cnt_reg[28]_i_2_n_7
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.299     3.891 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.891    cnt[25]
    SLICE_X1Y67          FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.597    18.577    clk_50m
    SLICE_X1Y67          FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.575    19.152    
                         clock uncertainty           -0.084    19.069    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.029    19.098    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.258ns  (required time - arrival time)
  Source:                 dcu/vc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.952ns (21.591%)  route 3.457ns (78.409%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.647    -0.893    dcu/CLK
    SLICE_X13Y99         FDCE                                         r  dcu/vc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  dcu/vc_reg[13]/Q
                         net (fo=2, routed)           0.950     0.513    dcu/vc_reg_n_0_[13]
    SLICE_X9Y99          LUT6 (Prop_lut6_I2_O)        0.124     0.637 f  dcu/vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.849     1.485    dcu/vs_OBUF_inst_i_4_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.609 f  dcu/vs_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.363     1.973    dcu/vs_OBUF_inst_i_3_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.097 r  dcu/vc[15]_i_3/O
                         net (fo=1, routed)           0.290     2.387    dcu/vc[15]_i_3_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.511 r  dcu/vc[15]_i_1/O
                         net (fo=16, routed)          1.006     3.517    dcu/vc[15]_i_1_n_0
    SLICE_X9Y96          FDCE                                         r  dcu/vc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       1.524    18.504    dcu/CLK
    SLICE_X9Y96          FDCE                                         r  dcu/vc_reg[10]/C
                         clock pessimism              0.559    19.063    
                         clock uncertainty           -0.084    18.980    
    SLICE_X9Y96          FDCE (Setup_fdce_C_CE)      -0.205    18.775    dcu/vc_reg[10]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                 15.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.069    -0.371    cnt_reg_n_0_[0]
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.099    -0.272 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    cnt[30]
    SLICE_X3Y69          FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.867    -0.806    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.092    -0.476    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dcu/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcu/vc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.604    -0.560    dcu/CLK
    SLICE_X5Y99          FDCE                                         r  dcu/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  dcu/vc_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.251    dcu/vc_reg_n_0_[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I1_O)        0.042    -0.209 r  dcu/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    dcu/vc[0]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  dcu/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.875    -0.798    dcu/CLK
    SLICE_X5Y99          FDCE                                         r  dcu/vc_reg[0]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.105    -0.455    dcu/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.461%)  route 0.155ns (40.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.155    -0.286    cnt_reg_n_0_[0]
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.099    -0.187 r  cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    cnt[31]
    SLICE_X4Y68          FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.865    -0.808    clk_50m
    SLICE_X4Y68          FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.092    -0.441    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.306%)  route 0.156ns (40.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.156    -0.285    cnt_reg_n_0_[0]
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.099    -0.186 r  cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    cnt[29]
    SLICE_X4Y68          FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.865    -0.808    clk_50m
    SLICE_X4Y68          FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.091    -0.442    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.227ns (50.032%)  route 0.227ns (49.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.227    -0.214    cnt_reg_n_0_[0]
    SLICE_X4Y67          LUT5 (Prop_lut5_I3_O)        0.099    -0.115 r  cnt[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    cnt[28]
    SLICE_X4Y67          FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.866    -0.807    clk_50m
    SLICE_X4Y67          FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.092    -0.440    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.227ns (49.922%)  route 0.228ns (50.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.228    -0.213    cnt_reg_n_0_[0]
    SLICE_X4Y67          LUT5 (Prop_lut5_I3_O)        0.099    -0.114 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    cnt[27]
    SLICE_X4Y67          FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.866    -0.807    clk_50m
    SLICE_X4Y67          FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.091    -0.441    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 clk_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X3Y69          FDCE                                         r  clk_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  clk_1p_reg/Q
                         net (fo=24, routed)          0.290    -0.138    clk__0
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.045    -0.093 r  clk_1p_i_1/O
                         net (fo=1, routed)           0.000    -0.093    clk_1p_i_1_n_0
    SLICE_X3Y69          FDCE                                         r  clk_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.867    -0.806    clk_50m
    SLICE_X3Y69          FDCE                                         r  clk_1p_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.091    -0.477    clk_1p_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.851%)  route 0.284ns (55.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.596    -0.568    clk_50m
    SLICE_X4Y68          FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.126    -0.301    cnt_reg_n_0_[31]
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  cnt[31]_i_2/O
                         net (fo=33, routed)          0.158    -0.098    cnt[31]_i_2_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I0_O)        0.045    -0.053 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    cnt[25]
    SLICE_X1Y67          FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.869    -0.804    clk_50m
    SLICE_X1Y67          FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.091    -0.438    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.531%)  route 0.288ns (55.469%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.600    -0.564    clk_50m
    SLICE_X4Y62          FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.292    cnt_reg_n_0_[5]
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  cnt[31]_i_3/O
                         net (fo=33, routed)          0.156    -0.091    cnt[31]_i_3_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.045    -0.046 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    cnt[3]
    SLICE_X4Y61          FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.872    -0.801    clk_50m
    SLICE_X4Y61          FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y61          FDCE (Hold_fdce_C_D)         0.092    -0.455    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.215%)  route 0.329ns (58.785%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.600    -0.564    clk_50m
    SLICE_X1Y64          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  cnt_reg[13]/Q
                         net (fo=2, routed)           0.148    -0.275    cnt_reg_n_0_[13]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  cnt[31]_i_4/O
                         net (fo=33, routed)          0.181    -0.049    cnt[31]_i_4_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I2_O)        0.045    -0.004 r  cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    cnt[13]
    SLICE_X1Y64          FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16449, routed)       0.872    -0.801    clk_50m
    SLICE_X1Y64          FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.091    -0.473    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y69      clk_1p_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y69      cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y63      cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y63      cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y63      cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y64      cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y64      cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y64      cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y57     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_30016_30079_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y57     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_30016_30079_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y57     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_30016_30079_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y159    dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33920_33983_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y89     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10176_10239_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y89     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10176_10239_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y89     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10176_10239_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y47     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10303_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y47     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10303_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y47     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10303_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y47     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10303_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y90     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1471_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y90     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1471_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1471_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



