datapath__11: 
datapath__15: 
datapath__9: 
logic__10: 
datapath__4: 
case__2: 
datapath__3: 
muxpart__1: 
datapath__6: 
top_basys3: 
logic__14: 
logic: 
logic__5: 
datapath__8: 
case__8: 
case__3: 
case: 
clock_divider__parameterized1: 
muxpart__4: 
sevenseg_decoder: 
reg__2: 
datapath__5: 
logic__6: 
datapath__10: 
muxpart: 
muxpart__3: 
reg__4: 
datapath__2: 
case__5: 
reg: 
logic__11: 
case__7: 
datapath__1: 
case__6: 
clock_divider: 
case__1: 
reg__1: 
reg__3: 
datapath__7: 
case__10: 
TDM4: 
reg__5: 
muxpart__2: 
case__9: 
datapath__14: 
logic__7: 
case__11: 
logic__12: 
logic__4: 
case__4: 
twos_comp: 
logic__13: 
muxpart__5: 
datapath__16: 
datapath__13: 
datapath__12: 
ALU: 
case__12: 
muxpart__7: 
datapath: 
muxpart__6: 
