<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|14568|1038|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944028988|END|synth_design|",
      "[OPTRACE]|14568|1039|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944028989|START|Write IP Cache|",
      "[OPTRACE]|14568|1046|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944030522|END|Write IP Cache|",
      "[OPTRACE]|14568|1047|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944030526|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14568|1051|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944031179|END|write_checkpoint|",
      "[OPTRACE]|14568|1052|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944031179|START|synth reports|REPORT",
      "[OPTRACE]|14568|1056|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944031615|END|synth reports|",
      "[OPTRACE]|14568|1060|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633944032706|END|pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|14568|567|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943931690|START|pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14568|568|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943931698|START|Creating in-memory project|",
      "[OPTRACE]|14568|598|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938055|END|Creating in-memory project|",
      "[OPTRACE]|14568|599|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938055|START|Adding files|",
      "[OPTRACE]|14568|600|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938394|END|Adding files|",
      "[OPTRACE]|14568|601|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938395|START|Configure IP Cache|",
      "[OPTRACE]|14568|602|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938400|END|Configure IP Cache|",
      "[OPTRACE]|14568|603|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1633943938400|START|synth_design|",
      "[OPTRACE]|15026|1048|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944031058|END|synth_design|",
      "[OPTRACE]|15026|1049|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944031058|START|Write IP Cache|",
      "[OPTRACE]|15026|1058|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944032506|END|Write IP Cache|",
      "[OPTRACE]|15026|1059|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944032507|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15026|1064|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944032968|END|write_checkpoint|",
      "[OPTRACE]|15026|1065|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944032968|START|synth reports|REPORT",
      "[OPTRACE]|15026|1066|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944033444|END|synth reports|",
      "[OPTRACE]|15026|1069|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633944034256|END|pfm_dynamic_axi_gpio_null_slr0_0_synth_1|",
      "[OPTRACE]|15026|596|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943936157|START|pfm_dynamic_axi_gpio_null_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15026|597|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943936162|START|Creating in-memory project|",
      "[OPTRACE]|15026|620|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943943767|END|Creating in-memory project|",
      "[OPTRACE]|15026|621|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943943767|START|Adding files|",
      "[OPTRACE]|15026|624|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943944071|END|Adding files|",
      "[OPTRACE]|15026|625|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943944072|START|Configure IP Cache|",
      "[OPTRACE]|15026|626|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943944078|END|Configure IP Cache|",
      "[OPTRACE]|15026|627|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1633943944078|START|synth_design|",
      "[OPTRACE]|15250|1023|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944025899|END|synth_design|",
      "[OPTRACE]|15250|1024|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944025899|START|Write IP Cache|",
      "[OPTRACE]|15250|1027|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944026991|END|Write IP Cache|",
      "[OPTRACE]|15250|1028|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944026992|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15250|1029|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944027262|END|write_checkpoint|",
      "[OPTRACE]|15250|1030|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944027263|START|synth reports|REPORT",
      "[OPTRACE]|15250|1033|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944027733|END|synth reports|",
      "[OPTRACE]|15250|1035|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633944028449|END|pfm_dynamic_logic_reset_op_0_synth_1|",
      "[OPTRACE]|15250|606|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943939636|START|pfm_dynamic_logic_reset_op_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15250|607|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943939640|START|Creating in-memory project|",
      "[OPTRACE]|15250|649|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947269|END|Creating in-memory project|",
      "[OPTRACE]|15250|650|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947269|START|Adding files|",
      "[OPTRACE]|15250|653|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947459|END|Adding files|",
      "[OPTRACE]|15250|654|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947460|START|Configure IP Cache|",
      "[OPTRACE]|15250|655|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947462|END|Configure IP Cache|",
      "[OPTRACE]|15250|656|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1633943947462|START|synth_design|",
      "[OPTRACE]|15449|1017|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944024376|END|synth_design|",
      "[OPTRACE]|15449|1018|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944024376|START|Write IP Cache|",
      "[OPTRACE]|15449|1019|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944025331|END|Write IP Cache|",
      "[OPTRACE]|15449|1020|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944025332|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15449|1021|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944025541|END|write_checkpoint|",
      "[OPTRACE]|15449|1022|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944025541|START|synth reports|REPORT",
      "[OPTRACE]|15449|1025|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944025912|END|synth reports|",
      "[OPTRACE]|15449|1026|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633944026555|END|pfm_dynamic_psreset_gate_pr_control_0_synth_1|",
      "[OPTRACE]|15449|615|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943940861|START|pfm_dynamic_psreset_gate_pr_control_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15449|616|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943940865|START|Creating in-memory project|",
      "[OPTRACE]|15449|669|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948314|END|Creating in-memory project|",
      "[OPTRACE]|15449|670|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948314|START|Adding files|",
      "[OPTRACE]|15449|673|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948514|END|Adding files|",
      "[OPTRACE]|15449|674|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948515|START|Configure IP Cache|",
      "[OPTRACE]|15449|675|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948518|END|Configure IP Cache|",
      "[OPTRACE]|15449|676|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1633943948519|START|synth_design|",
      "[OPTRACE]|15455|612|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943940594|START|bd_5dca_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15455|613|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943940601|START|Creating in-memory project|",
      "[OPTRACE]|15455|659|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947719|END|Creating in-memory project|",
      "[OPTRACE]|15455|660|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947720|START|Adding files|",
      "[OPTRACE]|15455|665|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947904|END|Adding files|",
      "[OPTRACE]|15455|666|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947905|START|Configure IP Cache|",
      "[OPTRACE]|15455|667|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947912|END|Configure IP Cache|",
      "[OPTRACE]|15455|668|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1633943947913|END|bd_5dca_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|15661|644|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943946588|START|bd_d216_calib_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15661|645|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943946592|START|Creating in-memory project|",
      "[OPTRACE]|15661|706|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953199|END|Creating in-memory project|",
      "[OPTRACE]|15661|707|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953200|START|Adding files|",
      "[OPTRACE]|15661|713|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953390|END|Adding files|",
      "[OPTRACE]|15661|714|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953392|START|Configure IP Cache|",
      "[OPTRACE]|15661|715|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953399|END|Configure IP Cache|",
      "[OPTRACE]|15661|716|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1633943953400|END|bd_d216_calib_reduce_0_synth_1|",
      "[OPTRACE]|15912|1067|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944033664|END|synth_design|",
      "[OPTRACE]|15912|1068|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944033664|START|Write IP Cache|",
      "[OPTRACE]|15912|1074|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944034551|END|Write IP Cache|",
      "[OPTRACE]|15912|1075|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944034552|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15912|1078|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944034863|END|write_checkpoint|",
      "[OPTRACE]|15912|1079|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944034863|START|synth reports|REPORT",
      "[OPTRACE]|15912|1083|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944035367|END|synth reports|",
      "[OPTRACE]|15912|1089|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633944036072|END|pfm_dynamic_psreset_gate_pr_data_0_synth_1|",
      "[OPTRACE]|15912|671|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943948504|START|pfm_dynamic_psreset_gate_pr_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15912|672|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943948508|START|Creating in-memory project|",
      "[OPTRACE]|15912|734|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954643|END|Creating in-memory project|",
      "[OPTRACE]|15912|735|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954643|START|Adding files|",
      "[OPTRACE]|15912|736|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954915|END|Adding files|",
      "[OPTRACE]|15912|738|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954916|START|Configure IP Cache|",
      "[OPTRACE]|15912|740|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954920|END|Configure IP Cache|",
      "[OPTRACE]|15912|741|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1633943954920|START|synth_design|",
      "[OPTRACE]|15913|1031|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944027609|END|synth_design|",
      "[OPTRACE]|15913|1032|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944027609|START|Write IP Cache|",
      "[OPTRACE]|15913|1036|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944028782|END|Write IP Cache|",
      "[OPTRACE]|15913|1037|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944028783|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15913|1040|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944029074|END|write_checkpoint|",
      "[OPTRACE]|15913|1041|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944029074|START|synth reports|REPORT",
      "[OPTRACE]|15913|1042|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944029548|END|synth reports|",
      "[OPTRACE]|15913|1045|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633944030519|END|pfm_dynamic_psreset_gate_pr_kernel_0_synth_1|",
      "[OPTRACE]|15913|642|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943946511|START|pfm_dynamic_psreset_gate_pr_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15913|643|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943946516|START|Creating in-memory project|",
      "[OPTRACE]|15913|717|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953584|END|Creating in-memory project|",
      "[OPTRACE]|15913|718|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953584|START|Adding files|",
      "[OPTRACE]|15913|721|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953877|END|Adding files|",
      "[OPTRACE]|15913|722|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953878|START|Configure IP Cache|",
      "[OPTRACE]|15913|723|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953882|END|Configure IP Cache|",
      "[OPTRACE]|15913|724|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1633943953882|START|synth_design|",
      "[OPTRACE]|15914|1043|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944029997|END|synth_design|",
      "[OPTRACE]|15914|1044|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944029997|START|Write IP Cache|",
      "[OPTRACE]|15914|1050|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944031178|END|Write IP Cache|",
      "[OPTRACE]|15914|1053|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944031179|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15914|1054|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944031482|END|write_checkpoint|",
      "[OPTRACE]|15914|1055|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944031482|START|synth reports|REPORT",
      "[OPTRACE]|15914|1057|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944031983|END|synth reports|",
      "[OPTRACE]|15914|1061|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633944032794|END|pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1|",
      "[OPTRACE]|15914|638|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943946163|START|pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15914|639|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943946172|START|Creating in-memory project|",
      "[OPTRACE]|15914|704|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953060|END|Creating in-memory project|",
      "[OPTRACE]|15914|705|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953060|START|Adding files|",
      "[OPTRACE]|15914|708|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953322|END|Adding files|",
      "[OPTRACE]|15914|709|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953323|START|Configure IP Cache|",
      "[OPTRACE]|15914|710|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953326|END|Configure IP Cache|",
      "[OPTRACE]|15914|711|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1633943953327|START|synth_design|",
      "[OPTRACE]|15987|651|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943947282|START|bd_d216_vip_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15987|652|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943947286|START|Creating in-memory project|",
      "[OPTRACE]|15987|725|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954031|END|Creating in-memory project|",
      "[OPTRACE]|15987|726|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954031|START|Adding files|",
      "[OPTRACE]|15987|728|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954363|END|Adding files|",
      "[OPTRACE]|15987|729|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954365|START|Configure IP Cache|",
      "[OPTRACE]|15987|730|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954376|END|Configure IP Cache|",
      "[OPTRACE]|15987|731|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1633943954377|END|bd_d216_vip_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|16067|663|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943947857|START|bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16067|664|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943947861|START|Creating in-memory project|",
      "[OPTRACE]|16067|732|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954580|END|Creating in-memory project|",
      "[OPTRACE]|16067|733|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954580|START|Adding files|",
      "[OPTRACE]|16067|737|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954916|END|Adding files|",
      "[OPTRACE]|16067|739|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954918|START|Configure IP Cache|",
      "[OPTRACE]|16067|742|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954930|END|Configure IP Cache|",
      "[OPTRACE]|16067|743|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1633943954931|END|bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|16128|1114|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944042241|END|synth_design|",
      "[OPTRACE]|16128|1115|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944042242|START|Write IP Cache|",
      "[OPTRACE]|16128|1116|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944043128|END|Write IP Cache|",
      "[OPTRACE]|16128|1117|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944043129|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16128|1118|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944043359|END|write_checkpoint|",
      "[OPTRACE]|16128|1119|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944043359|START|synth reports|REPORT",
      "[OPTRACE]|16128|1120|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944043664|END|synth reports|",
      "[OPTRACE]|16128|1121|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633944044210|END|pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1|",
      "[OPTRACE]|16128|678|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943948985|START|pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16128|679|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943948989|START|Creating in-memory project|",
      "[OPTRACE]|16128|758|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957444|END|Creating in-memory project|",
      "[OPTRACE]|16128|759|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957444|START|Adding files|",
      "[OPTRACE]|16128|764|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957731|END|Adding files|",
      "[OPTRACE]|16128|765|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957732|START|Configure IP Cache|",
      "[OPTRACE]|16128|766|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957736|END|Configure IP Cache|",
      "[OPTRACE]|16128|767|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1633943957737|START|synth_design|",
      "[OPTRACE]|16184|682|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943949810|START|pfm_dynamic_util_and2_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16184|683|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943949814|START|Creating in-memory project|",
      "[OPTRACE]|16184|756|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957429|END|Creating in-memory project|",
      "[OPTRACE]|16184|757|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957429|START|Adding files|",
      "[OPTRACE]|16184|760|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957608|END|Adding files|",
      "[OPTRACE]|16184|761|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957609|START|Configure IP Cache|",
      "[OPTRACE]|16184|762|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957614|END|Configure IP Cache|",
      "[OPTRACE]|16184|763|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1633943957615|END|pfm_dynamic_util_and2_hbm_0_synth_1|",
      "[OPTRACE]|16383|680|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943949434|START|pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16383|681|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943949439|START|Creating in-memory project|",
      "[OPTRACE]|16383|748|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956393|END|Creating in-memory project|",
      "[OPTRACE]|16383|749|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956393|START|Adding files|",
      "[OPTRACE]|16383|750|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956648|END|Adding files|",
      "[OPTRACE]|16383|751|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956649|START|Configure IP Cache|",
      "[OPTRACE]|16383|752|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956655|END|Configure IP Cache|",
      "[OPTRACE]|16383|753|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1633943956656|END|pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1|",
      "[OPTRACE]|16384|686|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943950260|START|pfm_dynamic_util_and2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16384|687|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943950265|START|Creating in-memory project|",
      "[OPTRACE]|16384|798|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959258|END|Creating in-memory project|",
      "[OPTRACE]|16384|799|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959258|START|Adding files|",
      "[OPTRACE]|16384|800|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959543|END|Adding files|",
      "[OPTRACE]|16384|801|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959544|START|Configure IP Cache|",
      "[OPTRACE]|16384|802|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959552|END|Configure IP Cache|",
      "[OPTRACE]|16384|803|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1633943959553|END|pfm_dynamic_util_and2_slr0_0_synth_1|",
      "[OPTRACE]|16390|684|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943950180|START|bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16390|685|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943950184|START|Creating in-memory project|",
      "[OPTRACE]|16390|778|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958572|END|Creating in-memory project|",
      "[OPTRACE]|16390|779|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958572|START|Adding files|",
      "[OPTRACE]|16390|790|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958856|END|Adding files|",
      "[OPTRACE]|16390|791|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958858|START|Configure IP Cache|",
      "[OPTRACE]|16390|792|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958866|END|Configure IP Cache|",
      "[OPTRACE]|16390|793|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1633943958867|END|bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|16468|692|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943950738|START|bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16468|693|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943950742|START|Creating in-memory project|",
      "[OPTRACE]|16468|768|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958065|END|Creating in-memory project|",
      "[OPTRACE]|16468|769|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958066|START|Adding files|",
      "[OPTRACE]|16468|770|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958256|END|Adding files|",
      "[OPTRACE]|16468|771|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958257|START|Configure IP Cache|",
      "[OPTRACE]|16468|772|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958263|END|Configure IP Cache|",
      "[OPTRACE]|16468|773|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1633943958263|END|bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|16529|1232|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944065924|END|synth_design|",
      "[OPTRACE]|16529|1233|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944065925|START|Write IP Cache|",
      "[OPTRACE]|16529|1246|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944068622|END|Write IP Cache|",
      "[OPTRACE]|16529|1247|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944068626|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16529|1262|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944070266|END|write_checkpoint|",
      "[OPTRACE]|16529|1263|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944070266|START|synth reports|REPORT",
      "[OPTRACE]|16529|1265|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944070754|END|synth reports|",
      "[OPTRACE]|16529|1268|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633944072011|END|pfm_dynamic_axi_cdc_xdma_0_synth_1|",
      "[OPTRACE]|16529|690|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943950701|START|pfm_dynamic_axi_cdc_xdma_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16529|691|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943950705|START|Creating in-memory project|",
      "[OPTRACE]|16529|788|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943958795|END|Creating in-memory project|",
      "[OPTRACE]|16529|789|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943958795|START|Adding files|",
      "[OPTRACE]|16529|794|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943959054|END|Adding files|",
      "[OPTRACE]|16529|795|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943959056|START|Configure IP Cache|",
      "[OPTRACE]|16529|796|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943959108|END|Configure IP Cache|",
      "[OPTRACE]|16529|797|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1633943959109|START|synth_design|",
      "[OPTRACE]|16596|1080|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944035263|END|synth_design|",
      "[OPTRACE]|16596|1081|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944035263|START|Write IP Cache|",
      "[OPTRACE]|16596|1090|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944036348|END|Write IP Cache|",
      "[OPTRACE]|16596|1091|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944036350|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16596|1092|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944036633|END|write_checkpoint|",
      "[OPTRACE]|16596|1093|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944036633|START|synth reports|REPORT",
      "[OPTRACE]|16596|1095|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944037070|END|synth reports|",
      "[OPTRACE]|16596|1097|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633944037748|END|pfm_dynamic_psreset_gate_pr_control_1_synth_1|",
      "[OPTRACE]|16596|688|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943950586|START|pfm_dynamic_psreset_gate_pr_control_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16596|689|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943950591|START|Creating in-memory project|",
      "[OPTRACE]|16596|774|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958403|END|Creating in-memory project|",
      "[OPTRACE]|16596|775|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958404|START|Adding files|",
      "[OPTRACE]|16596|780|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958609|END|Adding files|",
      "[OPTRACE]|16596|781|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958610|START|Configure IP Cache|",
      "[OPTRACE]|16596|782|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958614|END|Configure IP Cache|",
      "[OPTRACE]|16596|783|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1633943958614|START|synth_design|",
      "[OPTRACE]|16664|694|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943951007|START|bd_d216_ddr4_mem01_memory_init_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16664|695|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943951011|START|Creating in-memory project|",
      "[OPTRACE]|16664|804|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959625|END|Creating in-memory project|",
      "[OPTRACE]|16664|805|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959625|START|Adding files|",
      "[OPTRACE]|16664|806|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959906|END|Adding files|",
      "[OPTRACE]|16664|807|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959907|START|Configure IP Cache|",
      "[OPTRACE]|16664|808|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959927|END|Configure IP Cache|",
      "[OPTRACE]|16664|809|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1633943959927|END|bd_d216_ddr4_mem01_memory_init_0_synth_1|",
      "[OPTRACE]|16729|1098|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944038617|END|synth_design|",
      "[OPTRACE]|16729|1099|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944038618|START|Write IP Cache|",
      "[OPTRACE]|16729|1102|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944039480|END|Write IP Cache|",
      "[OPTRACE]|16729|1103|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944039481|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16729|1104|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944039716|END|write_checkpoint|",
      "[OPTRACE]|16729|1105|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944039716|START|synth reports|REPORT",
      "[OPTRACE]|16729|1106|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944040073|END|synth reports|",
      "[OPTRACE]|16729|1111|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633944040691|END|pfm_dynamic_psreset_gate_pr_data_1_synth_1|",
      "[OPTRACE]|16729|698|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943952371|START|pfm_dynamic_psreset_gate_pr_data_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16729|699|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943952376|START|Creating in-memory project|",
      "[OPTRACE]|16729|776|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958478|END|Creating in-memory project|",
      "[OPTRACE]|16729|777|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958479|START|Adding files|",
      "[OPTRACE]|16729|784|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958769|END|Adding files|",
      "[OPTRACE]|16729|785|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958771|START|Configure IP Cache|",
      "[OPTRACE]|16729|786|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958775|END|Configure IP Cache|",
      "[OPTRACE]|16729|787|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1633943958775|START|synth_design|",
      "[OPTRACE]|16916|1062|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944032930|END|synth_design|",
      "[OPTRACE]|16916|1063|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944032930|START|Write IP Cache|",
      "[OPTRACE]|16916|1072|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944034308|END|Write IP Cache|",
      "[OPTRACE]|16916|1073|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944034309|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16916|1076|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944034701|END|write_checkpoint|",
      "[OPTRACE]|16916|1077|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944034701|START|synth reports|REPORT",
      "[OPTRACE]|16916|1082|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944035286|END|synth reports|",
      "[OPTRACE]|16916|1086|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633944036016|END|pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1|",
      "[OPTRACE]|16916|719|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943953730|START|pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16916|720|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943953735|START|Creating in-memory project|",
      "[OPTRACE]|16916|812|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960258|END|Creating in-memory project|",
      "[OPTRACE]|16916|813|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960258|START|Adding files|",
      "[OPTRACE]|16916|814|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960484|END|Adding files|",
      "[OPTRACE]|16916|815|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960488|START|Configure IP Cache|",
      "[OPTRACE]|16916|816|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960495|END|Configure IP Cache|",
      "[OPTRACE]|16916|817|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1633943960496|START|synth_design|",
      "[OPTRACE]|16992|744|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943955162|START|pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16992|745|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943955167|START|Creating in-memory project|",
      "[OPTRACE]|16992|820|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961383|END|Creating in-memory project|",
      "[OPTRACE]|16992|821|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961383|START|Adding files|",
      "[OPTRACE]|16992|822|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961740|END|Adding files|",
      "[OPTRACE]|16992|823|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961742|START|Configure IP Cache|",
      "[OPTRACE]|16992|824|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961753|END|Configure IP Cache|",
      "[OPTRACE]|16992|825|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1633943961754|END|pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|17057|746|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943955742|START|bd_d216_psr_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17057|747|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943955747|START|Creating in-memory project|",
      "[OPTRACE]|17057|826|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943961907|END|Creating in-memory project|",
      "[OPTRACE]|17057|827|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943961907|START|Adding files|",
      "[OPTRACE]|17057|828|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943962209|END|Adding files|",
      "[OPTRACE]|17057|829|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943962210|START|Configure IP Cache|",
      "[OPTRACE]|17057|830|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943962221|END|Configure IP Cache|",
      "[OPTRACE]|17057|831|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1633943962221|END|bd_d216_psr_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|17188|1070|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944034287|END|synth_design|",
      "[OPTRACE]|17188|1071|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944034288|START|Write IP Cache|",
      "[OPTRACE]|17188|1084|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944035619|END|Write IP Cache|",
      "[OPTRACE]|17188|1085|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944035620|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17188|1087|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944036026|END|write_checkpoint|",
      "[OPTRACE]|17188|1088|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944036026|START|synth reports|REPORT",
      "[OPTRACE]|17188|1094|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944036638|END|synth reports|",
      "[OPTRACE]|17188|1096|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633944037484|END|pfm_dynamic_psreset_gate_pr_kernel_1_synth_1|",
      "[OPTRACE]|17188|754|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943957103|START|pfm_dynamic_psreset_gate_pr_kernel_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17188|755|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943957108|START|Creating in-memory project|",
      "[OPTRACE]|17188|832|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943962815|END|Creating in-memory project|",
      "[OPTRACE]|17188|833|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943962815|START|Adding files|",
      "[OPTRACE]|17188|834|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943963115|END|Adding files|",
      "[OPTRACE]|17188|835|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943963116|START|Configure IP Cache|",
      "[OPTRACE]|17188|836|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943963121|END|Configure IP Cache|",
      "[OPTRACE]|17188|837|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1633943963121|START|synth_design|",
      "[OPTRACE]|17426|1100|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944038792|END|synth_design|",
      "[OPTRACE]|17426|1101|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944038792|START|Write IP Cache|",
      "[OPTRACE]|17426|1107|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944040225|END|Write IP Cache|",
      "[OPTRACE]|17426|1108|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944040226|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17426|1109|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944040521|END|write_checkpoint|",
      "[OPTRACE]|17426|1110|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944040521|START|synth reports|REPORT",
      "[OPTRACE]|17426|1112|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944040975|END|synth reports|",
      "[OPTRACE]|17426|1113|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633944041753|END|pfm_dynamic_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|17426|810|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943960178|START|pfm_dynamic_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17426|811|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943960182|START|Creating in-memory project|",
      "[OPTRACE]|17426|840|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943966544|END|Creating in-memory project|",
      "[OPTRACE]|17426|841|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943966544|START|Adding files|",
      "[OPTRACE]|17426|842|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943967145|END|Adding files|",
      "[OPTRACE]|17426|843|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943967147|START|Configure IP Cache|",
      "[OPTRACE]|17426|844|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943967196|END|Configure IP Cache|",
      "[OPTRACE]|17426|845|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1633943967196|START|synth_design|",
      "[OPTRACE]|17599|1122|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944048830|END|synth_design|",
      "[OPTRACE]|17599|1123|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944048830|START|Write IP Cache|",
      "[OPTRACE]|17599|1124|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944049711|END|Write IP Cache|",
      "[OPTRACE]|17599|1125|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944049712|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17599|1126|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944049911|END|write_checkpoint|",
      "[OPTRACE]|17599|1127|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944049911|START|synth reports|REPORT",
      "[OPTRACE]|17599|1128|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944050289|END|synth reports|",
      "[OPTRACE]|17599|1129|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633944050825|END|pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1|",
      "[OPTRACE]|17599|838|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943965052|START|pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17599|839|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943965057|START|Creating in-memory project|",
      "[OPTRACE]|17599|859|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972649|END|Creating in-memory project|",
      "[OPTRACE]|17599|860|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972649|START|Adding files|",
      "[OPTRACE]|17599|861|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972934|END|Adding files|",
      "[OPTRACE]|17599|862|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972936|START|Configure IP Cache|",
      "[OPTRACE]|17599|863|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972940|END|Configure IP Cache|",
      "[OPTRACE]|17599|864|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1633943972940|START|synth_design|",
      "[OPTRACE]|17884|850|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943969801|START|pfm_dynamic_util_and2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17884|851|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943969805|START|Creating in-memory project|",
      "[OPTRACE]|17884|878|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943976837|END|Creating in-memory project|",
      "[OPTRACE]|17884|879|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943976837|START|Adding files|",
      "[OPTRACE]|17884|884|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943977029|END|Adding files|",
      "[OPTRACE]|17884|885|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943977030|START|Configure IP Cache|",
      "[OPTRACE]|17884|886|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943977035|END|Configure IP Cache|",
      "[OPTRACE]|17884|887|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1633943977036|END|pfm_dynamic_util_and2_slr1_0_synth_1|",
      "[OPTRACE]|18019|1227|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944064982|END|synth_design|",
      "[OPTRACE]|18019|1228|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944064982|START|Write IP Cache|",
      "[OPTRACE]|18019|1234|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944066628|END|Write IP Cache|",
      "[OPTRACE]|18019|1235|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944066629|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18019|1236|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944067363|END|write_checkpoint|",
      "[OPTRACE]|18019|1237|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944067363|START|synth reports|REPORT",
      "[OPTRACE]|18019|1240|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944067689|END|synth reports|",
      "[OPTRACE]|18019|1245|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633944068547|END|pfm_dynamic_sdx_mss_regslice_0_synth_1|",
      "[OPTRACE]|18019|857|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943972268|START|pfm_dynamic_sdx_mss_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18019|858|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943972273|START|Creating in-memory project|",
      "[OPTRACE]|18019|892|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943978862|END|Creating in-memory project|",
      "[OPTRACE]|18019|893|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943978862|START|Adding files|",
      "[OPTRACE]|18019|894|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943979102|END|Adding files|",
      "[OPTRACE]|18019|895|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943979104|START|Configure IP Cache|",
      "[OPTRACE]|18019|896|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943979106|END|Configure IP Cache|",
      "[OPTRACE]|18019|897|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1633943979107|START|synth_design|",
      "[OPTRACE]|18020|1134|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944054995|END|synth_design|",
      "[OPTRACE]|18020|1135|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944054995|START|Write IP Cache|",
      "[OPTRACE]|18020|1142|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944056006|END|Write IP Cache|",
      "[OPTRACE]|18020|1143|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944056007|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18020|1150|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944056327|END|write_checkpoint|",
      "[OPTRACE]|18020|1151|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944056328|START|synth reports|REPORT",
      "[OPTRACE]|18020|1157|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944056776|END|synth reports|",
      "[OPTRACE]|18020|1162|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633944057489|END|pfm_dynamic_m01_regslice_12_synth_1|",
      "[OPTRACE]|18020|855|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943972256|START|pfm_dynamic_m01_regslice_12_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18020|856|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943972261|START|Creating in-memory project|",
      "[OPTRACE]|18020|898|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979311|END|Creating in-memory project|",
      "[OPTRACE]|18020|899|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979311|START|Adding files|",
      "[OPTRACE]|18020|900|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979544|END|Adding files|",
      "[OPTRACE]|18020|901|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979545|START|Configure IP Cache|",
      "[OPTRACE]|18020|902|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979548|END|Configure IP Cache|",
      "[OPTRACE]|18020|903|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1633943979548|START|synth_design|",
      "[OPTRACE]|18104|848|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943969697|START|bd_d216_ddr4_mem00_ctrl_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18104|849|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943969702|START|Creating in-memory project|",
      "[OPTRACE]|18104|876|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943976675|END|Creating in-memory project|",
      "[OPTRACE]|18104|877|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943976675|START|Adding files|",
      "[OPTRACE]|18104|882|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943977005|END|Adding files|",
      "[OPTRACE]|18104|883|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943977007|START|Configure IP Cache|",
      "[OPTRACE]|18104|888|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943977104|END|Configure IP Cache|",
      "[OPTRACE]|18104|889|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1633943977105|END|bd_d216_ddr4_mem00_ctrl_cc_0_synth_1|",
      "[OPTRACE]|18175|1159|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944057271|END|synth_design|",
      "[OPTRACE]|18175|1160|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944057271|START|Write IP Cache|",
      "[OPTRACE]|18175|1168|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944058138|END|Write IP Cache|",
      "[OPTRACE]|18175|1169|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944058139|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18175|1174|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944058349|END|write_checkpoint|",
      "[OPTRACE]|18175|1175|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944058349|START|synth reports|REPORT",
      "[OPTRACE]|18175|1177|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944058661|END|synth reports|",
      "[OPTRACE]|18175|1180|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633944059208|END|pfm_dynamic_logic_reset_op_1_synth_1|",
      "[OPTRACE]|18175|865|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943973583|START|pfm_dynamic_logic_reset_op_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18175|866|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943973588|START|Creating in-memory project|",
      "[OPTRACE]|18175|914|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982382|END|Creating in-memory project|",
      "[OPTRACE]|18175|915|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982385|START|Adding files|",
      "[OPTRACE]|18175|918|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982663|END|Adding files|",
      "[OPTRACE]|18175|919|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982664|START|Configure IP Cache|",
      "[OPTRACE]|18175|920|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982667|END|Configure IP Cache|",
      "[OPTRACE]|18175|921|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1633943982667|START|synth_design|",
      "[OPTRACE]|18426|1170|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944058180|END|synth_design|",
      "[OPTRACE]|18426|1171|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944058180|START|Write IP Cache|",
      "[OPTRACE]|18426|1178|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944059073|END|Write IP Cache|",
      "[OPTRACE]|18426|1179|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944059075|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18426|1181|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944059341|END|write_checkpoint|",
      "[OPTRACE]|18426|1182|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944059341|START|synth reports|REPORT",
      "[OPTRACE]|18426|1184|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944059717|END|synth reports|",
      "[OPTRACE]|18426|1187|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633944060368|END|pfm_dynamic_psreset_gate_pr_control_2_synth_1|",
      "[OPTRACE]|18426|880|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943976899|START|pfm_dynamic_psreset_gate_pr_control_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18426|881|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943976903|START|Creating in-memory project|",
      "[OPTRACE]|18426|936|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984308|END|Creating in-memory project|",
      "[OPTRACE]|18426|937|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984309|START|Adding files|",
      "[OPTRACE]|18426|938|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984555|END|Adding files|",
      "[OPTRACE]|18426|939|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984556|START|Configure IP Cache|",
      "[OPTRACE]|18426|940|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984559|END|Configure IP Cache|",
      "[OPTRACE]|18426|941|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1633943984559|START|synth_design|",
      "[OPTRACE]|18427|1195|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944060739|END|synth_design|",
      "[OPTRACE]|18427|1196|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944060739|START|Write IP Cache|",
      "[OPTRACE]|18427|1201|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944061556|END|Write IP Cache|",
      "[OPTRACE]|18427|1202|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944061557|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18427|1203|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944061755|END|write_checkpoint|",
      "[OPTRACE]|18427|1204|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944061755|START|synth reports|REPORT",
      "[OPTRACE]|18427|1210|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944062085|END|synth reports|",
      "[OPTRACE]|18427|1219|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633944062629|END|pfm_dynamic_psreset_gate_pr_data_2_synth_1|",
      "[OPTRACE]|18427|874|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943976648|START|pfm_dynamic_psreset_gate_pr_data_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18427|875|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943976653|START|Creating in-memory project|",
      "[OPTRACE]|18427|942|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943984908|END|Creating in-memory project|",
      "[OPTRACE]|18427|943|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943984908|START|Adding files|",
      "[OPTRACE]|18427|944|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943985103|END|Adding files|",
      "[OPTRACE]|18427|945|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943985104|START|Configure IP Cache|",
      "[OPTRACE]|18427|946|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943985107|END|Configure IP Cache|",
      "[OPTRACE]|18427|947|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1633943985107|START|synth_design|",
      "[OPTRACE]|18591|1136|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944055027|END|synth_design|",
      "[OPTRACE]|18591|1137|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944055028|START|Write IP Cache|",
      "[OPTRACE]|18591|1146|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944056097|END|Write IP Cache|",
      "[OPTRACE]|18591|1147|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944056098|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18591|1152|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944056383|END|write_checkpoint|",
      "[OPTRACE]|18591|1153|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944056383|START|synth reports|REPORT",
      "[OPTRACE]|18591|1158|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944056883|END|synth reports|",
      "[OPTRACE]|18591|1163|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633944057577|END|pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1|",
      "[OPTRACE]|18591|870|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943975363|START|pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18591|871|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943975367|START|Creating in-memory project|",
      "[OPTRACE]|18591|930|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983526|END|Creating in-memory project|",
      "[OPTRACE]|18591|931|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983526|START|Adding files|",
      "[OPTRACE]|18591|932|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983828|END|Adding files|",
      "[OPTRACE]|18591|933|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983830|START|Configure IP Cache|",
      "[OPTRACE]|18591|934|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983834|END|Configure IP Cache|",
      "[OPTRACE]|18591|935|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1633943983835|START|synth_design|",
      "[OPTRACE]|18657|1132|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944054697|END|synth_design|",
      "[OPTRACE]|18657|1133|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944054697|START|Write IP Cache|",
      "[OPTRACE]|18657|1138|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944055682|END|Write IP Cache|",
      "[OPTRACE]|18657|1139|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944055683|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18657|1144|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944056013|END|write_checkpoint|",
      "[OPTRACE]|18657|1145|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944056014|START|synth reports|REPORT",
      "[OPTRACE]|18657|1156|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944056626|END|synth reports|",
      "[OPTRACE]|18657|1161|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633944057363|END|pfm_dynamic_psreset_gate_pr_kernel_2_synth_1|",
      "[OPTRACE]|18657|872|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943975594|START|pfm_dynamic_psreset_gate_pr_kernel_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18657|873|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943975598|START|Creating in-memory project|",
      "[OPTRACE]|18657|916|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982662|END|Creating in-memory project|",
      "[OPTRACE]|18657|917|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982663|START|Adding files|",
      "[OPTRACE]|18657|926|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982968|END|Adding files|",
      "[OPTRACE]|18657|927|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982969|START|Configure IP Cache|",
      "[OPTRACE]|18657|928|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982973|END|Configure IP Cache|",
      "[OPTRACE]|18657|929|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1633943982974|START|synth_design|",
      "[OPTRACE]|18719|1272|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944074607|END|synth_design|",
      "[OPTRACE]|18719|1273|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944074607|START|Write IP Cache|",
      "[OPTRACE]|18719|1274|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944075738|END|Write IP Cache|",
      "[OPTRACE]|18719|1275|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944075739|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18719|1276|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944076071|END|write_checkpoint|",
      "[OPTRACE]|18719|1277|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944076071|START|synth reports|REPORT",
      "[OPTRACE]|18719|1278|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944076485|END|synth reports|",
      "[OPTRACE]|18719|1279|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633944077200|END|pfm_dynamic_xbar_4_synth_1|",
      "[OPTRACE]|18719|868|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943975338|START|pfm_dynamic_xbar_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18719|869|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943975341|START|Creating in-memory project|",
      "[OPTRACE]|18719|912|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982194|END|Creating in-memory project|",
      "[OPTRACE]|18719|913|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982194|START|Adding files|",
      "[OPTRACE]|18719|922|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982797|END|Adding files|",
      "[OPTRACE]|18719|923|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982800|START|Configure IP Cache|",
      "[OPTRACE]|18719|924|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982894|END|Configure IP Cache|",
      "[OPTRACE]|18719|925|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1633943982894|START|synth_design|",
      "[OPTRACE]|1880|10|run|cpp|1633943579729|START|OCL_LINK|",
      "[OPTRACE]|1880|11|setupBinaryForLink|cpp|1633943579729|START|Create Binary|",
      "[OPTRACE]|1880|12||cpp|1633943579730|END|Create Binary|",
      "[OPTRACE]|1880|13|setupBinaryForLink|cpp|1633943579730|START|Extract Kernels|",
      "[OPTRACE]|1880|14||cpp|1633943579769|END|Extract Kernels|",
      "[OPTRACE]|1880|15|launchStep_|cpp|1633943580013|START|Launch Step: system_link|",
      "[OPTRACE]|1880|1600||cpp|1633952328912|END|Launch Step: vpl|",
      "[OPTRACE]|1880|1601|launchStep_|cpp|1633952328919|START|Launch Step: rtdgen|",
      "[OPTRACE]|1880|1602|launchCf2sw_|cpp|1633952328925|START|Launch cf2sw|",
      "[OPTRACE]|1880|1603||cpp|1633952332041|END|Launch cf2sw|",
      "[OPTRACE]|1880|1604|writeSystemDiagram|cpp|1633952332041|START|writeSystemDiagram|",
      "[OPTRACE]|1880|1605||cpp|1633952332048|END|writeSystemDiagram|",
      "[OPTRACE]|1880|1606||cpp|1633952332049|END|Launch Step: rtdgen|",
      "[OPTRACE]|1880|1607|launchStep_|cpp|1633952332050|START|Launch Step: xclbinutil|",
      "[OPTRACE]|1880|1608||cpp|1633952332280|END|Launch Step: xclbinutil|",
      "[OPTRACE]|1880|1609|launchStep_|cpp|1633952332280|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|1880|1610||cpp|1633952332868|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|1880|1611|launchStep_|cpp|1633952332868|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|1880|1612||cpp|1633952332872|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|1880|1613||cpp|1633952332873|END|OCL_LINK|",
      "[OPTRACE]|1880|1614||cpp|1633952333519|END|v++|",
      "[OPTRACE]|1880|16||cpp|1633943598872|END|Launch Step: system_link|",
      "[OPTRACE]|1880|17|launchStep_|cpp|1633943598872|START|Launch Step: cf2sw|",
      "[OPTRACE]|1880|18||cpp|1633943602705|END|Launch Step: cf2sw|",
      "[OPTRACE]|1880|19|launchStep_|cpp|1633943602706|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|1880|1|main|cpp|1633943561860|START|v++|ROLLUP_0",
      "[OPTRACE]|1880|20||cpp|1633943603946|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|1880|21|launchStep_|cpp|1633943603947|START|Launch Step: vpl|",
      "[OPTRACE]|1880|2|run|cpp|1633943561860|START|Validate Kernels|",
      "[OPTRACE]|1880|3||cpp|1633943562070|END|Validate Kernels|",
      "[OPTRACE]|1880|4|prepareProject|cpp|1633943562070|START|Create Solution|",
      "[OPTRACE]|1880|5||cpp|1633943573077|END|Create Solution|",
      "[OPTRACE]|1880|6|prepareProject|cpp|1633943573078|START|Add Device|",
      "[OPTRACE]|1880|7|addDevice|cpp|1633943573078|START|Find & Load Device|",
      "[OPTRACE]|1880|8||cpp|1633943573549|END|Find & Load Device|",
      "[OPTRACE]|1880|9||cpp|1633943579715|END|Add Device|",
      "[OPTRACE]|18812|1185|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944059731|END|synth_design|",
      "[OPTRACE]|18812|1186|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944059731|START|Write IP Cache|",
      "[OPTRACE]|18812|1194|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944060738|END|Write IP Cache|",
      "[OPTRACE]|18812|1197|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944060740|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18812|1198|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944061003|END|write_checkpoint|",
      "[OPTRACE]|18812|1199|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944061004|START|synth reports|REPORT",
      "[OPTRACE]|18812|1200|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944061394|END|synth reports|",
      "[OPTRACE]|18812|1209|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633944062069|END|pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1|",
      "[OPTRACE]|18812|904|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943979658|START|pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18812|905|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943979661|START|Creating in-memory project|",
      "[OPTRACE]|18812|948|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986602|END|Creating in-memory project|",
      "[OPTRACE]|18812|949|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986602|START|Adding files|",
      "[OPTRACE]|18812|950|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986888|END|Adding files|",
      "[OPTRACE]|18812|951|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986890|START|Configure IP Cache|",
      "[OPTRACE]|18812|952|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986893|END|Configure IP Cache|",
      "[OPTRACE]|18812|953|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1633943986894|START|synth_design|",
      "[OPTRACE]|19033|906|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943979788|START|pfm_dynamic_util_and2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19033|907|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943979793|START|Creating in-memory project|",
      "[OPTRACE]|19033|962|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943987854|END|Creating in-memory project|",
      "[OPTRACE]|19033|963|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943987854|START|Adding files|",
      "[OPTRACE]|19033|966|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943988036|END|Adding files|",
      "[OPTRACE]|19033|967|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943988036|START|Configure IP Cache|",
      "[OPTRACE]|19033|968|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943988042|END|Configure IP Cache|",
      "[OPTRACE]|19033|969|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1633943988042|END|pfm_dynamic_util_and2_slr2_0_synth_1|",
      "[OPTRACE]|19035|1154|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944056478|END|synth_design|",
      "[OPTRACE]|19035|1155|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944056478|START|Write IP Cache|",
      "[OPTRACE]|19035|1164|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944057847|END|Write IP Cache|",
      "[OPTRACE]|19035|1165|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944057848|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19035|1172|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944058180|END|write_checkpoint|",
      "[OPTRACE]|19035|1173|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944058180|START|synth reports|REPORT",
      "[OPTRACE]|19035|1176|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944058601|END|synth reports|",
      "[OPTRACE]|19035|1183|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633944059362|END|pfm_dynamic_freq_counter_0_0_synth_1|",
      "[OPTRACE]|19035|890|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943978649|START|pfm_dynamic_freq_counter_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19035|891|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943978654|START|Creating in-memory project|",
      "[OPTRACE]|19035|954|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987409|END|Creating in-memory project|",
      "[OPTRACE]|19035|955|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987409|START|Adding files|",
      "[OPTRACE]|19035|958|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987693|END|Adding files|",
      "[OPTRACE]|19035|959|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987694|START|Configure IP Cache|",
      "[OPTRACE]|19035|960|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987697|END|Configure IP Cache|",
      "[OPTRACE]|19035|961|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1633943987698|START|synth_design|",
      "[OPTRACE]|19037|1410|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944257855|END|synth_design|",
      "[OPTRACE]|19037|1411|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944257855|START|Write IP Cache|",
      "[OPTRACE]|19037|1412|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944276365|END|Write IP Cache|",
      "[OPTRACE]|19037|1413|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944276382|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19037|1414|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944287114|END|write_checkpoint|",
      "[OPTRACE]|19037|1415|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944287114|START|synth reports|REPORT",
      "[OPTRACE]|19037|1416|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944287709|END|synth reports|",
      "[OPTRACE]|19037|1417|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633944295768|END|pfm_dynamic_xdma_smartconnect_0_synth_1|",
      "[OPTRACE]|19037|908|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943981062|START|pfm_dynamic_xdma_smartconnect_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19037|909|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943981065|START|Creating in-memory project|",
      "[OPTRACE]|19037|956|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943987567|END|Creating in-memory project|",
      "[OPTRACE]|19037|957|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943987567|START|Adding files|",
      "[OPTRACE]|19037|974|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943989002|END|Adding files|",
      "[OPTRACE]|19037|975|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943989004|START|Configure IP Cache|",
      "[OPTRACE]|19037|976|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943989053|END|Configure IP Cache|",
      "[OPTRACE]|19037|977|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1633943989053|START|synth_design|",
      "[OPTRACE]|19146|1220|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944062833|END|synth_design|",
      "[OPTRACE]|19146|1221|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944062834|START|Write IP Cache|",
      "[OPTRACE]|19146|1222|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944063832|END|Write IP Cache|",
      "[OPTRACE]|19146|1223|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944063833|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19146|1224|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944064170|END|write_checkpoint|",
      "[OPTRACE]|19146|1225|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944064170|START|synth reports|REPORT",
      "[OPTRACE]|19146|1226|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944064593|END|synth reports|",
      "[OPTRACE]|19146|1229|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633944065233|END|pfm_dynamic_s00_regslice_15_synth_1|",
      "[OPTRACE]|19146|910|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943982029|START|pfm_dynamic_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19146|911|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943982032|START|Creating in-memory project|",
      "[OPTRACE]|19146|964|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943987895|END|Creating in-memory project|",
      "[OPTRACE]|19146|965|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943987895|START|Adding files|",
      "[OPTRACE]|19146|970|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943988123|END|Adding files|",
      "[OPTRACE]|19146|971|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943988124|START|Configure IP Cache|",
      "[OPTRACE]|19146|972|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943988127|END|Configure IP Cache|",
      "[OPTRACE]|19146|973|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1633943988128|START|synth_design|",
      "[OPTRACE]|19670|1238|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944067610|END|synth_design|",
      "[OPTRACE]|19670|1239|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944067610|START|Write IP Cache|",
      "[OPTRACE]|19670|1248|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944068730|END|Write IP Cache|",
      "[OPTRACE]|19670|1249|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944068731|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19670|1251|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944069060|END|write_checkpoint|",
      "[OPTRACE]|19670|1252|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944069060|START|synth reports|REPORT",
      "[OPTRACE]|19670|1259|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944069500|END|synth reports|",
      "[OPTRACE]|19670|1261|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633944070167|END|pfm_dynamic_m00_regslice_3_synth_1|",
      "[OPTRACE]|19670|978|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943989804|START|pfm_dynamic_m00_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19670|979|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943989809|START|Creating in-memory project|",
      "[OPTRACE]|19670|984|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996393|END|Creating in-memory project|",
      "[OPTRACE]|19670|985|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996393|START|Adding files|",
      "[OPTRACE]|19670|986|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996732|END|Adding files|",
      "[OPTRACE]|19670|987|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996733|START|Configure IP Cache|",
      "[OPTRACE]|19670|988|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996737|END|Configure IP Cache|",
      "[OPTRACE]|19670|989|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1633943996737|START|synth_design|",
      "[OPTRACE]|19807|1241|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944067879|END|synth_design|",
      "[OPTRACE]|19807|1242|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944067879|START|Write IP Cache|",
      "[OPTRACE]|19807|1253|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944069079|END|Write IP Cache|",
      "[OPTRACE]|19807|1254|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944069080|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19807|1257|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944069402|END|write_checkpoint|",
      "[OPTRACE]|19807|1258|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944069402|START|synth reports|REPORT",
      "[OPTRACE]|19807|1260|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944069838|END|synth reports|",
      "[OPTRACE]|19807|1264|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633944070527|END|pfm_dynamic_m01_regslice_10_synth_1|",
      "[OPTRACE]|19807|980|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943993248|START|pfm_dynamic_m01_regslice_10_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19807|981|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943993252|START|Creating in-memory project|",
      "[OPTRACE]|19807|990|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999516|END|Creating in-memory project|",
      "[OPTRACE]|19807|991|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999516|START|Adding files|",
      "[OPTRACE]|19807|992|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999742|END|Adding files|",
      "[OPTRACE]|19807|993|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999743|START|Configure IP Cache|",
      "[OPTRACE]|19807|994|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999746|END|Configure IP Cache|",
      "[OPTRACE]|19807|995|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1633943999746|START|synth_design|",
      "[OPTRACE]|19809|1000|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001926|END|Configure IP Cache|",
      "[OPTRACE]|19809|1001|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001926|START|synth_design|",
      "[OPTRACE]|19809|1310|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944091209|END|synth_design|",
      "[OPTRACE]|19809|1311|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944091209|START|Write IP Cache|",
      "[OPTRACE]|19809|1322|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944092175|END|Write IP Cache|",
      "[OPTRACE]|19809|1323|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944092176|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19809|1324|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944092446|END|write_checkpoint|",
      "[OPTRACE]|19809|1325|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944092446|START|synth reports|REPORT",
      "[OPTRACE]|19809|1326|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944092779|END|synth reports|",
      "[OPTRACE]|19809|1329|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944093375|END|pfm_dynamic_auto_cc_0_synth_1|",
      "[OPTRACE]|19809|982|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633943994264|START|pfm_dynamic_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19809|983|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633943994268|START|Creating in-memory project|",
      "[OPTRACE]|19809|996|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001501|END|Creating in-memory project|",
      "[OPTRACE]|19809|997|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001501|START|Adding files|",
      "[OPTRACE]|19809|998|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001855|END|Adding files|",
      "[OPTRACE]|19809|999|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1633944001856|START|Configure IP Cache|",
      "[OPTRACE]|20238|1002|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944008347|START|pfm_dynamic_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20238|1003|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944008352|START|Creating in-memory project|",
      "[OPTRACE]|20238|1006|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017028|END|Creating in-memory project|",
      "[OPTRACE]|20238|1007|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017029|START|Adding files|",
      "[OPTRACE]|20238|1008|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017286|END|Adding files|",
      "[OPTRACE]|20238|1009|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017287|START|Configure IP Cache|",
      "[OPTRACE]|20238|1010|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017332|END|Configure IP Cache|",
      "[OPTRACE]|20238|1011|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944017333|START|synth_design|",
      "[OPTRACE]|20238|1366|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944103893|END|synth_design|",
      "[OPTRACE]|20238|1367|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944103893|START|Write IP Cache|",
      "[OPTRACE]|20238|1368|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944104913|END|Write IP Cache|",
      "[OPTRACE]|20238|1369|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944104914|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20238|1370|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944105207|END|write_checkpoint|",
      "[OPTRACE]|20238|1371|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944105207|START|synth reports|REPORT",
      "[OPTRACE]|20238|1372|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944105546|END|synth reports|",
      "[OPTRACE]|20238|1373|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1633944106181|END|pfm_dynamic_auto_cc_2_synth_1|",
      "[OPTRACE]|22614|1130|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944054535|START|pfm_dynamic_axi_gpio_null_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22614|1131|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944054543|START|Creating in-memory project|",
      "[OPTRACE]|22614|1188|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060406|END|Creating in-memory project|",
      "[OPTRACE]|22614|1189|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060407|START|Adding files|",
      "[OPTRACE]|22614|1190|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060613|END|Adding files|",
      "[OPTRACE]|22614|1191|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060614|START|Configure IP Cache|",
      "[OPTRACE]|22614|1192|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060632|END|Configure IP Cache|",
      "[OPTRACE]|22614|1193|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1633944060632|END|pfm_dynamic_axi_gpio_null_slr1_0_synth_1|",
      "[OPTRACE]|22615|1148|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944056139|START|pfm_dynamic_axi_gpio_null_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22615|1149|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944056143|START|Creating in-memory project|",
      "[OPTRACE]|22615|1207|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062046|END|Creating in-memory project|",
      "[OPTRACE]|22615|1208|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062046|START|Adding files|",
      "[OPTRACE]|22615|1215|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062241|END|Adding files|",
      "[OPTRACE]|22615|1216|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062242|START|Configure IP Cache|",
      "[OPTRACE]|22615|1217|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062259|END|Configure IP Cache|",
      "[OPTRACE]|22615|1218|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1633944062260|END|pfm_dynamic_axi_gpio_null_slr2_0_synth_1|",
      "[OPTRACE]|22675|1140|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944055861|START|pfm_dynamic_psreset_gate_pr_ddr_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22675|1141|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944055865|START|Creating in-memory project|",
      "[OPTRACE]|22675|1205|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944061967|END|Creating in-memory project|",
      "[OPTRACE]|22675|1206|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944061968|START|Adding files|",
      "[OPTRACE]|22675|1211|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944062159|END|Adding files|",
      "[OPTRACE]|22675|1212|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944062160|START|Configure IP Cache|",
      "[OPTRACE]|22675|1213|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944062168|END|Configure IP Cache|",
      "[OPTRACE]|22675|1214|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1633944062169|END|pfm_dynamic_psreset_gate_pr_ddr_0_synth_1|",
      "[OPTRACE]|23493|1269|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944072947|START|pfm_dynamic_freq_counter_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23493|1270|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944072955|START|Creating in-memory project|",
      "[OPTRACE]|23493|1280|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078415|END|Creating in-memory project|",
      "[OPTRACE]|23493|1281|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078416|START|Adding files|",
      "[OPTRACE]|23493|1282|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078596|END|Adding files|",
      "[OPTRACE]|23493|1283|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078597|START|Configure IP Cache|",
      "[OPTRACE]|23493|1284|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078609|END|Configure IP Cache|",
      "[OPTRACE]|23493|1285|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1633944078609|END|pfm_dynamic_freq_counter_1_0_synth_1|",
      "[OPTRACE]|23855|1292|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944085185|START|pfm_dynamic_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23855|1293|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944085189|START|Creating in-memory project|",
      "[OPTRACE]|23855|1312|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091339|END|Creating in-memory project|",
      "[OPTRACE]|23855|1313|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091339|START|Adding files|",
      "[OPTRACE]|23855|1318|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091550|END|Adding files|",
      "[OPTRACE]|23855|1319|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091551|START|Configure IP Cache|",
      "[OPTRACE]|23855|1320|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091561|END|Configure IP Cache|",
      "[OPTRACE]|23855|1321|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1633944091562|END|pfm_dynamic_s00_regslice_16_synth_1|",
      "[OPTRACE]|23857|1290|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944085138|START|pfm_dynamic_m01_regslice_11_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23857|1291|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944085143|START|Creating in-memory project|",
      "[OPTRACE]|23857|1302|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944090862|END|Creating in-memory project|",
      "[OPTRACE]|23857|1303|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944090862|START|Adding files|",
      "[OPTRACE]|23857|1304|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944091080|END|Adding files|",
      "[OPTRACE]|23857|1305|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944091081|START|Configure IP Cache|",
      "[OPTRACE]|23857|1306|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944091091|END|Configure IP Cache|",
      "[OPTRACE]|23857|1307|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1633944091092|END|pfm_dynamic_m01_regslice_11_synth_1|",
      "[OPTRACE]|23858|1294|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944085192|START|pfm_dynamic_m03_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23858|1295|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944085196|START|Creating in-memory project|",
      "[OPTRACE]|23858|1308|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091162|END|Creating in-memory project|",
      "[OPTRACE]|23858|1309|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091162|START|Adding files|",
      "[OPTRACE]|23858|1314|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091373|END|Adding files|",
      "[OPTRACE]|23858|1315|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091374|START|Configure IP Cache|",
      "[OPTRACE]|23858|1316|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091385|END|Configure IP Cache|",
      "[OPTRACE]|23858|1317|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1633944091385|END|pfm_dynamic_m03_regslice_0_synth_1|",
      "[OPTRACE]|24144|1298|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944090172|START|pfm_dynamic_m02_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24144|1299|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944090176|START|Creating in-memory project|",
      "[OPTRACE]|24144|1338|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095547|END|Creating in-memory project|",
      "[OPTRACE]|24144|1339|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095547|START|Adding files|",
      "[OPTRACE]|24144|1344|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095754|END|Adding files|",
      "[OPTRACE]|24144|1345|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095755|START|Configure IP Cache|",
      "[OPTRACE]|24144|1346|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095764|END|Configure IP Cache|",
      "[OPTRACE]|24144|1347|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1633944095765|END|pfm_dynamic_m02_regslice_0_synth_1|",
      "[OPTRACE]|24145|1296|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944090120|START|pfm_dynamic_m00_regslice_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24145|1297|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944090123|START|Creating in-memory project|",
      "[OPTRACE]|24145|1336|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095471|END|Creating in-memory project|",
      "[OPTRACE]|24145|1337|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095471|START|Adding files|",
      "[OPTRACE]|24145|1340|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095676|END|Adding files|",
      "[OPTRACE]|24145|1341|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095677|START|Configure IP Cache|",
      "[OPTRACE]|24145|1342|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095687|END|Configure IP Cache|",
      "[OPTRACE]|24145|1343|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_4_synth_1/pfm_dynamic_m00_regslice_4.tcl|vivado_synth|1633944095687|END|pfm_dynamic_m00_regslice_4_synth_1|",
      "[OPTRACE]|24146|1300|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944090535|START|pfm_dynamic_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24146|1301|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944090539|START|Creating in-memory project|",
      "[OPTRACE]|24146|1348|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944095861|END|Creating in-memory project|",
      "[OPTRACE]|24146|1349|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944095861|START|Adding files|",
      "[OPTRACE]|24146|1350|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944096059|END|Adding files|",
      "[OPTRACE]|24146|1351|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944096060|START|Configure IP Cache|",
      "[OPTRACE]|24146|1352|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944096069|END|Configure IP Cache|",
      "[OPTRACE]|24146|1353|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1633944096070|END|pfm_dynamic_s00_regslice_17_synth_1|",
      "[OPTRACE]|24395|1330|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944093446|START|pfm_dynamic_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24395|1331|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944093454|START|Creating in-memory project|",
      "[OPTRACE]|24395|1358|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944098774|END|Creating in-memory project|",
      "[OPTRACE]|24395|1359|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944098775|START|Adding files|",
      "[OPTRACE]|24395|1360|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944101539|END|Adding files|",
      "[OPTRACE]|24395|1361|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944101546|START|Configure IP Cache|",
      "[OPTRACE]|24395|1362|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944101568|END|Configure IP Cache|",
      "[OPTRACE]|24395|1363|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944101569|START|synth_design|",
      "[OPTRACE]|24395|1402|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944159159|END|synth_design|",
      "[OPTRACE]|24395|1403|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944159160|START|Write IP Cache|",
      "[OPTRACE]|24395|1404|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944160458|END|Write IP Cache|",
      "[OPTRACE]|24395|1405|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944160459|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|24395|1406|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944160901|END|write_checkpoint|",
      "[OPTRACE]|24395|1407|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944160902|START|synth reports|REPORT",
      "[OPTRACE]|24395|1408|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944161255|END|synth reports|",
      "[OPTRACE]|24395|1409|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1633944162010|END|pfm_dynamic_hmss_0_0_synth_1|",
      "[OPTRACE]|24720|1374|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944106258|START|pfm_dynamic_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24720|1375|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944106261|START|Creating in-memory project|",
      "[OPTRACE]|24720|1376|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111216|END|Creating in-memory project|",
      "[OPTRACE]|24720|1377|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111216|START|Adding files|",
      "[OPTRACE]|24720|1378|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111408|END|Adding files|",
      "[OPTRACE]|24720|1379|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111409|START|Configure IP Cache|",
      "[OPTRACE]|24720|1380|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111456|END|Configure IP Cache|",
      "[OPTRACE]|24720|1381|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1633944111456|END|pfm_dynamic_auto_cc_1_synth_1|",
      "[OPTRACE]|2978|1596|runPlatformLinker|cpp|1633952328388|START|Generate Resource Availability Report|",
      "[OPTRACE]|2978|1597||cpp|1633952328391|END|Generate Resource Availability Report|",
      "[OPTRACE]|2978|1598||cpp|1633952328392|END|runPlatformLinker|",
      "[OPTRACE]|2978|1599||cpp|1633952328887|END|vpl|",
      "[OPTRACE]|2978|22|main|cpp|1633943605504|START|vpl|",
      "[OPTRACE]|2978|23|runPlatformLinker|cpp|1633943605538|START|runPlatformLinker|",
      "[OPTRACE]|2978|24|setupBinaryForLink|cpp|1633943605538|START|Create Solution|",
      "[OPTRACE]|2978|25||cpp|1633943605546|END|Create Solution|",
      "[OPTRACE]|2978|26|setupBinaryForLink|cpp|1633943605546|START|Add platform|",
      "[OPTRACE]|2978|27||cpp|1633943612465|END|Add platform|",
      "[OPTRACE]|2978|28|setupBinaryForLink|cpp|1633943612466|START|Create Binary|",
      "[OPTRACE]|2978|29||cpp|1633943612466|END|Create Binary|",
      "[OPTRACE]|2978|30|setupBinaryForLink|cpp|1633943612466|START|Create Kernels|",
      "[OPTRACE]|2978|31||cpp|1633943612469|END|Create Kernels|",
      "[OPTRACE]|2978|32|runPlatformLinker|cpp|1633943612479|START|Process Kernels|",
      "[OPTRACE]|2978|33||cpp|1633943612480|END|Process Kernels|",
      "[OPTRACE]|2978|34|runPlatformLinker|cpp|1633943612480|START|Process Kernel Debug|",
      "[OPTRACE]|2978|35||cpp|1633943612480|END|Process Kernel Debug|",
      "[OPTRACE]|2978|36|runPlatformLinker|cpp|1633943612480|START|Set Kernel Debug|",
      "[OPTRACE]|2978|37||cpp|1633943612480|END|Set Kernel Debug|",
      "[OPTRACE]|2978|38|runPlatformLinker|cpp|1633943612480|START|Set Miscellaneous|",
      "[OPTRACE]|2978|39||cpp|1633943612480|END|Set Miscellaneous|",
      "[OPTRACE]|2978|40|run|cpp|1633943612480|START|Extract Platform|",
      "[OPTRACE]|2978|41||cpp|1633943617758|END|Extract Platform|",
      "[OPTRACE]|3496|1462|ipirun.tcl|vpl|1633944625946|END|Synthesis|",
      "[OPTRACE]|3496|1595|ipirun.tcl|vpl|1633952327166|END|Implementation|",
      "[OPTRACE]|3496|42|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/vpl.tcl|vivado_impl|1633943628833|START|Implementation|ROLLUP_1",
      "[OPTRACE]|3496|43|ipirun.tcl|vpl|1633943628875|START|ipirun|ROLLUP_0",
      "[OPTRACE]|3496|44|ipirun.tcl|vpl|1633943628876|END|ipirun|",
      "[OPTRACE]|3496|45|ipirun.tcl|vpl|1633943628896|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|3496|46|ipirun.tcl|vpl|1633943628897|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|3496|47|ipirun.tcl|vpl|1633943628897|START|Create project|",
      "[OPTRACE]|3496|48|ipirun.tcl|vpl|1633943631231|END|Create project|",
      "[OPTRACE]|3496|49|ipirun.tcl|vpl|1633943631247|START|Create IP caching environment|",
      "[OPTRACE]|3496|50|ipirun.tcl|vpl|1633943634386|END|Create IP caching environment|",
      "[OPTRACE]|3496|51|ipirun.tcl|vpl|1633943634387|START|Import/add dynamic BD|",
      "[OPTRACE]|3496|52|ipirun.tcl|vpl|1633943655883|END|Import/add dynamic BD|",
      "[OPTRACE]|3496|53|ipirun.tcl|vpl|1633943655883|START|Open BD and insert kernels|",
      "[OPTRACE]|3496|54|ipirun.tcl|vpl|1633943674614|END|Open BD and insert kernels|",
      "[OPTRACE]|3496|55|ipirun.tcl|vpl|1633943674618|START|Add debug/profiling support|",
      "[OPTRACE]|3496|56|ipirun.tcl|vpl|1633943674885|END|Add debug/profiling support|",
      "[OPTRACE]|3496|57|ipirun.tcl|vpl|1633943674885|START|IPI address assignments|",
      "[OPTRACE]|3496|58|ipirun.tcl|vpl|1633943674916|END|IPI address assignments|",
      "[OPTRACE]|3496|59|ipirun.tcl|vpl|1633943674916|START|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|3496|60|ipirun.tcl|vpl|1633943674922|END|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|3496|61|ipirun.tcl|vpl|1633943674927|START|Save BD|",
      "[OPTRACE]|3496|62|ipirun.tcl|vpl|1633943675102|END|Save BD|",
      "[OPTRACE]|3496|63|ipirun.tcl|vpl|1633943675102|START|Create address map and debug IP profile files|",
      "[OPTRACE]|3496|64|ipirun.tcl|vpl|1633943675125|END|Create address map and debug IP profile files|",
      "[OPTRACE]|3496|65|ipirun.tcl|vpl|1633943675128|START|Generate output products|",
      "[OPTRACE]|3496|66|ipirun.tcl|vpl|1633943789756|END|Generate output products|",
      "[OPTRACE]|3496|67|ipirun.tcl|vpl|1633943789765|START|Source report_commands_tcl|",
      "[OPTRACE]|3496|68|ipirun.tcl|vpl|1633943790025|END|Source report_commands_tcl|",
      "[OPTRACE]|3496|69|ipirun.tcl|vpl|1633943790026|START|Source synth_props_tcl|",
      "[OPTRACE]|3496|70|ipirun.tcl|vpl|1633943802727|END|Source synth_props_tcl|",
      "[OPTRACE]|3496|71|ipirun.tcl|vpl|1633943802753|START|Source impl_props_tcl|",
      "[OPTRACE]|3496|72|ipirun.tcl|vpl|1633943803037|END|Source impl_props_tcl|",
      "[OPTRACE]|3496|73|ipirun.tcl|vpl|1633943803040|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|40236|1492|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945817604|START|xsdbm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40236|1493|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945817606|START|Creating in-memory project|",
      "[OPTRACE]|40236|1494|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822396|END|Creating in-memory project|",
      "[OPTRACE]|40236|1495|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822396|START|Adding files|",
      "[OPTRACE]|40236|1496|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822692|END|Adding files|",
      "[OPTRACE]|40236|1497|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822695|START|Configure IP Cache|",
      "[OPTRACE]|40236|1498|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822740|END|Configure IP Cache|",
      "[OPTRACE]|40236|1499|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945822741|START|synth_design|",
      "[OPTRACE]|40236|1500|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945896946|END|synth_design|",
      "[OPTRACE]|40236|1501|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945896946|START|Write IP Cache|",
      "[OPTRACE]|40236|1502|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945898276|END|Write IP Cache|",
      "[OPTRACE]|40236|1503|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945898277|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|40236|1504|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945898635|END|write_checkpoint|",
      "[OPTRACE]|40236|1505|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945898636|START|synth reports|REPORT",
      "[OPTRACE]|40236|1506|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945898636|END|synth reports|",
      "[OPTRACE]|40236|1507|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-50022-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1633945899524|END|xsdbm_synth_1|",
      "[OPTRACE]|45312|1434|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944444902|START|pfm_dynamic_memory_subsystem_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45312|1435|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944444904|START|Creating in-memory project|",
      "[OPTRACE]|45312|1436|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944450085|END|Creating in-memory project|",
      "[OPTRACE]|45312|1437|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944450086|START|Adding files|",
      "[OPTRACE]|45312|1438|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944456552|END|Adding files|",
      "[OPTRACE]|45312|1439|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944456560|START|Configure IP Cache|",
      "[OPTRACE]|45312|1440|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944457025|END|Configure IP Cache|",
      "[OPTRACE]|45312|1441|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944457025|START|synth_design|",
      "[OPTRACE]|45312|1442|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944518735|END|synth_design|",
      "[OPTRACE]|45312|1443|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944518735|START|Write IP Cache|",
      "[OPTRACE]|45312|1444|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944521178|END|Write IP Cache|",
      "[OPTRACE]|45312|1445|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944521179|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45312|1446|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944522389|END|write_checkpoint|",
      "[OPTRACE]|45312|1447|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944522390|START|synth reports|REPORT",
      "[OPTRACE]|45312|1448|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944522715|END|synth reports|",
      "[OPTRACE]|45312|1449|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1633944523720|END|pfm_dynamic_memory_subsystem_0_synth_1|",
      "[OPTRACE]|47727|1450|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944536806|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47727|1451|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944536814|START|Creating in-memory project|",
      "[OPTRACE]|47727|1452|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944541771|END|Creating in-memory project|",
      "[OPTRACE]|47727|1453|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944541772|START|Adding files|",
      "[OPTRACE]|47727|1454|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944553761|END|Adding files|",
      "[OPTRACE]|47727|1455|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944553790|START|synth_design|",
      "[OPTRACE]|47727|1456|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944616941|END|synth_design|",
      "[OPTRACE]|47727|1457|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944616974|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|47727|1458|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944617961|END|write_checkpoint|",
      "[OPTRACE]|47727|1459|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944617961|START|synth reports|REPORT",
      "[OPTRACE]|47727|1460|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944617961|END|synth reports|",
      "[OPTRACE]|47727|1461|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1633944618790|END|my_rm_synth_1|",
      "[OPTRACE]|50022|1463|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944636814|START|impl_1|ROLLUP_1",
      "[OPTRACE]|50022|1464|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944636814|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1465|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944636815|START|Design Initialization: pre hook|",
      "[OPTRACE]|50022|1466|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944636840|END|Design Initialization: pre hook|",
      "[OPTRACE]|50022|1467|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944636843|START|create in-memory project|",
      "[OPTRACE]|50022|1468|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944638713|END|create in-memory project|",
      "[OPTRACE]|50022|1469|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944638713|START|set parameters|",
      "[OPTRACE]|50022|1470|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944641786|END|set parameters|",
      "[OPTRACE]|50022|1471|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944641787|START|add files|",
      "[OPTRACE]|50022|1472|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944653904|START|read constraints: implementation|",
      "[OPTRACE]|50022|1473|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944653905|END|read constraints: implementation|",
      "[OPTRACE]|50022|1474|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944653906|END|add files|",
      "[OPTRACE]|50022|1475|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633944653906|START|link_design|",
      "[OPTRACE]|50022|1476|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165289|END|link_design|",
      "[OPTRACE]|50022|1477|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165289|START|gray box cells|",
      "[OPTRACE]|50022|1478|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165290|END|gray box cells|",
      "[OPTRACE]|50022|1479|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165290|START|Design Initialization: post hook|",
      "[OPTRACE]|50022|1480|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165397|END|Design Initialization: post hook|",
      "[OPTRACE]|50022|1481|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945165397|START|init_design_reports|REPORT",
      "[OPTRACE]|50022|1482|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945265262|END|init_design_reports|",
      "[OPTRACE]|50022|1483|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945265262|START|init_design_write_hwdef|",
      "[OPTRACE]|50022|1484|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945268984|END|init_design_write_hwdef|",
      "[OPTRACE]|50022|1485|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945268986|END|Phase: Init Design|",
      "[OPTRACE]|50022|1486|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945268987|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1487|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945268987|START|Opt Design: pre hook|",
      "[OPTRACE]|50022|1488|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945320590|END|Opt Design: pre hook|",
      "[OPTRACE]|50022|1489|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945320591|START|read constraints: opt_design|",
      "[OPTRACE]|50022|1490|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945320591|END|read constraints: opt_design|",
      "[OPTRACE]|50022|1491|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633945320591|START|opt_design|",
      "[OPTRACE]|50022|1508|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946155428|END|opt_design|",
      "[OPTRACE]|50022|1509|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946155428|START|read constraints: opt_design_post|",
      "[OPTRACE]|50022|1510|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946155428|END|read constraints: opt_design_post|",
      "[OPTRACE]|50022|1511|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946155428|START|Opt Design: post hook|",
      "[OPTRACE]|50022|1512|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946384976|END|Opt Design: post hook|",
      "[OPTRACE]|50022|1513|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946384977|START|Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1514|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523763|END|Opt Design: write_checkpoint|",
      "[OPTRACE]|50022|1515|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523763|START|opt_design reports|REPORT",
      "[OPTRACE]|50022|1516|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523763|END|opt_design reports|",
      "[OPTRACE]|50022|1517|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523764|END|Phase: Opt Design|",
      "[OPTRACE]|50022|1518|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523764|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1519|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523764|START|Place Design: pre hook|",
      "[OPTRACE]|50022|1520|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523804|END|Place Design: pre hook|",
      "[OPTRACE]|50022|1521|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523804|START|read constraints: place_design|",
      "[OPTRACE]|50022|1522|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523804|END|read constraints: place_design|",
      "[OPTRACE]|50022|1523|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523804|START|implement_debug_core|",
      "[OPTRACE]|50022|1524|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523826|END|implement_debug_core|",
      "[OPTRACE]|50022|1525|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633946523826|START|place_design|",
      "[OPTRACE]|50022|1526|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948591670|END|place_design|",
      "[OPTRACE]|50022|1527|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948591670|START|read constraints: place_design_post|",
      "[OPTRACE]|50022|1528|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948591670|END|read constraints: place_design_post|",
      "[OPTRACE]|50022|1529|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948591670|START|Place Design: post hook|",
      "[OPTRACE]|50022|1530|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948685143|END|Place Design: post hook|",
      "[OPTRACE]|50022|1531|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948685143|START|Place Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1532|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948824540|END|Place Design: write_checkpoint|",
      "[OPTRACE]|50022|1533|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948824540|START|place_design reports|REPORT",
      "[OPTRACE]|50022|1534|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900160|END|place_design reports|",
      "[OPTRACE]|50022|1535|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900160|END|Phase: Place Design|",
      "[OPTRACE]|50022|1536|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900160|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1537|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900161|START|read constraints: phys_opt_design|",
      "[OPTRACE]|50022|1538|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900161|END|read constraints: phys_opt_design|",
      "[OPTRACE]|50022|1539|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948900161|START|phys_opt_design|",
      "[OPTRACE]|50022|1540|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948919941|END|phys_opt_design|",
      "[OPTRACE]|50022|1541|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948919941|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|50022|1542|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948919941|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|50022|1543|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633948919941|START|Post-Place Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1544|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058613|END|Post-Place Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|50022|1545|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058614|START|phys_opt_design report|REPORT",
      "[OPTRACE]|50022|1546|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058614|END|phys_opt_design report|",
      "[OPTRACE]|50022|1547|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058614|END|Phase: Physical Opt Design|",
      "[OPTRACE]|50022|1548|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058614|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1549|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058616|START|read constraints: route_design|",
      "[OPTRACE]|50022|1550|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058617|END|read constraints: route_design|",
      "[OPTRACE]|50022|1551|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633949058617|START|route_design|",
      "[OPTRACE]|50022|1552|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950731895|END|route_design|",
      "[OPTRACE]|50022|1553|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950731896|START|read constraints: route_design_post|",
      "[OPTRACE]|50022|1554|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950731896|END|read constraints: route_design_post|",
      "[OPTRACE]|50022|1555|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950731896|START|Route Design: post hook|",
      "[OPTRACE]|50022|1556|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950975485|END|Route Design: post hook|",
      "[OPTRACE]|50022|1557|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633950975486|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1558|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951114944|END|Route Design: write_checkpoint|",
      "[OPTRACE]|50022|1559|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951114944|START|route_design reports|REPORT",
      "[OPTRACE]|50022|1560|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453390|END|route_design reports|",
      "[OPTRACE]|50022|1561|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453391|START|route_design misc|",
      "[OPTRACE]|50022|1562|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453394|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1563|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453394|END|route_design write_checkpoint|",
      "[OPTRACE]|50022|1564|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453395|END|route_design misc|",
      "[OPTRACE]|50022|1565|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453395|END|Phase: Route Design|",
      "[OPTRACE]|50022|1566|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453395|START|Phase: Phys-Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|50022|1567|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951453398|START|phys_opt_design|",
      "[OPTRACE]|50022|1568|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951462583|END|phys_opt_design|",
      "[OPTRACE]|50022|1569|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951462583|START|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|50022|1570|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951462584|END|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|50022|1571|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951462585|START|Post-Route Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50022|1572|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951606448|END|Post-Route Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|50022|1573|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951606448|START|phys_opt_design reports|REPORT",
      "[OPTRACE]|50022|1574|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624239|END|phys_opt_design reports|",
      "[OPTRACE]|50022|1575|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624240|START|phys_opt_design misc|",
      "[OPTRACE]|50022|1576|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624245|END|phys_opt_design misc|",
      "[OPTRACE]|50022|1577|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624245|END|Phase: Phys-Opt Design|",
      "[OPTRACE]|50022|1578|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624245|START|Phase: Write Bitstream|ROLLUP_AUTO",
      "[OPTRACE]|50022|1579|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624245|START|write_bitstream setup|",
      "[OPTRACE]|50022|1580|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951624246|START|Write Bitstream: pre hook|",
      "[OPTRACE]|50022|1581|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951651820|END|Write Bitstream: pre hook|",
      "[OPTRACE]|50022|1582|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951651820|START|read constraints: write_bitstream|",
      "[OPTRACE]|50022|1583|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951651821|END|read constraints: write_bitstream|",
      "[OPTRACE]|50022|1584|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951651831|END|write_bitstream setup|",
      "[OPTRACE]|50022|1585|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633951651832|START|write_bitstream|",
      "[OPTRACE]|50022|1586|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316549|END|write_bitstream|",
      "[OPTRACE]|50022|1587|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316549|START|write_bitstream misc|",
      "[OPTRACE]|50022|1588|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316549|START|read constraints: write_bitstream_post|",
      "[OPTRACE]|50022|1589|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316550|END|read constraints: write_bitstream_post|",
      "[OPTRACE]|50022|1590|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316550|START|Write Bitstream: post hook|",
      "[OPTRACE]|50022|1591|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316555|END|Write Bitstream: post hook|",
      "[OPTRACE]|50022|1592|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316569|END|write_bitstream misc|",
      "[OPTRACE]|50022|1593|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316569|END|Phase: Write Bitstream|",
      "[OPTRACE]|50022|1594|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1633952316569|END|impl_1|",
      "[OPTRACE]|9742|1255|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944069180|END|synth_design|",
      "[OPTRACE]|9742|1256|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944069180|START|Write IP Cache|",
      "[OPTRACE]|9742|1286|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944083090|END|Write IP Cache|",
      "[OPTRACE]|9742|1287|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944083107|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9742|1327|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944093204|END|write_checkpoint|",
      "[OPTRACE]|9742|1328|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944093205|START|synth reports|REPORT",
      "[OPTRACE]|9742|1332|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944093690|END|synth reports|",
      "[OPTRACE]|9742|1354|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633944097474|END|pfm_dynamic_calc_0_1_0_synth_1|",
      "[OPTRACE]|9742|152|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943830569|START|pfm_dynamic_calc_0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9742|153|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943830574|START|Creating in-memory project|",
      "[OPTRACE]|9742|350|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839007|END|Creating in-memory project|",
      "[OPTRACE]|9742|351|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839007|START|Adding files|",
      "[OPTRACE]|9742|372|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839287|END|Adding files|",
      "[OPTRACE]|9742|373|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839290|START|Configure IP Cache|",
      "[OPTRACE]|9742|374|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839294|END|Configure IP Cache|",
      "[OPTRACE]|9742|375|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_1_0_synth_1/pfm_dynamic_calc_0_1_0.tcl|vivado_synth|1633943839294|START|synth_design|",
      "[OPTRACE]|9748|118|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943830052|START|pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9748|119|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943830055|START|Creating in-memory project|",
      "[OPTRACE]|9748|288|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837273|END|Creating in-memory project|",
      "[OPTRACE]|9748|289|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837273|START|Adding files|",
      "[OPTRACE]|9748|306|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837635|END|Adding files|",
      "[OPTRACE]|9748|307|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837637|START|Configure IP Cache|",
      "[OPTRACE]|9748|308|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837640|END|Configure IP Cache|",
      "[OPTRACE]|9748|309|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943837640|START|synth_design|",
      "[OPTRACE]|9748|542|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943929358|END|synth_design|",
      "[OPTRACE]|9748|543|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943929358|START|Write IP Cache|",
      "[OPTRACE]|9748|548|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943930280|END|Write IP Cache|",
      "[OPTRACE]|9748|549|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943930280|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9748|554|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943930518|END|write_checkpoint|",
      "[OPTRACE]|9748|555|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943930518|START|synth reports|REPORT",
      "[OPTRACE]|9748|559|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943930861|END|synth reports|",
      "[OPTRACE]|9748|564|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1633943931564|END|pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|9751|106|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943829496|START|pfm_dynamic_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9751|107|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943829500|START|Creating in-memory project|",
      "[OPTRACE]|9751|216|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943835378|END|Creating in-memory project|",
      "[OPTRACE]|9751|217|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943835379|START|Adding files|",
      "[OPTRACE]|9751|242|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943836002|END|Adding files|",
      "[OPTRACE]|9751|243|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943836004|START|Configure IP Cache|",
      "[OPTRACE]|9751|250|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943836081|END|Configure IP Cache|",
      "[OPTRACE]|9751|251|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943836082|START|synth_design|",
      "[OPTRACE]|9751|634|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943945585|END|synth_design|",
      "[OPTRACE]|9751|635|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943945585|START|Write IP Cache|",
      "[OPTRACE]|9751|647|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943947034|END|Write IP Cache|",
      "[OPTRACE]|9751|648|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943947035|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9751|657|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943947462|END|write_checkpoint|",
      "[OPTRACE]|9751|658|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943947462|START|synth reports|REPORT",
      "[OPTRACE]|9751|662|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943947852|END|synth reports|",
      "[OPTRACE]|9751|677|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1633943948565|END|pfm_dynamic_xbar_2_synth_1|",
      "[OPTRACE]|9753|126|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943830134|START|bd_5dca_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9753|127|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943830139|START|Creating in-memory project|",
      "[OPTRACE]|9753|342|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943838784|END|Creating in-memory project|",
      "[OPTRACE]|9753|343|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943838784|START|Adding files|",
      "[OPTRACE]|9753|352|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943839019|END|Adding files|",
      "[OPTRACE]|9753|353|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943839020|START|Configure IP Cache|",
      "[OPTRACE]|9753|354|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943839022|END|Configure IP Cache|",
      "[OPTRACE]|9753|355|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943839022|START|synth_design|",
      "[OPTRACE]|9753|503|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943926047|END|synth_design|",
      "[OPTRACE]|9753|504|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943926048|START|Write IP Cache|",
      "[OPTRACE]|9753|522|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943927057|END|Write IP Cache|",
      "[OPTRACE]|9753|523|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943927058|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9753|528|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943927417|END|write_checkpoint|",
      "[OPTRACE]|9753|529|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943927417|START|synth reports|REPORT",
      "[OPTRACE]|9753|533|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943927779|END|synth reports|",
      "[OPTRACE]|9753|537|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1633943928444|END|bd_5dca_vip_S00_0_synth_1|",
      "[OPTRACE]|9756|115|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943829802|START|pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9756|117|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943829807|START|Creating in-memory project|",
      "[OPTRACE]|9756|256|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836260|END|Creating in-memory project|",
      "[OPTRACE]|9756|257|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836260|START|Adding files|",
      "[OPTRACE]|9756|266|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836524|END|Adding files|",
      "[OPTRACE]|9756|267|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836526|START|Configure IP Cache|",
      "[OPTRACE]|9756|268|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836529|END|Configure IP Cache|",
      "[OPTRACE]|9756|269|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943836530|START|synth_design|",
      "[OPTRACE]|9756|445|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943921844|END|synth_design|",
      "[OPTRACE]|9756|446|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943921844|START|Write IP Cache|",
      "[OPTRACE]|9756|456|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943922936|END|Write IP Cache|",
      "[OPTRACE]|9756|457|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943922937|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9756|465|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943923245|END|write_checkpoint|",
      "[OPTRACE]|9756|466|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943923245|START|synth reports|REPORT",
      "[OPTRACE]|9756|473|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943923618|END|synth reports|",
      "[OPTRACE]|9756|478|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943924346|END|pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1|",
      "[OPTRACE]|9765|110|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943829640|START|pfm_dynamic_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9765|111|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943829648|START|Creating in-memory project|",
      "[OPTRACE]|9765|252|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836089|END|Creating in-memory project|",
      "[OPTRACE]|9765|253|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836089|START|Adding files|",
      "[OPTRACE]|9765|262|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836320|END|Adding files|",
      "[OPTRACE]|9765|263|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836321|START|Configure IP Cache|",
      "[OPTRACE]|9765|264|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836323|END|Configure IP Cache|",
      "[OPTRACE]|9765|265|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943836323|START|synth_design|",
      "[OPTRACE]|9765|552|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943930468|END|synth_design|",
      "[OPTRACE]|9765|553|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943930468|START|Write IP Cache|",
      "[OPTRACE]|9765|565|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943931651|END|Write IP Cache|",
      "[OPTRACE]|9765|566|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943931652|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9765|570|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943931975|END|write_checkpoint|",
      "[OPTRACE]|9765|571|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943931975|START|synth reports|REPORT",
      "[OPTRACE]|9765|572|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943932294|END|synth reports|",
      "[OPTRACE]|9765|579|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1633943932919|END|pfm_dynamic_axi_vip_data_0_synth_1|",
      "[OPTRACE]|9766|143|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943830337|START|pfm_dynamic_axilite_user_input_reg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9766|145|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943830341|START|Creating in-memory project|",
      "[OPTRACE]|9766|290|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837276|END|Creating in-memory project|",
      "[OPTRACE]|9766|291|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837276|START|Adding files|",
      "[OPTRACE]|9766|300|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837523|END|Adding files|",
      "[OPTRACE]|9766|301|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837525|START|Configure IP Cache|",
      "[OPTRACE]|9766|302|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837528|END|Configure IP Cache|",
      "[OPTRACE]|9766|303|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943837529|START|synth_design|",
      "[OPTRACE]|9766|484|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943924654|END|synth_design|",
      "[OPTRACE]|9766|485|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943924654|START|Write IP Cache|",
      "[OPTRACE]|9766|499|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943925715|END|Write IP Cache|",
      "[OPTRACE]|9766|500|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943925720|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9766|505|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943926063|END|write_checkpoint|",
      "[OPTRACE]|9766|506|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943926063|START|synth reports|REPORT",
      "[OPTRACE]|9766|515|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943926431|END|synth reports|",
      "[OPTRACE]|9766|525|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1633943927175|END|pfm_dynamic_axilite_user_input_reg_0_synth_1|",
      "[OPTRACE]|9767|1266|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944071067|END|synth_design|",
      "[OPTRACE]|9767|1267|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944071067|START|Write IP Cache|",
      "[OPTRACE]|9767|1288|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944084587|END|Write IP Cache|",
      "[OPTRACE]|9767|1289|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944084623|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9767|1333|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944094215|END|write_checkpoint|",
      "[OPTRACE]|9767|1334|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944094215|START|synth reports|REPORT",
      "[OPTRACE]|9767|1335|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944094750|END|synth reports|",
      "[OPTRACE]|9767|1357|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633944098750|END|pfm_dynamic_calc_0_2_0_synth_1|",
      "[OPTRACE]|9767|170|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834641|END|Creating in-memory project|",
      "[OPTRACE]|9767|171|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834642|START|Adding files|",
      "[OPTRACE]|9767|186|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834876|END|Adding files|",
      "[OPTRACE]|9767|187|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834878|START|Configure IP Cache|",
      "[OPTRACE]|9767|188|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834881|END|Configure IP Cache|",
      "[OPTRACE]|9767|189|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943834881|START|synth_design|",
      "[OPTRACE]|9767|92|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943828861|START|pfm_dynamic_calc_0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9767|93|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1633943828865|START|Creating in-memory project|",
      "[OPTRACE]|9774|140|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943830326|START|pfm_dynamic_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9774|141|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943830331|START|Creating in-memory project|",
      "[OPTRACE]|9774|334|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943838121|END|Creating in-memory project|",
      "[OPTRACE]|9774|335|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943838121|START|Adding files|",
      "[OPTRACE]|9774|358|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943839101|END|Adding files|",
      "[OPTRACE]|9774|359|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943839102|START|Configure IP Cache|",
      "[OPTRACE]|9774|370|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943839203|END|Configure IP Cache|",
      "[OPTRACE]|9774|371|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943839204|START|synth_design|",
      "[OPTRACE]|9774|696|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943951295|END|synth_design|",
      "[OPTRACE]|9774|697|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943951295|START|Write IP Cache|",
      "[OPTRACE]|9774|700|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943952424|END|Write IP Cache|",
      "[OPTRACE]|9774|701|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943952425|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9774|702|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943952836|END|write_checkpoint|",
      "[OPTRACE]|9774|703|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943952836|START|synth reports|REPORT",
      "[OPTRACE]|9774|712|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943953368|END|synth reports|",
      "[OPTRACE]|9774|727|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1633943954163|END|pfm_dynamic_xbar_3_synth_1|",
      "[OPTRACE]|9780|154|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832241|END|Creating in-memory project|",
      "[OPTRACE]|9780|155|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832241|START|Adding files|",
      "[OPTRACE]|9780|156|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832522|END|Adding files|",
      "[OPTRACE]|9780|157|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832523|START|Configure IP Cache|",
      "[OPTRACE]|9780|158|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832526|END|Configure IP Cache|",
      "[OPTRACE]|9780|159|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943832526|START|synth_design|",
      "[OPTRACE]|9780|404|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943915353|END|synth_design|",
      "[OPTRACE]|9780|405|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943915353|START|Write IP Cache|",
      "[OPTRACE]|9780|410|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943916485|END|Write IP Cache|",
      "[OPTRACE]|9780|411|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943916486|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9780|414|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943916790|END|write_checkpoint|",
      "[OPTRACE]|9780|415|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943916790|START|synth reports|REPORT",
      "[OPTRACE]|9780|417|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943917259|END|synth reports|",
      "[OPTRACE]|9780|423|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943918172|END|bd_5dca_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|9780|74|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943826695|START|bd_5dca_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9780|75|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1633943826703|START|Creating in-memory project|",
      "[OPTRACE]|9781|160|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833544|END|Creating in-memory project|",
      "[OPTRACE]|9781|161|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833544|START|Adding files|",
      "[OPTRACE]|9781|162|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833891|END|Adding files|",
      "[OPTRACE]|9781|163|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833893|START|Configure IP Cache|",
      "[OPTRACE]|9781|164|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833962|END|Configure IP Cache|",
      "[OPTRACE]|9781|165|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943833963|START|synth_design|",
      "[OPTRACE]|9781|604|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943938603|END|synth_design|",
      "[OPTRACE]|9781|605|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943938603|START|Write IP Cache|",
      "[OPTRACE]|9781|608|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943940063|END|Write IP Cache|",
      "[OPTRACE]|9781|609|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943940065|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9781|610|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943940408|END|write_checkpoint|",
      "[OPTRACE]|9781|611|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943940409|START|synth reports|REPORT",
      "[OPTRACE]|9781|614|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943940818|END|synth reports|",
      "[OPTRACE]|9781|617|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943941912|END|bd_ebbe_xsdbm_0_synth_1|",
      "[OPTRACE]|9781|80|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943827801|START|bd_ebbe_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9781|81|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1633943827806|START|Creating in-memory project|",
      "[OPTRACE]|9782|1004|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944010702|END|synth_design|",
      "[OPTRACE]|9782|1005|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944010703|START|Write IP Cache|",
      "[OPTRACE]|9782|1012|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944018442|END|Write IP Cache|",
      "[OPTRACE]|9782|1013|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944018447|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9782|1014|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944023165|END|write_checkpoint|",
      "[OPTRACE]|9782|1015|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944023165|START|synth reports|REPORT",
      "[OPTRACE]|9782|1016|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944023948|END|synth reports|",
      "[OPTRACE]|9782|1034|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633944028110|END|bd_5dca_interconnect0_12_0_synth_1|",
      "[OPTRACE]|9782|128|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943830143|START|bd_5dca_interconnect0_12_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9782|129|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943830146|START|Creating in-memory project|",
      "[OPTRACE]|9782|312|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943837755|END|Creating in-memory project|",
      "[OPTRACE]|9782|313|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943837755|START|Adding files|",
      "[OPTRACE]|9782|368|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943839200|END|Adding files|",
      "[OPTRACE]|9782|369|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943839202|START|Configure IP Cache|",
      "[OPTRACE]|9782|376|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943839318|END|Configure IP Cache|",
      "[OPTRACE]|9782|377|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1633943839318|START|synth_design|",
      "[OPTRACE]|9783|124|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943830124|START|bd_5dca_slice0_12_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9783|125|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943830129|START|Creating in-memory project|",
      "[OPTRACE]|9783|328|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943837883|END|Creating in-memory project|",
      "[OPTRACE]|9783|329|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943837883|START|Adding files|",
      "[OPTRACE]|9783|336|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943838242|END|Adding files|",
      "[OPTRACE]|9783|337|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943838244|START|Configure IP Cache|",
      "[OPTRACE]|9783|338|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943838246|END|Configure IP Cache|",
      "[OPTRACE]|9783|339|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943838247|START|synth_design|",
      "[OPTRACE]|9783|818|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943961350|END|synth_design|",
      "[OPTRACE]|9783|819|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943961350|START|Write IP Cache|",
      "[OPTRACE]|9783|846|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943967381|END|Write IP Cache|",
      "[OPTRACE]|9783|847|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943967394|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9783|852|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943970415|END|write_checkpoint|",
      "[OPTRACE]|9783|853|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943970415|START|synth reports|REPORT",
      "[OPTRACE]|9783|854|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943971263|END|synth reports|",
      "[OPTRACE]|9783|867|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1633943974095|END|bd_5dca_slice0_12_0_synth_1|",
      "[OPTRACE]|9784|1166|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944058037|END|synth_design|",
      "[OPTRACE]|9784|1167|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944058037|START|Write IP Cache|",
      "[OPTRACE]|9784|1230|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944065481|END|Write IP Cache|",
      "[OPTRACE]|9784|1231|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944065482|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9784|1243|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944068520|END|write_checkpoint|",
      "[OPTRACE]|9784|1244|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944068520|START|synth reports|REPORT",
      "[OPTRACE]|9784|1250|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944068852|END|synth reports|",
      "[OPTRACE]|9784|1271|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633944073270|END|bd_5dca_hbm_inst_0_synth_1|",
      "[OPTRACE]|9784|254|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943836216|END|Creating in-memory project|",
      "[OPTRACE]|9784|255|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943836217|START|Adding files|",
      "[OPTRACE]|9784|320|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943837837|END|Adding files|",
      "[OPTRACE]|9784|321|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943837839|START|Configure IP Cache|",
      "[OPTRACE]|9784|324|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943837844|END|Configure IP Cache|",
      "[OPTRACE]|9784|325|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943837845|START|synth_design|",
      "[OPTRACE]|9784|94|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943828880|START|bd_5dca_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9784|95|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1633943828884|START|Creating in-memory project|",
      "[OPTRACE]|9786|168|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834536|END|Creating in-memory project|",
      "[OPTRACE]|9786|169|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834537|START|Adding files|",
      "[OPTRACE]|9786|178|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834807|END|Adding files|",
      "[OPTRACE]|9786|179|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834809|START|Configure IP Cache|",
      "[OPTRACE]|9786|180|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834811|END|Configure IP Cache|",
      "[OPTRACE]|9786|181|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943834811|START|synth_design|",
      "[OPTRACE]|9786|394|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943910784|END|synth_design|",
      "[OPTRACE]|9786|395|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943910784|START|Write IP Cache|",
      "[OPTRACE]|9786|396|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943911892|END|Write IP Cache|",
      "[OPTRACE]|9786|397|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943911893|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9786|398|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943912174|END|write_checkpoint|",
      "[OPTRACE]|9786|399|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943912174|START|synth reports|REPORT",
      "[OPTRACE]|9786|400|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943912636|END|synth reports|",
      "[OPTRACE]|9786|401|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943913426|END|bd_5dca_util_vector_logic_0_synth_1|",
      "[OPTRACE]|9786|88|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943828728|START|bd_5dca_util_vector_logic_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9786|89|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1633943828732|START|Creating in-memory project|",
      "[OPTRACE]|9787|108|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943829631|START|bd_ebbe_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9787|109|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943829635|START|Creating in-memory project|",
      "[OPTRACE]|9787|236|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943835851|END|Creating in-memory project|",
      "[OPTRACE]|9787|237|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943835851|START|Adding files|",
      "[OPTRACE]|9787|244|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943836042|END|Adding files|",
      "[OPTRACE]|9787|245|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943836042|START|Configure IP Cache|",
      "[OPTRACE]|9787|246|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943836044|END|Configure IP Cache|",
      "[OPTRACE]|9787|247|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943836044|START|synth_design|",
      "[OPTRACE]|9787|428|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943920021|END|synth_design|",
      "[OPTRACE]|9787|429|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943920021|START|Write IP Cache|",
      "[OPTRACE]|9787|436|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943921338|END|Write IP Cache|",
      "[OPTRACE]|9787|437|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943921339|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9787|442|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943921627|END|write_checkpoint|",
      "[OPTRACE]|9787|443|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943921627|START|synth reports|REPORT",
      "[OPTRACE]|9787|451|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943922106|END|synth reports|",
      "[OPTRACE]|9787|462|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1633943923084|END|bd_ebbe_lut_buffer_0_synth_1|",
      "[OPTRACE]|9791|136|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943830268|START|bd_5dca_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9791|137|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943830273|START|Creating in-memory project|",
      "[OPTRACE]|9791|340|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838682|END|Creating in-memory project|",
      "[OPTRACE]|9791|341|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838682|START|Adding files|",
      "[OPTRACE]|9791|346|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838907|END|Adding files|",
      "[OPTRACE]|9791|347|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838908|START|Configure IP Cache|",
      "[OPTRACE]|9791|348|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838910|END|Configure IP Cache|",
      "[OPTRACE]|9791|349|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943838910|START|synth_design|",
      "[OPTRACE]|9791|575|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943932594|END|synth_design|",
      "[OPTRACE]|9791|576|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943932595|START|Write IP Cache|",
      "[OPTRACE]|9791|582|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943933523|END|Write IP Cache|",
      "[OPTRACE]|9791|583|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943933525|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9791|587|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943934043|END|write_checkpoint|",
      "[OPTRACE]|9791|588|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943934043|START|synth reports|REPORT",
      "[OPTRACE]|9791|591|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943934433|END|synth reports|",
      "[OPTRACE]|9791|594|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1633943935019|END|bd_5dca_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|9792|202|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835160|END|Creating in-memory project|",
      "[OPTRACE]|9792|203|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835161|START|Adding files|",
      "[OPTRACE]|9792|218|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835400|END|Adding files|",
      "[OPTRACE]|9792|219|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835402|START|Configure IP Cache|",
      "[OPTRACE]|9792|220|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835406|END|Configure IP Cache|",
      "[OPTRACE]|9792|221|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943835406|START|synth_design|",
      "[OPTRACE]|9792|430|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943920430|END|synth_design|",
      "[OPTRACE]|9792|431|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943920430|START|Write IP Cache|",
      "[OPTRACE]|9792|440|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943921564|END|Write IP Cache|",
      "[OPTRACE]|9792|441|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943921564|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9792|447|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943921942|END|write_checkpoint|",
      "[OPTRACE]|9792|448|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943921942|START|synth reports|REPORT",
      "[OPTRACE]|9792|452|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943922383|END|synth reports|",
      "[OPTRACE]|9792|467|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943923272|END|bd_d216_vip_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|9792|98|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943828990|START|bd_d216_vip_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9792|99|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1633943828994|START|Creating in-memory project|",
      "[OPTRACE]|9793|114|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943829795|START|bd_d216_interconnect_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9793|116|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943829803|START|Creating in-memory project|",
      "[OPTRACE]|9793|1389|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944124243|END|synth_design|",
      "[OPTRACE]|9793|1390|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944124243|START|Write IP Cache|",
      "[OPTRACE]|9793|1396|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944140411|END|Write IP Cache|",
      "[OPTRACE]|9793|1397|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944140437|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9793|1398|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944151051|END|write_checkpoint|",
      "[OPTRACE]|9793|1399|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944151052|START|synth reports|REPORT",
      "[OPTRACE]|9793|1400|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944151628|END|synth reports|",
      "[OPTRACE]|9793|1401|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633944157222|END|bd_d216_interconnect_S00_AXI_0_synth_1|",
      "[OPTRACE]|9793|234|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943835692|END|Creating in-memory project|",
      "[OPTRACE]|9793|235|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943835693|START|Adding files|",
      "[OPTRACE]|9793|284|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943837166|END|Adding files|",
      "[OPTRACE]|9793|285|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943837170|START|Configure IP Cache|",
      "[OPTRACE]|9793|286|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943837231|END|Configure IP Cache|",
      "[OPTRACE]|9793|287|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1633943837232|START|synth_design|",
      "[OPTRACE]|9794|134|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943830213|START|bd_d216_interconnect_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9794|1355|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944098412|END|synth_design|",
      "[OPTRACE]|9794|1356|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944098412|START|Write IP Cache|",
      "[OPTRACE]|9794|135|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943830220|START|Creating in-memory project|",
      "[OPTRACE]|9794|1382|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944112350|END|Write IP Cache|",
      "[OPTRACE]|9794|1383|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944112357|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9794|1386|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944121274|END|write_checkpoint|",
      "[OPTRACE]|9794|1387|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944121274|START|synth reports|REPORT",
      "[OPTRACE]|9794|1388|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944121763|END|synth reports|",
      "[OPTRACE]|9794|1391|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633944126725|END|bd_d216_interconnect_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|9794|314|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943837766|END|Creating in-memory project|",
      "[OPTRACE]|9794|315|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943837766|START|Adding files|",
      "[OPTRACE]|9794|386|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943839523|END|Adding files|",
      "[OPTRACE]|9794|387|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943839526|START|Configure IP Cache|",
      "[OPTRACE]|9794|388|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943839590|END|Configure IP Cache|",
      "[OPTRACE]|9794|389|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1633943839591|START|synth_design|",
      "[OPTRACE]|9795|184|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943834844|END|Creating in-memory project|",
      "[OPTRACE]|9795|185|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943834845|START|Adding files|",
      "[OPTRACE]|9795|198|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943835050|END|Adding files|",
      "[OPTRACE]|9795|199|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943835051|START|Configure IP Cache|",
      "[OPTRACE]|9795|200|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943835053|END|Configure IP Cache|",
      "[OPTRACE]|9795|201|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943835054|START|synth_design|",
      "[OPTRACE]|9795|406|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943916379|END|synth_design|",
      "[OPTRACE]|9795|407|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943916379|START|Write IP Cache|",
      "[OPTRACE]|9795|418|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943917366|END|Write IP Cache|",
      "[OPTRACE]|9795|419|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943917367|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9795|420|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943917762|END|write_checkpoint|",
      "[OPTRACE]|9795|421|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943917762|START|synth reports|REPORT",
      "[OPTRACE]|9795|424|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943918385|END|synth reports|",
      "[OPTRACE]|9795|425|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943919226|END|bd_d216_psr_ctrl_interconnect_0_synth_1|",
      "[OPTRACE]|9795|96|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943828943|START|bd_d216_psr_ctrl_interconnect_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9795|97|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1633943828948|START|Creating in-memory project|",
      "[OPTRACE]|9797|104|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943829372|START|bd_d216_interconnect_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9797|105|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943829377|START|Creating in-memory project|",
      "[OPTRACE]|9797|1364|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944103358|END|synth_design|",
      "[OPTRACE]|9797|1365|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944103359|START|Write IP Cache|",
      "[OPTRACE]|9797|1384|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944118567|END|Write IP Cache|",
      "[OPTRACE]|9797|1385|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944118581|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9797|1392|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944127807|END|write_checkpoint|",
      "[OPTRACE]|9797|1393|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944127808|START|synth reports|REPORT",
      "[OPTRACE]|9797|1394|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944128375|END|synth reports|",
      "[OPTRACE]|9797|1395|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633944133379|END|bd_d216_interconnect_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|9797|214|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943835353|END|Creating in-memory project|",
      "[OPTRACE]|9797|215|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943835353|START|Adding files|",
      "[OPTRACE]|9797|292|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943837297|END|Adding files|",
      "[OPTRACE]|9797|293|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943837301|START|Configure IP Cache|",
      "[OPTRACE]|9797|294|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943837368|END|Configure IP Cache|",
      "[OPTRACE]|9797|295|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1633943837368|START|synth_design|",
      "[OPTRACE]|9799|130|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943830163|START|bd_5dca_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9799|131|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943830167|START|Creating in-memory project|",
      "[OPTRACE]|9799|366|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839176|END|Creating in-memory project|",
      "[OPTRACE]|9799|367|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839177|START|Adding files|",
      "[OPTRACE]|9799|378|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839457|END|Adding files|",
      "[OPTRACE]|9799|379|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839458|START|Configure IP Cache|",
      "[OPTRACE]|9799|380|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839459|END|Configure IP Cache|",
      "[OPTRACE]|9799|381|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943839460|START|synth_design|",
      "[OPTRACE]|9799|482|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943924476|END|synth_design|",
      "[OPTRACE]|9799|483|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943924476|START|Write IP Cache|",
      "[OPTRACE]|9799|495|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943925441|END|Write IP Cache|",
      "[OPTRACE]|9799|496|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943925441|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9799|501|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943925747|END|write_checkpoint|",
      "[OPTRACE]|9799|502|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943925747|START|synth reports|REPORT",
      "[OPTRACE]|9799|508|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943926130|END|synth reports|",
      "[OPTRACE]|9799|518|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1633943926749|END|bd_5dca_init_reduce_0_synth_1|",
      "[OPTRACE]|9800|142|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943830336|START|bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9800|144|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943830341|START|Creating in-memory project|",
      "[OPTRACE]|9800|304|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837563|END|Creating in-memory project|",
      "[OPTRACE]|9800|305|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837563|START|Adding files|",
      "[OPTRACE]|9800|322|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837842|END|Adding files|",
      "[OPTRACE]|9800|323|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837844|START|Configure IP Cache|",
      "[OPTRACE]|9800|326|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837845|END|Configure IP Cache|",
      "[OPTRACE]|9800|327|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943837846|START|synth_design|",
      "[OPTRACE]|9800|458|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943922977|END|synth_design|",
      "[OPTRACE]|9800|459|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943922978|START|Write IP Cache|",
      "[OPTRACE]|9800|475|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943924164|END|Write IP Cache|",
      "[OPTRACE]|9800|476|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943924165|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9800|479|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943924434|END|write_checkpoint|",
      "[OPTRACE]|9800|480|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943924434|START|synth reports|REPORT",
      "[OPTRACE]|9800|488|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943924927|END|synth reports|",
      "[OPTRACE]|9800|498|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1633943925509|END|bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|9802|132|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943830197|START|bd_d216_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9802|133|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943830205|START|Creating in-memory project|",
      "[OPTRACE]|9802|1420|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944383537|END|synth_design|",
      "[OPTRACE]|9802|1421|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944383537|START|Write IP Cache|",
      "[OPTRACE]|9802|1424|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944404998|END|Write IP Cache|",
      "[OPTRACE]|9802|1425|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944405014|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9802|1430|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944418357|END|write_checkpoint|",
      "[OPTRACE]|9802|1431|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944418357|START|synth reports|REPORT",
      "[OPTRACE]|9802|1432|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944418952|END|synth reports|",
      "[OPTRACE]|9802|1433|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633944425207|END|bd_d216_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|9802|356|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943839037|END|Creating in-memory project|",
      "[OPTRACE]|9802|357|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943839037|START|Adding files|",
      "[OPTRACE]|9802|390|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943840519|END|Adding files|",
      "[OPTRACE]|9802|391|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943840521|START|Configure IP Cache|",
      "[OPTRACE]|9802|392|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943840976|END|Configure IP Cache|",
      "[OPTRACE]|9802|393|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1633943840976|START|synth_design|",
      "[OPTRACE]|9803|120|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943830074|START|bd_d216_ddr4_mem00_memory_init_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9803|121|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943830079|START|Creating in-memory project|",
      "[OPTRACE]|9803|272|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836695|END|Creating in-memory project|",
      "[OPTRACE]|9803|273|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836695|START|Adding files|",
      "[OPTRACE]|9803|276|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836920|END|Adding files|",
      "[OPTRACE]|9803|278|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836921|START|Configure IP Cache|",
      "[OPTRACE]|9803|280|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836923|END|Configure IP Cache|",
      "[OPTRACE]|9803|281|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943836924|START|synth_design|",
      "[OPTRACE]|9803|573|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943932383|END|synth_design|",
      "[OPTRACE]|9803|574|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943932383|START|Write IP Cache|",
      "[OPTRACE]|9803|584|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943933549|END|Write IP Cache|",
      "[OPTRACE]|9803|585|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943933550|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9803|589|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943934282|END|write_checkpoint|",
      "[OPTRACE]|9803|590|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943934283|START|synth reports|REPORT",
      "[OPTRACE]|9803|593|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943934641|END|synth reports|",
      "[OPTRACE]|9803|595|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1633943935288|END|bd_d216_ddr4_mem00_memory_init_0_synth_1|",
      "[OPTRACE]|9805|122|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943830086|START|bd_d216_psr_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9805|123|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943830090|START|Creating in-memory project|",
      "[OPTRACE]|9805|344|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943838862|END|Creating in-memory project|",
      "[OPTRACE]|9805|345|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943838862|START|Adding files|",
      "[OPTRACE]|9805|362|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943839159|END|Adding files|",
      "[OPTRACE]|9805|363|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943839160|START|Configure IP Cache|",
      "[OPTRACE]|9805|364|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943839163|END|Configure IP Cache|",
      "[OPTRACE]|9805|365|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943839163|START|synth_design|",
      "[OPTRACE]|9805|538|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943929151|END|synth_design|",
      "[OPTRACE]|9805|539|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943929151|START|Write IP Cache|",
      "[OPTRACE]|9805|544|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943930021|END|Write IP Cache|",
      "[OPTRACE]|9805|545|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943930022|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9805|546|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943930260|END|write_checkpoint|",
      "[OPTRACE]|9805|547|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943930260|START|synth reports|REPORT",
      "[OPTRACE]|9805|556|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943930599|END|synth reports|",
      "[OPTRACE]|9805|561|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1633943931289|END|bd_d216_psr_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|9806|150|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943830411|START|bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9806|151|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943830415|START|Creating in-memory project|",
      "[OPTRACE]|9806|298|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837505|END|Creating in-memory project|",
      "[OPTRACE]|9806|299|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837505|START|Adding files|",
      "[OPTRACE]|9806|316|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837799|END|Adding files|",
      "[OPTRACE]|9806|317|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837800|START|Configure IP Cache|",
      "[OPTRACE]|9806|318|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837802|END|Configure IP Cache|",
      "[OPTRACE]|9806|319|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943837802|START|synth_design|",
      "[OPTRACE]|9806|470|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943923527|END|synth_design|",
      "[OPTRACE]|9806|471|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943923527|START|Write IP Cache|",
      "[OPTRACE]|9806|486|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943924656|END|Write IP Cache|",
      "[OPTRACE]|9806|487|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943924657|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9806|489|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943925004|END|write_checkpoint|",
      "[OPTRACE]|9806|490|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943925004|START|synth reports|REPORT",
      "[OPTRACE]|9806|497|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943925494|END|synth reports|",
      "[OPTRACE]|9806|507|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1633943926099|END|bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|9808|100|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943829047|START|bd_d216_ddr4_mem01_ctrl_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9808|101|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943829051|START|Creating in-memory project|",
      "[OPTRACE]|9808|182|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943834829|END|Creating in-memory project|",
      "[OPTRACE]|9808|183|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943834829|START|Adding files|",
      "[OPTRACE]|9808|204|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943835201|END|Adding files|",
      "[OPTRACE]|9808|205|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943835203|START|Configure IP Cache|",
      "[OPTRACE]|9808|206|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943835278|END|Configure IP Cache|",
      "[OPTRACE]|9808|207|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943835279|START|synth_design|",
      "[OPTRACE]|9808|618|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943942676|END|synth_design|",
      "[OPTRACE]|9808|619|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943942676|START|Write IP Cache|",
      "[OPTRACE]|9808|622|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943944008|END|Write IP Cache|",
      "[OPTRACE]|9808|623|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943944009|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9808|628|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943944325|END|write_checkpoint|",
      "[OPTRACE]|9808|629|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943944325|START|synth reports|REPORT",
      "[OPTRACE]|9808|630|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943944677|END|synth reports|",
      "[OPTRACE]|9808|633|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1633943945467|END|bd_d216_ddr4_mem01_ctrl_cc_0_synth_1|",
      "[OPTRACE]|9810|248|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836063|END|Creating in-memory project|",
      "[OPTRACE]|9810|249|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836064|START|Adding files|",
      "[OPTRACE]|9810|258|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836294|END|Adding files|",
      "[OPTRACE]|9810|259|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836295|START|Configure IP Cache|",
      "[OPTRACE]|9810|260|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836297|END|Configure IP Cache|",
      "[OPTRACE]|9810|261|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943836297|START|synth_design|",
      "[OPTRACE]|9810|491|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943925009|END|synth_design|",
      "[OPTRACE]|9810|492|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943925009|START|Write IP Cache|",
      "[OPTRACE]|9810|509|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943926217|END|Write IP Cache|",
      "[OPTRACE]|9810|510|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943926218|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9810|516|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943926578|END|write_checkpoint|",
      "[OPTRACE]|9810|517|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943926578|START|synth reports|REPORT",
      "[OPTRACE]|9810|521|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943926963|END|synth reports|",
      "[OPTRACE]|9810|532|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943927681|END|bd_d216_vip_S02_AXI_0_synth_1|",
      "[OPTRACE]|9810|86|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943828611|START|bd_d216_vip_S02_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9810|87|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1633943828620|START|Creating in-memory project|",
      "[OPTRACE]|9811|102|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943829149|START|bd_d216_interconnect_ddrmem_ctrl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9811|103|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943829153|START|Creating in-memory project|",
      "[OPTRACE]|9811|190|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943834933|END|Creating in-memory project|",
      "[OPTRACE]|9811|191|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943834933|START|Adding files|",
      "[OPTRACE]|9811|222|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943835567|END|Adding files|",
      "[OPTRACE]|9811|223|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943835570|START|Configure IP Cache|",
      "[OPTRACE]|9811|232|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943835688|END|Configure IP Cache|",
      "[OPTRACE]|9811|233|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943835689|START|synth_design|",
      "[OPTRACE]|9811|631|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943944718|END|synth_design|",
      "[OPTRACE]|9811|632|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943944718|START|Write IP Cache|",
      "[OPTRACE]|9811|636|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943946046|END|Write IP Cache|",
      "[OPTRACE]|9811|637|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943946047|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9811|640|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943946415|END|write_checkpoint|",
      "[OPTRACE]|9811|641|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943946415|START|synth reports|REPORT",
      "[OPTRACE]|9811|646|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943946914|END|synth reports|",
      "[OPTRACE]|9811|661|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1633943947746|END|bd_d216_interconnect_ddrmem_ctrl_0_synth_1|",
      "[OPTRACE]|9814|166|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834348|END|Creating in-memory project|",
      "[OPTRACE]|9814|167|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834349|START|Adding files|",
      "[OPTRACE]|9814|172|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834698|END|Adding files|",
      "[OPTRACE]|9814|173|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834699|START|Configure IP Cache|",
      "[OPTRACE]|9814|174|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834702|END|Configure IP Cache|",
      "[OPTRACE]|9814|175|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943834703|START|synth_design|",
      "[OPTRACE]|9814|438|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943921357|END|synth_design|",
      "[OPTRACE]|9814|439|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943921358|START|Write IP Cache|",
      "[OPTRACE]|9814|454|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943922773|END|Write IP Cache|",
      "[OPTRACE]|9814|455|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943922775|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9814|463|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943923192|END|write_checkpoint|",
      "[OPTRACE]|9814|464|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943923193|START|synth reports|REPORT",
      "[OPTRACE]|9814|472|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943923556|END|synth reports|",
      "[OPTRACE]|9814|477|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943924325|END|bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|9814|76|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943827243|START|bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9814|77|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1633943827247|START|Creating in-memory project|",
      "[OPTRACE]|9818|176|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834765|END|Creating in-memory project|",
      "[OPTRACE]|9818|177|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834765|START|Adding files|",
      "[OPTRACE]|9818|192|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834986|END|Adding files|",
      "[OPTRACE]|9818|193|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834986|START|Configure IP Cache|",
      "[OPTRACE]|9818|194|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834988|END|Configure IP Cache|",
      "[OPTRACE]|9818|195|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943834988|START|synth_design|",
      "[OPTRACE]|9818|402|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943915191|END|synth_design|",
      "[OPTRACE]|9818|403|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943915191|START|Write IP Cache|",
      "[OPTRACE]|9818|408|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943916418|END|Write IP Cache|",
      "[OPTRACE]|9818|409|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943916419|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9818|412|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943916705|END|write_checkpoint|",
      "[OPTRACE]|9818|413|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943916705|START|synth reports|REPORT",
      "[OPTRACE]|9818|416|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943917174|END|synth reports|",
      "[OPTRACE]|9818|422|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943917912|END|pfm_dynamic_init_cal_combine_mss_0_synth_1|",
      "[OPTRACE]|9818|78|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943827680|START|pfm_dynamic_init_cal_combine_mss_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9818|79|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1633943827689|START|Creating in-memory project|",
      "[OPTRACE]|9819|208|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835338|END|Creating in-memory project|",
      "[OPTRACE]|9819|209|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835338|START|Adding files|",
      "[OPTRACE]|9819|228|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835594|END|Adding files|",
      "[OPTRACE]|9819|229|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835595|START|Configure IP Cache|",
      "[OPTRACE]|9819|230|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835598|END|Configure IP Cache|",
      "[OPTRACE]|9819|231|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943835599|START|synth_design|",
      "[OPTRACE]|9819|493|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943925222|END|synth_design|",
      "[OPTRACE]|9819|494|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943925222|START|Write IP Cache|",
      "[OPTRACE]|9819|511|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943926388|END|Write IP Cache|",
      "[OPTRACE]|9819|512|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943926389|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9819|519|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943926754|END|write_checkpoint|",
      "[OPTRACE]|9819|520|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943926754|START|synth reports|REPORT",
      "[OPTRACE]|9819|524|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943927168|END|synth reports|",
      "[OPTRACE]|9819|535|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943927940|END|bd_d216_vip_S01_AXI_0_synth_1|",
      "[OPTRACE]|9819|82|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943827840|START|bd_d216_vip_S01_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9819|83|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1633943827848|START|Creating in-memory project|",
      "[OPTRACE]|9820|112|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943829752|START|bd_d216_psr_aclk_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9820|113|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943829760|START|Creating in-memory project|",
      "[OPTRACE]|9820|224|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835582|END|Creating in-memory project|",
      "[OPTRACE]|9820|225|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835582|START|Adding files|",
      "[OPTRACE]|9820|238|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835896|END|Adding files|",
      "[OPTRACE]|9820|239|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835898|START|Configure IP Cache|",
      "[OPTRACE]|9820|240|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835902|END|Configure IP Cache|",
      "[OPTRACE]|9820|241|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943835902|START|synth_design|",
      "[OPTRACE]|9820|426|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943919801|END|synth_design|",
      "[OPTRACE]|9820|427|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943919801|START|Write IP Cache|",
      "[OPTRACE]|9820|432|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943920934|END|Write IP Cache|",
      "[OPTRACE]|9820|433|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943920935|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9820|434|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943921274|END|write_checkpoint|",
      "[OPTRACE]|9820|435|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943921274|START|synth reports|REPORT",
      "[OPTRACE]|9820|444|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943921745|END|synth reports|",
      "[OPTRACE]|9820|453|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1633943922489|END|bd_d216_psr_aclk_SLR0_0_synth_1|",
      "[OPTRACE]|9821|138|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943830288|START|bd_d216_vip_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9821|139|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943830292|START|Creating in-memory project|",
      "[OPTRACE]|9821|360|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839110|END|Creating in-memory project|",
      "[OPTRACE]|9821|361|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839110|START|Adding files|",
      "[OPTRACE]|9821|382|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839462|END|Adding files|",
      "[OPTRACE]|9821|383|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839463|START|Configure IP Cache|",
      "[OPTRACE]|9821|384|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839466|END|Configure IP Cache|",
      "[OPTRACE]|9821|385|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943839466|START|synth_design|",
      "[OPTRACE]|9821|540|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943929272|END|synth_design|",
      "[OPTRACE]|9821|541|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943929272|START|Write IP Cache|",
      "[OPTRACE]|9821|550|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943930415|END|Write IP Cache|",
      "[OPTRACE]|9821|551|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943930415|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9821|557|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943930765|END|write_checkpoint|",
      "[OPTRACE]|9821|558|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943930765|START|synth reports|REPORT",
      "[OPTRACE]|9821|560|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943931169|END|synth reports|",
      "[OPTRACE]|9821|569|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1633943931864|END|bd_d216_vip_S00_AXI_0_synth_1|",
      "[OPTRACE]|9822|1418|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944372883|END|synth_design|",
      "[OPTRACE]|9822|1419|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944372883|START|Write IP Cache|",
      "[OPTRACE]|9822|1422|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944393730|END|Write IP Cache|",
      "[OPTRACE]|9822|1423|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944393755|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9822|1426|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944407422|END|write_checkpoint|",
      "[OPTRACE]|9822|1427|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944407422|START|synth reports|REPORT",
      "[OPTRACE]|9822|1428|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944408097|END|synth reports|",
      "[OPTRACE]|9822|1429|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633944415415|END|bd_d216_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|9822|226|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943835589|END|Creating in-memory project|",
      "[OPTRACE]|9822|227|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943835590|START|Adding files|",
      "[OPTRACE]|9822|274|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943836735|END|Adding files|",
      "[OPTRACE]|9822|275|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943836738|START|Configure IP Cache|",
      "[OPTRACE]|9822|296|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943837479|END|Configure IP Cache|",
      "[OPTRACE]|9822|297|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943837480|START|synth_design|",
      "[OPTRACE]|9822|84|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943828604|START|bd_d216_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9822|85|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1633943828608|START|Creating in-memory project|",
      "[OPTRACE]|9823|196|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943834990|END|Creating in-memory project|",
      "[OPTRACE]|9823|197|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943834990|START|Adding files|",
      "[OPTRACE]|9823|210|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943835339|END|Adding files|",
      "[OPTRACE]|9823|211|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943835341|START|Configure IP Cache|",
      "[OPTRACE]|9823|212|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943835344|END|Configure IP Cache|",
      "[OPTRACE]|9823|213|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943835344|START|synth_design|",
      "[OPTRACE]|9823|562|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943931521|END|synth_design|",
      "[OPTRACE]|9823|563|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943931522|START|Write IP Cache|",
      "[OPTRACE]|9823|577|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943932886|END|Write IP Cache|",
      "[OPTRACE]|9823|578|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943932888|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9823|580|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943933403|END|write_checkpoint|",
      "[OPTRACE]|9823|581|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943933404|START|synth reports|REPORT",
      "[OPTRACE]|9823|586|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943933876|END|synth reports|",
      "[OPTRACE]|9823|592|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943934641|END|pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1|",
      "[OPTRACE]|9823|90|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943828741|START|pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9823|91|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1633943828745|START|Creating in-memory project|",
      "[OPTRACE]|9824|147|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943830345|START|pfm_dynamic_init_combine_mss_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9824|149|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943830349|START|Creating in-memory project|",
      "[OPTRACE]|9824|310|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837666|END|Creating in-memory project|",
      "[OPTRACE]|9824|311|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837666|START|Adding files|",
      "[OPTRACE]|9824|330|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837954|END|Adding files|",
      "[OPTRACE]|9824|331|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837955|START|Configure IP Cache|",
      "[OPTRACE]|9824|332|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837956|END|Configure IP Cache|",
      "[OPTRACE]|9824|333|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943837956|START|synth_design|",
      "[OPTRACE]|9824|513|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943926399|END|synth_design|",
      "[OPTRACE]|9824|514|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943926399|START|Write IP Cache|",
      "[OPTRACE]|9824|526|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943927278|END|Write IP Cache|",
      "[OPTRACE]|9824|527|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943927279|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9824|530|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943927552|END|write_checkpoint|",
      "[OPTRACE]|9824|531|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943927552|START|synth reports|REPORT",
      "[OPTRACE]|9824|534|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943927891|END|synth reports|",
      "[OPTRACE]|9824|536|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1633943928428|END|pfm_dynamic_init_combine_mss_0_synth_1|",
      "[OPTRACE]|9825|146|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943830343|START|bd_d216_psr_aclk_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9825|148|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943830347|START|Creating in-memory project|",
      "[OPTRACE]|9825|270|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836632|END|Creating in-memory project|",
      "[OPTRACE]|9825|271|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836632|START|Adding files|",
      "[OPTRACE]|9825|277|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836921|END|Adding files|",
      "[OPTRACE]|9825|279|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836923|START|Configure IP Cache|",
      "[OPTRACE]|9825|282|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836925|END|Configure IP Cache|",
      "[OPTRACE]|9825|283|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943836926|START|synth_design|",
      "[OPTRACE]|9825|449|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943922060|END|synth_design|",
      "[OPTRACE]|9825|450|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943922061|START|Write IP Cache|",
      "[OPTRACE]|9825|460|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943923077|END|Write IP Cache|",
      "[OPTRACE]|9825|461|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943923078|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9825|468|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943923324|END|write_checkpoint|",
      "[OPTRACE]|9825|469|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943923324|START|synth reports|REPORT",
      "[OPTRACE]|9825|474|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943923703|END|synth reports|",
      "[OPTRACE]|9825|481|/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1633943924458|END|bd_d216_psr_aclk_SLR1_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

