verilog work "Reg_File.v"
verilog work "PC.v"
verilog work "Mux_8_4.v"
verilog work "Mux_48_16.v"
verilog work "Mux_32_16.v"
verilog work "IR.v"
verilog work "Control_Logic.v"
verilog work "ALU.v"
vhdl work "UART_TX_CTRL.vhd"
verilog work "read_from_ram.v"
verilog work "Datapath.v"
verilog work "Controller.v"
verilog work "read_ram_and_uart.v"
verilog work "ipcore_dir/ip_rom_input_code.v"
verilog work "ipcore_dir/ip_ram_output_code.v"
verilog work "CPU_16_Bit_RISC.v"
verilog work "top_level.v"
