<stg><name>VITIS_LOOP_51_2_proc</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %buffer_a_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_a_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %buffer_b_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_b_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %buffer_a_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_a_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %buffer_b_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_b_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %window_a_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_0_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %window_a_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_0_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %window_a_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_0_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %window_a_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_1_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %window_a_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_1_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %window_a_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_1_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %window_a_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_2_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %window_a_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_2_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %window_a_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_a_2_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %window_b_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_0_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %window_b_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_0_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %window_b_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_0_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %window_b_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_1_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %window_b_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_1_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %window_b_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_1_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %window_b_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_2_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %window_b_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_2_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %window_b_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_b_2_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:24 %br_ln51 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %._crit_edge.i.i.i, i1 1, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
rewind_header:5 %col1 = phi i10 0, void %entry, i10 %col, void %._crit_edge.i.i.i, i10 0, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="col1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:0 %row_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %row

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="10">
<![CDATA[
rewind_init:1 %zext_ln51 = zext i10 %row_read

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:2 %mul_ln51 = mul i20 %zext_ln51, i20 1278

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:6 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %row_read, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:7 %icmp = icmp_ne  i9 %tmp, i9 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split1.i.i.0.i:4 %col = add i10 %col1, i10 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:7 %zext_ln47_1 = zext i10 %col1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:20 %buffer_a_1_addr = getelementptr i16 %buffer_a_1, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="buffer_a_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:22 %buffer_b_1_addr = getelementptr i16 %buffer_b_1, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="buffer_b_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:24 %buffer_a_2_addr = getelementptr i16 %buffer_a_2, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="buffer_a_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:25 %window_a_1_2_1 = load i10 %buffer_a_2_addr

]]></Node>
<StgValue><ssdm name="window_a_1_2_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:28 %buffer_b_2_addr = getelementptr i16 %buffer_b_2, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="buffer_b_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:29 %window_b_1_2_1 = load i10 %buffer_b_2_addr

]]></Node>
<StgValue><ssdm name="window_b_1_2_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i.i.i:0 %icmp_ln51 = icmp_eq  i10 %col1, i10 640

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.i:1 %br_ln51 = br i1 %icmp_ln51, void %rewind_header, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_51_2_proc.exit:1 %br_ln0 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:2 %mul_ln51 = mul i20 %zext_ln51, i20 1278

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:21 %window_a_0_2_1 = load i10 %buffer_a_1_addr

]]></Node>
<StgValue><ssdm name="window_a_0_2_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:23 %window_b_0_2_1 = load i10 %buffer_b_1_addr

]]></Node>
<StgValue><ssdm name="window_b_0_2_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:25 %window_a_1_2_1 = load i10 %buffer_a_2_addr

]]></Node>
<StgValue><ssdm name="window_a_1_2_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:26 %empty_32 = trunc i16 %window_a_1_2_1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:27 %store_ln59 = store i16 %window_a_1_2_1, i10 %buffer_a_1_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:29 %window_b_1_2_1 = load i10 %buffer_b_2_addr

]]></Node>
<StgValue><ssdm name="window_b_1_2_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:30 %empty_33 = trunc i16 %window_b_1_2_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:31 %store_ln60 = store i16 %window_b_1_2_1, i10 %buffer_b_1_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:46 %window_a_1_0_1 = load i16 %window_a_1_1

]]></Node>
<StgValue><ssdm name="window_a_1_0_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:47 %empty_36 = trunc i16 %window_a_1_0_1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:48 %store_ln69 = store i16 %window_a_1_0_1, i16 %window_a_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:49 %window_b_1_0_1 = load i16 %window_b_1_1

]]></Node>
<StgValue><ssdm name="window_b_1_0_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:50 %empty_37 = trunc i16 %window_b_1_0_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:51 %store_ln70 = store i16 %window_b_1_0_1, i16 %window_b_1_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:52 %window_a_1_1_1 = load i16 %window_a_1_2

]]></Node>
<StgValue><ssdm name="window_a_1_1_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:53 %store_ln69 = store i16 %window_a_1_1_1, i16 %window_a_1_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:54 %window_b_1_1_1 = load i16 %window_b_1_2

]]></Node>
<StgValue><ssdm name="window_b_1_1_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:55 %store_ln70 = store i16 %window_b_1_1_1, i16 %window_b_1_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:56 %store_ln72 = store i16 %window_a_1_2_1, i16 %window_a_1_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:57 %store_ln73 = store i16 %window_b_1_2_1, i16 %window_b_1_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:2 %mul_ln51 = mul i20 %zext_ln51, i20 1278

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:21 %window_a_0_2_1 = load i10 %buffer_a_1_addr

]]></Node>
<StgValue><ssdm name="window_a_0_2_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:23 %window_b_0_2_1 = load i10 %buffer_b_1_addr

]]></Node>
<StgValue><ssdm name="window_b_0_2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:1 %icmp_rewind = phi i1 0, void %entry, i1 %icmp_phi, void %._crit_edge.i.i.i, i1 0, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="icmp_rewind"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:2 %p_shl3_cast6_rewind = phi i19 0, void %entry, i19 %p_shl3_cast6_phi, void %._crit_edge.i.i.i, i19 0, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="p_shl3_cast6_rewind"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:3 %p_shl_rewind = phi i20 0, void %entry, i20 %p_shl_phi, void %._crit_edge.i.i.i, i20 0, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="p_shl_rewind"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:4 %mul_ln51_rewind = phi i20 0, void %entry, i20 %mul_ln51_phi, void %._crit_edge.i.i.i, i20 0, void %VITIS_LOOP_51_2_proc.exit

]]></Node>
<StgValue><ssdm name="mul_ln51_rewind"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:6 %br_ln0 = br i1 %do_init, void %.split1.i.i.0.i, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:2 %mul_ln51 = mul i20 %zext_ln51, i20 1278

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
rewind_init:3 %p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %row_read, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
rewind_init:4 %p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %row_read, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="18">
<![CDATA[
rewind_init:5 %p_shl3_cast6 = zext i18 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast6"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:8 %br_ln51 = br void %.split1.i.i.0.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split1.i.i.0.i:0 %icmp_phi = phi i1 %icmp, void %rewind_init, i1 %icmp_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="icmp_phi"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.split1.i.i.0.i:1 %p_shl3_cast6_phi = phi i19 %p_shl3_cast6, void %rewind_init, i19 %p_shl3_cast6_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_shl3_cast6_phi"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
.split1.i.i.0.i:2 %p_shl_phi = phi i20 %p_shl, void %rewind_init, i20 %p_shl_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_shl_phi"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
.split1.i.i.0.i:3 %mul_ln51_phi = phi i20 %mul_ln51, void %rewind_init, i20 %mul_ln51_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="mul_ln51_phi"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="10">
<![CDATA[
.split1.i.i.0.i:6 %zext_ln47 = zext i10 %col1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split1.i.i.0.i:10 %add_ln53_1 = add i19 %p_shl3_cast6_phi, i19 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="20" op_0_bw="19">
<![CDATA[
.split1.i.i.0.i:11 %zext_ln53 = zext i19 %add_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split1.i.i.0.i:12 %add_ln53 = add i20 %zext_ln53, i20 %p_shl_phi

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:13 %zext_ln54 = zext i20 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:14 %src_addr = getelementptr i16 %src, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:15 %pin_a = load i20 %src_addr

]]></Node>
<StgValue><ssdm name="pin_a"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split1.i.i.0.i:16 %add_ln55 = add i20 %add_ln53, i20 639

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:17 %zext_ln56 = zext i20 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1.i.i.0.i:18 %src_addr_1 = getelementptr i16 %src, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:19 %pin_b = load i20 %src_addr_1

]]></Node>
<StgValue><ssdm name="pin_b"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1.i.i.0.i:70 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %col1, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split1.i.i.0.i:71 %icmp_ln76 = icmp_ne  i9 %tmp_1, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split1.i.i.0.i:72 %and_ln76 = and i1 %icmp_phi, i1 %icmp_ln76

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:73 %br_ln76 = br i1 %and_ln76, void %._crit_edge.i.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="10">
<![CDATA[
:0 %zext_ln47_2 = zext i10 %col1

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %add_ln77_2 = add i13 %zext_ln47_2, i13 5636

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="13">
<![CDATA[
:2 %sext_ln77 = sext i13 %add_ln77_2

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %add_ln77 = add i20 %sext_ln77, i20 %mul_ln51_phi

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8 %tmp_i_i10_i = sub i15 %empty_32, i15 %empty_36

]]></Node>
<StgValue><ssdm name="tmp_i_i10_i"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:52 %tmp24_i_i6_i = sub i15 %empty_33, i15 %empty_37

]]></Node>
<StgValue><ssdm name="tmp24_i_i6_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split1.i.i.0.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 641, i64 641, i64 641

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split1.i.i.0.i:8 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split1.i.i.0.i:9 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:15 %pin_a = load i20 %src_addr

]]></Node>
<StgValue><ssdm name="pin_a"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="20">
<![CDATA[
.split1.i.i.0.i:19 %pin_b = load i20 %src_addr_1

]]></Node>
<StgValue><ssdm name="pin_b"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:32 %store_ln62 = store i16 %pin_a, i10 %buffer_a_2_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:33 %store_ln63 = store i16 %pin_b, i10 %buffer_b_2_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:34 %window_a_0_0_1 = load i16 %window_a_0_1

]]></Node>
<StgValue><ssdm name="window_a_0_0_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:35 %store_ln69 = store i16 %window_a_0_0_1, i16 %window_a_0_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:36 %window_b_0_0_1 = load i16 %window_b_0_1

]]></Node>
<StgValue><ssdm name="window_b_0_0_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:37 %store_ln70 = store i16 %window_b_0_0_1, i16 %window_b_0_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:38 %window_a_0_1_1 = load i16 %window_a_0_2

]]></Node>
<StgValue><ssdm name="window_a_0_1_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:39 %empty_34 = trunc i16 %window_a_0_1_1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:40 %store_ln69 = store i16 %window_a_0_1_1, i16 %window_a_0_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:41 %window_b_0_1_1 = load i16 %window_b_0_2

]]></Node>
<StgValue><ssdm name="window_b_0_1_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:42 %empty_35 = trunc i16 %window_b_0_1_1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:43 %store_ln70 = store i16 %window_b_0_1_1, i16 %window_b_0_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:44 %store_ln72 = store i16 %window_a_0_2_1, i16 %window_a_0_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:45 %store_ln73 = store i16 %window_b_0_2_1, i16 %window_b_0_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:58 %window_a_2_0_1 = load i16 %window_a_2_1

]]></Node>
<StgValue><ssdm name="window_a_2_0_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:59 %store_ln69 = store i16 %window_a_2_0_1, i16 %window_a_2_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:60 %window_b_2_0_1 = load i16 %window_b_2_1

]]></Node>
<StgValue><ssdm name="window_b_2_0_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split1.i.i.0.i:61 %store_ln70 = store i16 %window_b_2_0_1, i16 %window_b_2_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:62 %window_a_2_1_1 = load i16 %window_a_2_2

]]></Node>
<StgValue><ssdm name="window_a_2_1_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:63 %empty_38 = trunc i16 %window_a_2_1_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:64 %store_ln69 = store i16 %window_a_2_1_1, i16 %window_a_2_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:65 %window_b_2_1_1 = load i16 %window_b_2_2

]]></Node>
<StgValue><ssdm name="window_b_2_1_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="16">
<![CDATA[
.split1.i.i.0.i:66 %empty_39 = trunc i16 %window_b_2_1_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:67 %store_ln70 = store i16 %window_b_2_1_1, i16 %window_b_2_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:68 %store_ln72 = store i16 %pin_a, i16 %window_a_2_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split1.i.i.0.i:69 %store_ln73 = store i16 %pin_b, i16 %window_b_2_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4 %add_ln77_1 = add i20 %add_ln77, i20 1048574

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="20">
<![CDATA[
:5 %zext_ln78 = zext i20 %add_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:6 %add_ln78 = add i20 %add_ln77, i20 637

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="20">
<![CDATA[
:7 %add_ln78_cast_i = zext i20 %add_ln78

]]></Node>
<StgValue><ssdm name="add_ln78_cast_i"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:9 %tmp12_i_i_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_i_i10_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp12_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10 %add_ln82 = add i16 %pin_a, i16 %window_a_0_2_1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %sub_ln82 = sub i16 %add_ln82, i16 %window_a_0_0_1

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %add_ln82_1 = add i16 %sub_ln82, i16 %tmp12_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %sumx_a = sub i16 %add_ln82_1, i16 %window_a_2_0_1

]]></Node>
<StgValue><ssdm name="sumx_a"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16">
<![CDATA[
:14 %trunc_ln28 = trunc i16 %sumx_a

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15 %tmp17_i_i8_i = sub i15 %empty_38, i15 %empty_34

]]></Node>
<StgValue><ssdm name="tmp17_i_i8_i"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:16 %tmp18_i_i_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp17_i_i8_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp18_i_i_i"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %sub_ln83 = sub i16 %pin_a, i16 %window_a_0_2_1

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18 %sub_ln83_1 = sub i16 %sub_ln83, i16 %window_a_0_0_1

]]></Node>
<StgValue><ssdm name="sub_ln83_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="16">
<![CDATA[
:19 %trunc_ln83 = trunc i16 %window_a_2_0_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16">
<![CDATA[
:20 %trunc_ln83_1 = trunc i16 %sub_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="15">
<![CDATA[
:21 %trunc_ln83_3 = trunc i15 %tmp17_i_i8_i

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:22 %trunc_ln83_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln83_3, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %add_ln83 = add i16 %sub_ln83_1, i16 %tmp18_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24 %sumy_a = add i16 %add_ln83, i16 %window_a_2_0_1

]]></Node>
<StgValue><ssdm name="sumy_a"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25 %add_ln28 = add i8 %trunc_ln83, i8 %trunc_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26 %add_ln28_1 = add i8 %add_ln28, i8 %trunc_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:27 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx_a, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumx_a, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29 %icmp_ln85 = icmp_sgt  i8 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30 %or_ln85 = or i1 %tmp_2, i1 %icmp_ln85

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:31 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx_a, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32 %xor_ln85 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33 %select_ln85 = select i1 %xor_ln85, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:34 %sumx_a_1 = select i1 %or_ln85, i8 %select_ln85, i8 %trunc_ln28

]]></Node>
<StgValue><ssdm name="sumx_a_1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8">
<![CDATA[
:35 %zext_ln28 = zext i8 %sumx_a_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:36 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy_a, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumy_a, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38 %icmp_ln86 = icmp_sgt  i8 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39 %or_ln86 = or i1 %tmp_5, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:40 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy_a, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41 %xor_ln86 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42 %select_ln86 = select i1 %xor_ln86, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:43 %sumy_a_1 = select i1 %or_ln86, i8 %select_ln86, i8 %add_ln28_1

]]></Node>
<StgValue><ssdm name="sumy_a_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
:44 %zext_ln28_1 = zext i8 %sumy_a_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:45 %add_ln87 = add i9 %zext_ln28_1, i9 %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46 %add_ln28_2 = add i8 %sumy_a_1, i8 %sumx_a_1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:47 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln87, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:48 %pout_a = select i1 %tmp_8, i8 255, i8 %add_ln28_2

]]></Node>
<StgValue><ssdm name="pout_a"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
:49 %zext_ln30 = zext i8 %pout_a

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="20" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="20">
<![CDATA[
:51 %store_ln89 = store i16 %zext_ln30, i20 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:53 %tmp25_i_i_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp24_i_i6_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp25_i_i_i"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %add_ln91 = add i16 %pin_b, i16 %window_b_0_2_1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55 %sub_ln91 = sub i16 %add_ln91, i16 %window_b_0_0_1

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56 %add_ln91_1 = add i16 %sub_ln91, i16 %tmp25_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57 %sumx_b = sub i16 %add_ln91_1, i16 %window_b_2_0_1

]]></Node>
<StgValue><ssdm name="sumx_b"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="16">
<![CDATA[
:58 %trunc_ln28_1 = trunc i16 %sumx_b

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:59 %tmp30_i_i4_i = sub i15 %empty_39, i15 %empty_35

]]></Node>
<StgValue><ssdm name="tmp30_i_i4_i"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:60 %tmp31_i_i_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp30_i_i4_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp31_i_i_i"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61 %sub_ln92 = sub i16 %pin_b, i16 %window_b_0_2_1

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62 %sub_ln92_1 = sub i16 %sub_ln92, i16 %window_b_0_0_1

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16">
<![CDATA[
:63 %trunc_ln92 = trunc i16 %window_b_2_0_1

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16">
<![CDATA[
:64 %trunc_ln92_1 = trunc i16 %sub_ln92_1

]]></Node>
<StgValue><ssdm name="trunc_ln92_1"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="15">
<![CDATA[
:65 %trunc_ln92_3 = trunc i15 %tmp30_i_i4_i

]]></Node>
<StgValue><ssdm name="trunc_ln92_3"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:66 %trunc_ln92_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln92_3, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln92_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67 %add_ln92 = add i16 %sub_ln92_1, i16 %tmp31_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %sumy_b = add i16 %add_ln92, i16 %window_b_2_0_1

]]></Node>
<StgValue><ssdm name="sumy_b"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69 %add_ln28_3 = add i8 %trunc_ln92, i8 %trunc_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70 %add_ln28_4 = add i8 %add_ln28_3, i8 %trunc_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:71 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx_b, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumx_b, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:73 %icmp_ln94 = icmp_sgt  i8 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:74 %or_ln94 = or i1 %tmp_9, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:75 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx_b, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:76 %xor_ln94 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:77 %select_ln94 = select i1 %xor_ln94, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:78 %sumx_b_1 = select i1 %or_ln94, i8 %select_ln94, i8 %trunc_ln28_1

]]></Node>
<StgValue><ssdm name="sumx_b_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
:79 %zext_ln28_2 = zext i8 %sumx_b_1

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:80 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy_b, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:81 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumy_b, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82 %icmp_ln95 = icmp_sgt  i8 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:83 %or_ln95 = or i1 %tmp_12, i1 %icmp_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:84 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy_b, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:85 %xor_ln95 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:86 %select_ln95 = select i1 %xor_ln95, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:87 %sumy_b_1 = select i1 %or_ln95, i8 %select_ln95, i8 %add_ln28_4

]]></Node>
<StgValue><ssdm name="sumy_b_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
:88 %zext_ln28_3 = zext i8 %sumy_b_1

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:89 %add_ln96 = add i9 %zext_ln28_3, i9 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:90 %add_ln28_5 = add i8 %sumy_b_1, i8 %sumx_b_1

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:91 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln96, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:92 %pout_b = select i1 %tmp_15, i8 255, i8 %add_ln28_5

]]></Node>
<StgValue><ssdm name="pout_b"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8">
<![CDATA[
:93 %zext_ln39 = zext i8 %pout_b

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="20" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %dst_addr_1 = getelementptr i16 %dst, i64 0, i64 %add_ln78_cast_i

]]></Node>
<StgValue><ssdm name="dst_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="20">
<![CDATA[
:95 %store_ln98 = store i16 %zext_ln39, i20 %dst_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:96 %br_ln99 = br void %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_51_2_proc.exit:0 %return_ln0 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
