{"vcs1":{"timestamp_begin":1740648025.663131657, "rt":0.15, "ut":0.04, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740648025.363028083}
{"VCS_COMP_START_TIME": 1740648025.363028083}
{"VCS_COMP_END_TIME": 1740648025.855612092}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
