import esphome.codegen as cg
import esphome.config_validation as cv
from esphome import pins
from esphome.const import CONF_ID
from esphome.core import coroutine_with_priority

DEPENDENCIES = ["esp32"]
CODEOWNERS = ["@stas-sl"]

i2s_ns = cg.esphome_ns.namespace("i2s")
I2SComponent = i2s_ns.class_("I2SComponent", cg.Component)

MULTI_CONF = True

CONF_WS_PIN = "ws_pin"
CONF_BCK_PIN = "bck_pin"
CONF_DIN_PIN = "din_pin"
CONF_DOUT_PIN = "dout_pin"
CONF_SAMPLE_RATE = "sample_rate"
CONF_BITS_PER_SAMPLE = "bits_per_sample"
CONF_MCLK_MULTIPLE = "mclk_multiple"
CONF_DMA_BUF_COUNT = "dma_buf_count"
CONF_DMA_BUF_LEN = "dma_buf_len"
CONF_USE_APLL = "use_apll"
CONF_BITS_SHIFT = "bits_shift"
CONF_CHANNEL = "channel"


i2s_channel_fmt_t = cg.global_ns.enum("i2s_channel_fmt_t")
CHANNELS = {
    "left": i2s_channel_fmt_t.I2S_CHANNEL_FMT_ONLY_LEFT,
    "right": i2s_channel_fmt_t.I2S_CHANNEL_FMT_ONLY_RIGHT,
}


def validate_mclk_divisible_by_3(config):
    if config[CONF_BITS_PER_SAMPLE] == 24 and config[CONF_MCLK_MULTIPLE] % 3 != 0:
        raise cv.Invalid(
            f"{CONF_MCLK_MULTIPLE} must be divisible by 3 when bits per sample is 24"
        )
    return config


CONFIG_SCHEMA = cv.All(
    cv.Schema(
        {
            cv.GenerateID(): cv.declare_id(I2SComponent),
            cv.Required(CONF_WS_PIN): pins.internal_gpio_output_pin_schema,
            cv.Required(CONF_BCK_PIN): pins.internal_gpio_output_pin_schema,
            cv.Optional(CONF_DIN_PIN): pins.internal_gpio_input_pin_schema,
            cv.Optional(CONF_DOUT_PIN): pins.internal_gpio_output_pin_schema,
            cv.Optional(CONF_SAMPLE_RATE, 48000): cv.positive_not_null_int,
            cv.Optional(CONF_BITS_PER_SAMPLE, 16): cv.one_of(8, 16, 24, 32, int=True),
            cv.Optional(CONF_MCLK_MULTIPLE, default=256):
                cv.one_of(128, 192, 256, 384, 512, 576, 768, 1024, 1152, int=True),
            cv.Optional(CONF_DMA_BUF_COUNT, 8): cv.positive_not_null_int,
            cv.Optional(CONF_DMA_BUF_LEN, 256): cv.positive_not_null_int,
            cv.Optional(CONF_USE_APLL, False): cv.boolean,
            cv.Optional(CONF_BITS_SHIFT, 0): cv.int_range(0, 32),
            cv.Optional(CONF_CHANNEL, default="right"): cv.enum(CHANNELS),
        }
    ).extend(cv.COMPONENT_SCHEMA),
    cv.has_at_least_one_key(CONF_DIN_PIN, CONF_DOUT_PIN),
    validate_mclk_divisible_by_3
)


@coroutine_with_priority(1.0)
async def to_code(config):
    cg.add_global(i2s_ns.using)
    var = cg.new_Pvariable(config[CONF_ID])
    await cg.register_component(var, config)
    ws_pin = await cg.gpio_pin_expression(config[CONF_WS_PIN])
    cg.add(var.set_ws_pin(ws_pin))
    bck_pin = await cg.gpio_pin_expression(config[CONF_BCK_PIN])
    cg.add(var.set_bck_pin(bck_pin))
    if CONF_DIN_PIN in config:
        din_pin = await cg.gpio_pin_expression(config[CONF_DIN_PIN])
        cg.add(var.set_din_pin(din_pin))
    if CONF_DOUT_PIN in config:
        dout_pin = await cg.gpio_pin_expression(config[CONF_DOUT_PIN])
        cg.add(var.set_dout_pin(dout_pin))
    cg.add(var.set_sample_rate(config[CONF_SAMPLE_RATE]))
    cg.add(var.set_bits_per_sample(config[CONF_BITS_PER_SAMPLE]))
    cg.add(var.set_mclk_multiple(config[CONF_MCLK_MULTIPLE]))
    cg.add(var.set_dma_buf_count(config[CONF_DMA_BUF_COUNT]))
    cg.add(var.set_dma_buf_len(config[CONF_DMA_BUF_LEN]))
    cg.add(var.set_use_apll(config[CONF_USE_APLL]))
    cg.add(var.set_bits_shift(config[CONF_BITS_SHIFT]))
    cg.add(var.set_channel(config[CONF_CHANNEL]))
