Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 26 12:49:10 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_methodology -file mopshub_board_v2_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v2_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v2_wrapper_methodology_drc_routed.rpx
| Design       : mopshub_board_v2_wrapper
| Device       : xc7a200tfbg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 276
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks           | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 95         |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 52         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 11         |
| TIMING-16 | Warning          | Large setup violation                           | 37         |
| TIMING-18 | Warning          | Missing input or output delay                   | 77         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_40_mopshub_board_v2_clk_wiz_s_0 and clk_elink_mopshub_board_v2_clk_wiz_s1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_40_mopshub_board_v2_clk_wiz_s_0] -to [get_clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0 and clk_40_mopshub_board_v2_clk_wiz_s_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0] -to [get_clocks clk_40_mopshub_board_v2_clk_wiz_s_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_40_mopshub_board_v2_clk_wiz_s_0 and clk_elink_mopshub_board_v2_clk_wiz_s1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_40_mopshub_board_v2_clk_wiz_s_0] -to [get_clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0 and clk_40_mopshub_board_v2_clk_wiz_s_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_elink_mopshub_board_v2_clk_wiz_s1_0] -to [get_clocks clk_40_mopshub_board_v2_clk_wiz_s_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1023]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1055]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1087]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1119]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1151]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1183]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1215]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1247]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1279]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[127]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1311]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1343]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1375]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1407]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1439]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1471]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1503]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1535]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1567]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1599]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[159]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1631]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1663]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1695]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1727]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1759]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1791]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1823]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1855]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1887]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1919]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[191]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1951]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1983]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2015]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2047]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2079]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2111]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2143]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2175]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2207]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2239]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[223]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2271]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2303]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2335]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2367]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2399]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2431]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2463]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2495]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2527]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2559]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[255]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2591]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2623]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2655]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2687]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2719]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2751]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2783]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2815]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2847]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2879]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[287]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2911]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2943]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2975]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2998]_srl23/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2999]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[319]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[351]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[383]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[415]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[447]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[479]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[511]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[543]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[575]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[607]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[639]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[671]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[703]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[735]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[767]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[799]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[831]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[863]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[895]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[927]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[959]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[95]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[991]_srl32/CLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X63Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X62Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X65Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X64Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X61Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X59Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X60Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X61Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X65Y116 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X64Y116 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X66Y116 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/REGCEB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/REGCEB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/REGCEB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/R (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/REGCEB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_16/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/RSTRAMB (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/ENARDEN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.793 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.797 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.899 ns between mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C (clocked by clk_40_mopshub_board_v2_clk_wiz_s_0) and mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0] (clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on miso_m_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rx0_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rx10_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rx11_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rx12_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rx13_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rx14_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on rx15_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rx1_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rx2_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on rx3_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on rx4_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on rx5_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on rx6_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on rx7_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on rx8_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on rx9_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on cs_c0_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on cs_c10_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cs_c11_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on cs_c12_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on cs_c13_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on cs_c14_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cs_c15_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on cs_c1_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on cs_c2_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on cs_c3_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on cs_c4_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on cs_c5_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on cs_c6_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on cs_c7_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on cs_c8_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on cs_c9_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on cs_m0_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on cs_m10_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on cs_m11_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on cs_m12_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on cs_m13_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on cs_m14_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on cs_m15_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on cs_m1_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on cs_m2_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on cs_m3_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on cs_m4_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on cs_m5_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on cs_m6_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on cs_m7_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on cs_m8_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on cs_m9_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on irq_can_rec_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on irq_can_tra_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on irq_elink_rec_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on irq_elink_tra_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on mosi_c_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on mosi_m_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on rx_data_rdy_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on sck_c_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on sck_m_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on tx0_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on tx10_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on tx11_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on tx12_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on tx13_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on tx14_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on tx15_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on tx1_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on tx2_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on tx3_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on tx4_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on tx5_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on tx6_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on tx7_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on tx8_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on tx9_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on tx_data_rdy_0 relative to clock(s) clk_sys
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on tx_elink_n_0[0] relative to clock(s) clk_ext_clk_p
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on tx_elink_p_0[0] relative to clock(s) clk_ext_clk_p
Related violations: <none>


