PASS: setup
PASS: false_path -rise_from
PASS: false_path -fall_from
PASS: false_path -rise_to
PASS: false_path -fall_to
PASS: false_path -rise_through pin
PASS: false_path -fall_through pin
PASS: false_path rise_from + through + fall_to
PASS: false_path fall_from + rise_through + to
PASS: mcp -rise_from setup
PASS: mcp -fall_from hold
PASS: mcp -rise_to setup
PASS: mcp -fall_to hold
PASS: max_delay -rise_from
PASS: max_delay -fall_to
PASS: min_delay -fall_from
PASS: min_delay -rise_to
PASS: write_sdc
PASS: write_sdc compatible
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: out1 (output port clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg2/CK (DFF_X1)
   0.08    0.08 ^ reg2/Q (DFF_X1)
   0.00    0.08 ^ out1 (out)
           0.08   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -3.00    7.00   output external delay
           7.00   data required time
---------------------------------------------------------
           7.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           6.92   slack (MET)


Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
Path Group: clk2
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00 ^ reg1/CK (DFF_X1)
   0.08   10.08 v reg1/Q (DFF_X1)
   0.00   10.08 v reg3/D (DFF_X1)
          10.08   data arrival time

  20.00   20.00   clock clk2 (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ reg3/CK (DFF_X1)
  -0.04   19.96   library setup time
          19.96   data required time
---------------------------------------------------------
          19.96   data required time
         -10.08   data arrival time
---------------------------------------------------------
           9.88   slack (MET)


PASS: report max
Startpoint: in3 (input port clocked by clk2)
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Path Group: clk1
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk2 (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.00    2.00 ^ in3 (in)
   0.02    2.02 ^ or1/ZN (OR2_X1)
   0.01    2.03 v nor1/ZN (NOR2_X1)
   0.00    2.03 v reg2/D (DFF_X1)
           2.03   data arrival time

   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ reg2/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -2.03   data arrival time
---------------------------------------------------------
           2.03   slack (MET)


Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
Path Group: clk2
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg1/CK (DFF_X1)
   0.08    0.08 v reg1/Q (DFF_X1)
   0.00    0.08 v reg3/D (DFF_X1)
           0.08   data arrival time

   0.00    0.00   clock clk2 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ reg3/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)


PASS: report min
Startpoint: in1 (input port clocked by clk1)
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 v input external delay
   0.00    2.00 v in1 (in)
   0.02    2.02 v buf1/Z (BUF_X1)
   0.05    2.07 v or1/ZN (OR2_X1)
   0.03    2.09 ^ nor1/ZN (NOR2_X1)
   0.00    2.09 ^ reg2/D (DFF_X1)
           2.09   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg2/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -2.09   data arrival time
---------------------------------------------------------
           7.87   slack (MET)


PASS: report from in1
Startpoint: in2 (input port clocked by clk1)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 v input external delay
   0.00    2.00 v in2 (in)
   0.01    2.01 ^ inv1/ZN (INV_X1)
   0.03    2.04 ^ and1/ZN (AND2_X1)
   0.01    2.05 v nand1/ZN (NAND2_X1)
   0.00    2.05 v reg1/D (DFF_X1)
           2.05   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -2.05   data arrival time
---------------------------------------------------------
           7.91   slack (MET)


PASS: report from in2
Startpoint: in3 (input port clocked by clk2)
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk2 (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 v input external delay
   0.00    2.00 v in3 (in)
   0.05    2.05 v or1/ZN (OR2_X1)
   0.03    2.07 ^ nor1/ZN (NOR2_X1)
   0.00    2.07 ^ reg2/D (DFF_X1)
           2.07   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg2/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -2.07   data arrival time
---------------------------------------------------------
           7.89   slack (MET)


PASS: report from in3
PASS: unset rise_from
PASS: unset fall_from
PASS: unset rise_to
PASS: unset fall_to
PASS: write after unset
PASS: read_sdc
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: out1 (output port clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg2/CK (DFF_X1)
   0.08    0.08 ^ reg2/Q (DFF_X1)
   0.00    0.08 ^ out1 (out)
           0.08   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -3.00    7.00   output external delay
           7.00   data required time
---------------------------------------------------------
           7.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           6.92   slack (MET)


Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
Path Group: clk2
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00 ^ reg1/CK (DFF_X1)
   0.08   10.08 v reg1/Q (DFF_X1)
   0.00   10.08 v reg3/D (DFF_X1)
          10.08   data arrival time

  20.00   20.00   clock clk2 (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ reg3/CK (DFF_X1)
  -0.04   19.96   library setup time
          19.96   data required time
---------------------------------------------------------
          19.96   data required time
         -10.08   data arrival time
---------------------------------------------------------
           9.88   slack (MET)


PASS: report after read
PASS: write after read
ALL PASSED
