// Seed: 3138255105
module module_0 (
    input  wand  id_0,
    input  logic id_1,
    output logic id_2
);
  always @(posedge 1 or id_1 - "") begin
    id_2 <= #1 1;
    id_2 <= id_1;
  end
  reg id_4;
  reg id_5;
  always @(negedge id_4) begin
    id_4 <= id_5;
    id_2 = #1 1'b0;
  end
endmodule
module module_1 (
    input  wand  id_0,
    input  logic id_1,
    output logic id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output wor   id_5
);
  wire id_7;
  wire id_8;
  reg  id_9;
  wire id_10;
  module_0(
      id_0, id_1, id_2
  );
  always @(1'h0) begin
    id_9 = #1 1;
    id_2 <= id_1;
  end
endmodule
