[{"commit":{"message":"8355654: RISC-V: Relax register constraint for some vector-scalar instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"0bfceb2228824e704df0b0feab97073f4f24eec3"}]