/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___AREPP_H_INC_
#define ___AREPP_H_INC_

#ifdef __cplusplus
extern "C"
{
#endif

// Packet VIDEO_PIPE
#define VIDEO_PIPE_SIZE 12

#define VIDEO_PIPE_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define VIDEO_PIPE_DATA_FIELD                   _MK_FIELD_CONST(0xff, VIDEO_PIPE_DATA_SHIFT)
#define VIDEO_PIPE_DATA_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define VIDEO_PIPE_DATA_ROW                     0

#define VIDEO_PIPE_FRAME_START_SHIFT                    _MK_SHIFT_CONST(8)
#define VIDEO_PIPE_FRAME_START_FIELD                    _MK_FIELD_CONST(0x1, VIDEO_PIPE_FRAME_START_SHIFT)
#define VIDEO_PIPE_FRAME_START_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define VIDEO_PIPE_FRAME_START_ROW                      0

#define VIDEO_PIPE_FRAME_END_SHIFT                      _MK_SHIFT_CONST(9)
#define VIDEO_PIPE_FRAME_END_FIELD                      _MK_FIELD_CONST(0x1, VIDEO_PIPE_FRAME_END_SHIFT)
#define VIDEO_PIPE_FRAME_END_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define VIDEO_PIPE_FRAME_END_ROW                        0

#define VIDEO_PIPE_LINE_START_SHIFT                     _MK_SHIFT_CONST(10)
#define VIDEO_PIPE_LINE_START_FIELD                     _MK_FIELD_CONST(0x1, VIDEO_PIPE_LINE_START_SHIFT)
#define VIDEO_PIPE_LINE_START_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define VIDEO_PIPE_LINE_START_ROW                       0

#define VIDEO_PIPE_LINE_END_SHIFT                       _MK_SHIFT_CONST(11)
#define VIDEO_PIPE_LINE_END_FIELD                       _MK_FIELD_CONST(0x1, VIDEO_PIPE_LINE_END_SHIFT)
#define VIDEO_PIPE_LINE_END_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define VIDEO_PIPE_LINE_END_ROW                 0


// Packet VIDEO_CONTROL
#define VIDEO_CONTROL_SIZE 5

#define VIDEO_CONTROL_FRAME_START_SHIFT                 _MK_SHIFT_CONST(0)
#define VIDEO_CONTROL_FRAME_START_FIELD                 _MK_FIELD_CONST(0x1, VIDEO_CONTROL_FRAME_START_SHIFT)
#define VIDEO_CONTROL_FRAME_START_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define VIDEO_CONTROL_FRAME_START_ROW                   0

#define VIDEO_CONTROL_FRAME_END_SHIFT                   _MK_SHIFT_CONST(1)
#define VIDEO_CONTROL_FRAME_END_FIELD                   _MK_FIELD_CONST(0x1, VIDEO_CONTROL_FRAME_END_SHIFT)
#define VIDEO_CONTROL_FRAME_END_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define VIDEO_CONTROL_FRAME_END_ROW                     0

#define VIDEO_CONTROL_LINE_START_SHIFT                  _MK_SHIFT_CONST(2)
#define VIDEO_CONTROL_LINE_START_FIELD                  _MK_FIELD_CONST(0x1, VIDEO_CONTROL_LINE_START_SHIFT)
#define VIDEO_CONTROL_LINE_START_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define VIDEO_CONTROL_LINE_START_ROW                    0

#define VIDEO_CONTROL_LINE_END_SHIFT                    _MK_SHIFT_CONST(3)
#define VIDEO_CONTROL_LINE_END_FIELD                    _MK_FIELD_CONST(0x1, VIDEO_CONTROL_LINE_END_SHIFT)
#define VIDEO_CONTROL_LINE_END_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define VIDEO_CONTROL_LINE_END_ROW                      0

#define VIDEO_CONTROL_VALID_DATA_SHIFT                  _MK_SHIFT_CONST(4)
#define VIDEO_CONTROL_VALID_DATA_FIELD                  _MK_FIELD_CONST(0x1, VIDEO_CONTROL_VALID_DATA_SHIFT)
#define VIDEO_CONTROL_VALID_DATA_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define VIDEO_CONTROL_VALID_DATA_ROW                    0


// Register EPP_INCR_SYNCPT_0
#define EPP_INCR_SYNCPT_0                       _MK_ADDR_CONST(0x0)
#define EPP_INCR_SYNCPT_0_SECURE                        0x0
#define EPP_INCR_SYNCPT_0_WORD_COUNT                    0x1
#define EPP_INCR_SYNCPT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define EPP_INCR_SYNCPT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define EPP_INCR_SYNCPT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define EPP_INCR_SYNCPT_0_COND_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_INCR_SYNCPT_0_COND_FIELD                    _MK_FIELD_CONST(0xff, EPP_INCR_SYNCPT_0_COND_SHIFT)
#define EPP_INCR_SYNCPT_0_COND_RANGE                    15:8
#define EPP_INCR_SYNCPT_0_COND_WOFFSET                  0x0
#define EPP_INCR_SYNCPT_0_COND_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_COND_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EPP_INCR_SYNCPT_0_COND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_COND_IMMEDIATE                        _MK_ENUM_CONST(0)
#define EPP_INCR_SYNCPT_0_COND_OP_DONE                  _MK_ENUM_CONST(1)
#define EPP_INCR_SYNCPT_0_COND_RD_DONE                  _MK_ENUM_CONST(2)
#define EPP_INCR_SYNCPT_0_COND_REG_WR_SAFE                      _MK_ENUM_CONST(3)
#define EPP_INCR_SYNCPT_0_COND_COND_4                   _MK_ENUM_CONST(4)
#define EPP_INCR_SYNCPT_0_COND_COND_5                   _MK_ENUM_CONST(5)
#define EPP_INCR_SYNCPT_0_COND_COND_6                   _MK_ENUM_CONST(6)
#define EPP_INCR_SYNCPT_0_COND_COND_7                   _MK_ENUM_CONST(7)
#define EPP_INCR_SYNCPT_0_COND_COND_8                   _MK_ENUM_CONST(8)
#define EPP_INCR_SYNCPT_0_COND_COND_9                   _MK_ENUM_CONST(9)
#define EPP_INCR_SYNCPT_0_COND_COND_10                  _MK_ENUM_CONST(10)
#define EPP_INCR_SYNCPT_0_COND_COND_11                  _MK_ENUM_CONST(11)
#define EPP_INCR_SYNCPT_0_COND_COND_12                  _MK_ENUM_CONST(12)
#define EPP_INCR_SYNCPT_0_COND_COND_13                  _MK_ENUM_CONST(13)
#define EPP_INCR_SYNCPT_0_COND_COND_14                  _MK_ENUM_CONST(14)
#define EPP_INCR_SYNCPT_0_COND_COND_15                  _MK_ENUM_CONST(15)

#define EPP_INCR_SYNCPT_0_INDX_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_INCR_SYNCPT_0_INDX_FIELD                    _MK_FIELD_CONST(0xff, EPP_INCR_SYNCPT_0_INDX_SHIFT)
#define EPP_INCR_SYNCPT_0_INDX_RANGE                    7:0
#define EPP_INCR_SYNCPT_0_INDX_WOFFSET                  0x0
#define EPP_INCR_SYNCPT_0_INDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_INDX_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EPP_INCR_SYNCPT_0_INDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_INCR_SYNCPT_CNTRL_0
#define EPP_INCR_SYNCPT_CNTRL_0                 _MK_ADDR_CONST(0x1)
#define EPP_INCR_SYNCPT_CNTRL_0_SECURE                  0x0
#define EPP_INCR_SYNCPT_CNTRL_0_WORD_COUNT                      0x1
#define EPP_INCR_SYNCPT_CNTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_RESET_MASK                      _MK_MASK_CONST(0x101)
#define EPP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_READ_MASK                       _MK_MASK_CONST(0x101)
#define EPP_INCR_SYNCPT_CNTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x101)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                      _MK_SHIFT_CONST(8)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                      _MK_FIELD_CONST(0x1, EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                      8:8
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                    0x0
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                    _MK_FIELD_CONST(0x1, EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                    0:0
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                  0x0
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_INCR_SYNCPT_ERROR_0
#define EPP_INCR_SYNCPT_ERROR_0                 _MK_ADDR_CONST(0x2)
#define EPP_INCR_SYNCPT_ERROR_0_SECURE                  0x0
#define EPP_INCR_SYNCPT_ERROR_0_WORD_COUNT                      0x1
#define EPP_INCR_SYNCPT_ERROR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_INCR_SYNCPT_ERROR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                       31:0
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                     0x0
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]
#define NV_EPP_INCR_SYNCPT_NB_CONDS     4

// Register EPP_EPP_SYNCPT_DEST_0
#define EPP_EPP_SYNCPT_DEST_0                   _MK_ADDR_CONST(0x8)
#define EPP_EPP_SYNCPT_DEST_0_SECURE                    0x0
#define EPP_EPP_SYNCPT_DEST_0_WORD_COUNT                        0x1
#define EPP_EPP_SYNCPT_DEST_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define EPP_EPP_SYNCPT_DEST_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define EPP_EPP_SYNCPT_DEST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_EPP_SYNCPT_DEST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_EPP_SYNCPT_DEST_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define EPP_EPP_SYNCPT_DEST_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define EPP_EPP_SYNCPT_DEST_0_HOST_SHIFT                        _MK_SHIFT_CONST(0)
#define EPP_EPP_SYNCPT_DEST_0_HOST_FIELD                        _MK_FIELD_CONST(0x1, EPP_EPP_SYNCPT_DEST_0_HOST_SHIFT)
#define EPP_EPP_SYNCPT_DEST_0_HOST_RANGE                        0:0
#define EPP_EPP_SYNCPT_DEST_0_HOST_WOFFSET                      0x0
#define EPP_EPP_SYNCPT_DEST_0_HOST_DEFAULT                      _MK_MASK_CONST(0x1)
#define EPP_EPP_SYNCPT_DEST_0_HOST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EPP_EPP_SYNCPT_DEST_0_HOST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_EPP_SYNCPT_DEST_0_HOST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EPP_EPP_SYNCPT_DEST_0_MPE_SHIFT                 _MK_SHIFT_CONST(1)
#define EPP_EPP_SYNCPT_DEST_0_MPE_FIELD                 _MK_FIELD_CONST(0x1, EPP_EPP_SYNCPT_DEST_0_MPE_SHIFT)
#define EPP_EPP_SYNCPT_DEST_0_MPE_RANGE                 1:1
#define EPP_EPP_SYNCPT_DEST_0_MPE_WOFFSET                       0x0
#define EPP_EPP_SYNCPT_DEST_0_MPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_SYNCPT_DEST_0_MPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_EPP_SYNCPT_DEST_0_MPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_SYNCPT_DEST_0_MPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_CTXSW_0
#define EPP_CTXSW_0                     _MK_ADDR_CONST(0x9)
#define EPP_CTXSW_0_SECURE                      0x0
#define EPP_CTXSW_0_WORD_COUNT                  0x1
#define EPP_CTXSW_0_RESET_VAL                   _MK_MASK_CONST(0xf000f800)
#define EPP_CTXSW_0_RESET_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define EPP_CTXSW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_READ_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define EPP_CTXSW_0_WRITE_MASK                  _MK_MASK_CONST(0xfbff)
#define EPP_CTXSW_0_CURR_CLASS_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_CTXSW_0_CURR_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, EPP_CTXSW_0_CURR_CLASS_SHIFT)
#define EPP_CTXSW_0_CURR_CLASS_RANGE                    9:0
#define EPP_CTXSW_0_CURR_CLASS_WOFFSET                  0x0
#define EPP_CTXSW_0_CURR_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_CURR_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EPP_CTXSW_0_CURR_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_CTXSW_0_AUTO_ACK_SHIFT                      _MK_SHIFT_CONST(11)
#define EPP_CTXSW_0_AUTO_ACK_FIELD                      _MK_FIELD_CONST(0x1, EPP_CTXSW_0_AUTO_ACK_SHIFT)
#define EPP_CTXSW_0_AUTO_ACK_RANGE                      11:11
#define EPP_CTXSW_0_AUTO_ACK_WOFFSET                    0x0
#define EPP_CTXSW_0_AUTO_ACK_DEFAULT                    _MK_MASK_CONST(0x1)
#define EPP_CTXSW_0_AUTO_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_CTXSW_0_AUTO_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_AUTO_ACK_MANUAL                     _MK_ENUM_CONST(0)
#define EPP_CTXSW_0_AUTO_ACK_AUTOACK                    _MK_ENUM_CONST(1)

#define EPP_CTXSW_0_CURR_CHANNEL_SHIFT                  _MK_SHIFT_CONST(12)
#define EPP_CTXSW_0_CURR_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, EPP_CTXSW_0_CURR_CHANNEL_SHIFT)
#define EPP_CTXSW_0_CURR_CHANNEL_RANGE                  15:12
#define EPP_CTXSW_0_CURR_CHANNEL_WOFFSET                        0x0
#define EPP_CTXSW_0_CURR_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define EPP_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EPP_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EPP_CTXSW_0_NEXT_CLASS_SHIFT                    _MK_SHIFT_CONST(16)
#define EPP_CTXSW_0_NEXT_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, EPP_CTXSW_0_NEXT_CLASS_SHIFT)
#define EPP_CTXSW_0_NEXT_CLASS_RANGE                    25:16
#define EPP_CTXSW_0_NEXT_CLASS_WOFFSET                  0x0
#define EPP_CTXSW_0_NEXT_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EPP_CTXSW_0_NEXT_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_CTXSW_0_NEXT_CHANNEL_SHIFT                  _MK_SHIFT_CONST(28)
#define EPP_CTXSW_0_NEXT_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, EPP_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define EPP_CTXSW_0_NEXT_CHANNEL_RANGE                  31:28
#define EPP_CTXSW_0_NEXT_CHANNEL_WOFFSET                        0x0
#define EPP_CTXSW_0_NEXT_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define EPP_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EPP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EPP_INTSTATUS_0
#define EPP_INTSTATUS_0                 _MK_ADDR_CONST(0xa)
#define EPP_INTSTATUS_0_SECURE                  0x0
#define EPP_INTSTATUS_0_WORD_COUNT                      0x1
#define EPP_INTSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0xff000000)
#define EPP_INTSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0xff000000)
#define EPP_INTSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_READ_MASK                       _MK_MASK_CONST(0xff000107)
#define EPP_INTSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x107)
#define EPP_INTSTATUS_0_CTXSW_INT_SHIFT                 _MK_SHIFT_CONST(0)
#define EPP_INTSTATUS_0_CTXSW_INT_FIELD                 _MK_FIELD_CONST(0x1, EPP_INTSTATUS_0_CTXSW_INT_SHIFT)
#define EPP_INTSTATUS_0_CTXSW_INT_RANGE                 0:0
#define EPP_INTSTATUS_0_CTXSW_INT_WOFFSET                       0x0
#define EPP_INTSTATUS_0_CTXSW_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_CTXSW_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_CTXSW_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_CTXSW_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_CTXSW_INT_NOTPENDING                    _MK_ENUM_CONST(0)
#define EPP_INTSTATUS_0_CTXSW_INT_PENDING                       _MK_ENUM_CONST(1)

#define EPP_INTSTATUS_0_FRAME_END_INT_SHIFT                     _MK_SHIFT_CONST(1)
#define EPP_INTSTATUS_0_FRAME_END_INT_FIELD                     _MK_FIELD_CONST(0x1, EPP_INTSTATUS_0_FRAME_END_INT_SHIFT)
#define EPP_INTSTATUS_0_FRAME_END_INT_RANGE                     1:1
#define EPP_INTSTATUS_0_FRAME_END_INT_WOFFSET                   0x0
#define EPP_INTSTATUS_0_FRAME_END_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_FRAME_END_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_FRAME_END_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_FRAME_END_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_FRAME_END_INT_NOTPENDING                        _MK_ENUM_CONST(0)
#define EPP_INTSTATUS_0_FRAME_END_INT_PENDING                   _MK_ENUM_CONST(1)

#define EPP_INTSTATUS_0_BUFFER_END_INT_SHIFT                    _MK_SHIFT_CONST(2)
#define EPP_INTSTATUS_0_BUFFER_END_INT_FIELD                    _MK_FIELD_CONST(0x1, EPP_INTSTATUS_0_BUFFER_END_INT_SHIFT)
#define EPP_INTSTATUS_0_BUFFER_END_INT_RANGE                    2:2
#define EPP_INTSTATUS_0_BUFFER_END_INT_WOFFSET                  0x0
#define EPP_INTSTATUS_0_BUFFER_END_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_BUFFER_END_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_BUFFER_END_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_BUFFER_END_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_BUFFER_END_INT_NOTPENDING                       _MK_ENUM_CONST(0)
#define EPP_INTSTATUS_0_BUFFER_END_INT_PENDING                  _MK_ENUM_CONST(1)

#define EPP_INTSTATUS_0_SHORT_FRAME_INT_SHIFT                   _MK_SHIFT_CONST(8)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_FIELD                   _MK_FIELD_CONST(0x1, EPP_INTSTATUS_0_SHORT_FRAME_INT_SHIFT)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_RANGE                   8:8
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_WOFFSET                 0x0
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_NOTPENDING                      _MK_ENUM_CONST(0)
#define EPP_INTSTATUS_0_SHORT_FRAME_INT_PENDING                 _MK_ENUM_CONST(1)

#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(24)
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, EPP_INTSTATUS_0_LAST_BUFFER_INDEX_SHIFT)
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_RANGE                 31:24
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_WOFFSET                       0x0
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0xff)
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_INTSTATUS_0_LAST_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_EPP_CONTROL_0
#define EPP_EPP_CONTROL_0                       _MK_ADDR_CONST(0xb)
#define EPP_EPP_CONTROL_0_SECURE                        0x0
#define EPP_EPP_CONTROL_0_WORD_COUNT                    0x1
#define EPP_EPP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x13fffff)
#define EPP_EPP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x13fffff)
#define EPP_EPP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x13fffff)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_FIELD                    _MK_FIELD_CONST(0x3, EPP_EPP_CONTROL_0_INPUT_SOURCE_SHIFT)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_RANGE                    1:0
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_WOFFSET                  0x0
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_VI                       _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_SB                       _MK_ENUM_CONST(1)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_DISPLAY                  _MK_ENUM_CONST(2)
#define EPP_EPP_CONTROL_0_INPUT_SOURCE_DISPLAYB                 _MK_ENUM_CONST(3)

#define EPP_EPP_CONTROL_0_ENABLE_CC_SHIFT                       _MK_SHIFT_CONST(2)
#define EPP_EPP_CONTROL_0_ENABLE_CC_FIELD                       _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_ENABLE_CC_SHIFT)
#define EPP_EPP_CONTROL_0_ENABLE_CC_RANGE                       2:2
#define EPP_EPP_CONTROL_0_ENABLE_CC_WOFFSET                     0x0
#define EPP_EPP_CONTROL_0_ENABLE_CC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_CC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_ENABLE_CC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_CC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_CC_DISABLE                     _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_ENABLE_CC_ENABLE                      _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_ENABLE_422_SHIFT                      _MK_SHIFT_CONST(3)
#define EPP_EPP_CONTROL_0_ENABLE_422_FIELD                      _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_ENABLE_422_SHIFT)
#define EPP_EPP_CONTROL_0_ENABLE_422_RANGE                      3:3
#define EPP_EPP_CONTROL_0_ENABLE_422_WOFFSET                    0x0
#define EPP_EPP_CONTROL_0_ENABLE_422_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_422_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_ENABLE_422_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_422_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_422_DISABLE                    _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_ENABLE_422_ENABLE                     _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_ENABLE_420_SHIFT                      _MK_SHIFT_CONST(4)
#define EPP_EPP_CONTROL_0_ENABLE_420_FIELD                      _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_ENABLE_420_SHIFT)
#define EPP_EPP_CONTROL_0_ENABLE_420_RANGE                      4:4
#define EPP_EPP_CONTROL_0_ENABLE_420_WOFFSET                    0x0
#define EPP_EPP_CONTROL_0_ENABLE_420_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_420_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_ENABLE_420_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_420_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_420_DISABLE                    _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_ENABLE_420_ENABLE                     _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_ENABLE_PP_SHIFT                       _MK_SHIFT_CONST(5)
#define EPP_EPP_CONTROL_0_ENABLE_PP_FIELD                       _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_ENABLE_PP_SHIFT)
#define EPP_EPP_CONTROL_0_ENABLE_PP_RANGE                       5:5
#define EPP_EPP_CONTROL_0_ENABLE_PP_WOFFSET                     0x0
#define EPP_EPP_CONTROL_0_ENABLE_PP_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_PP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_ENABLE_PP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_PP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_PP_DISABLE                     _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_ENABLE_PP_ENABLE                      _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_SHIFT                       _MK_SHIFT_CONST(6)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_FIELD                       _MK_FIELD_CONST(0x3, EPP_EPP_CONTROL_0_CHROMA_FILTER_420_SHIFT)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_RANGE                       7:6
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_WOFFSET                     0x0
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_DROP                        _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_420_AVERAGE                     _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_SHIFT                        _MK_SHIFT_CONST(8)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_FIELD                        _MK_FIELD_CONST(0x3, EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_SHIFT)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_RANGE                        9:8
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_WOFFSET                      0x0
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_UYVY                 _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_VYUY                 _MK_ENUM_CONST(1)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_YUYV                 _MK_ENUM_CONST(2)
#define EPP_EPP_CONTROL_0_OUTPUT_NP_FORMAT_YVYU                 _MK_ENUM_CONST(3)

#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_SHIFT                   _MK_SHIFT_CONST(10)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_FIELD                   _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_OUTPUT_PLANAR_SHIFT)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_RANGE                   10:10
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_WOFFSET                 0x0
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_DISABLE                 _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_OUTPUT_PLANAR_ENABLE                  _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_SHIFT                       _MK_SHIFT_CONST(11)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_FIELD                       _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_CHROMA_FILTER_422_SHIFT)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_RANGE                       11:11
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_WOFFSET                     0x0
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_DROP                        _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_CHROMA_FILTER_422_FILTER                      _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_SHIFT                   _MK_SHIFT_CONST(12)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_FIELD                   _MK_FIELD_CONST(0x7, EPP_EPP_CONTROL_0_OUTPUT_FORMAT_SHIFT)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_RANGE                   14:12
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_WOFFSET                 0x0
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_YUV420                  _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_YUV422                  _MK_ENUM_CONST(1)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_YUV422R                 _MK_ENUM_CONST(2)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_YUV444                  _MK_ENUM_CONST(3)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_RGB888                  _MK_ENUM_CONST(4)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_RGBRAW                  _MK_ENUM_CONST(5)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_BAYERRAW                        _MK_ENUM_CONST(6)

#define EPP_EPP_CONTROL_0_CHROMA_SIGN_SHIFT                     _MK_SHIFT_CONST(15)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_FIELD                     _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_CHROMA_SIGN_SHIFT)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_RANGE                     15:15
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_WOFFSET                   0x0
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_UNSIGNED                  _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_CHROMA_SIGN_SIGNED                    _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_DMA_ENABLE_SHIFT                      _MK_SHIFT_CONST(16)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_DMA_ENABLE_SHIFT)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_RANGE                      16:16
#define EPP_EPP_CONTROL_0_DMA_ENABLE_WOFFSET                    0x0
#define EPP_EPP_CONTROL_0_DMA_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_DMA_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_ENABLE_DUP_SHIFT                      _MK_SHIFT_CONST(17)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_FIELD                      _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_ENABLE_DUP_SHIFT)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_RANGE                      17:17
#define EPP_EPP_CONTROL_0_ENABLE_DUP_WOFFSET                    0x0
#define EPP_EPP_CONTROL_0_ENABLE_DUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_DISABLE                    _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_ENABLE_DUP_ENABLE                     _MK_ENUM_CONST(1)

#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_SHIFT                       _MK_SHIFT_CONST(18)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_FIELD                       _MK_FIELD_CONST(0xf, EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_SHIFT)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_RANGE                       21:18
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_WOFFSET                     0x0
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT0                        _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT1                        _MK_ENUM_CONST(1)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT2                        _MK_ENUM_CONST(2)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT3                        _MK_ENUM_CONST(3)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT4                        _MK_ENUM_CONST(4)
#define EPP_EPP_CONTROL_0_OUTPUT_FORMAT_EXT_EXT5                        _MK_ENUM_CONST(5)

#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_SHIFT                 _MK_SHIFT_CONST(24)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_FIELD                 _MK_FIELD_CONST(0x1, EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_SHIFT)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_RANGE                 24:24
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_WOFFSET                       0x0
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_DISABLE                       _MK_ENUM_CONST(0)
#define EPP_EPP_CONTROL_0_SW_FLOW_CONTROL_ENABLE                        _MK_ENUM_CONST(1)


// Register EPP_OUTPUT_FRAME_SIZE_0
#define EPP_OUTPUT_FRAME_SIZE_0                 _MK_ADDR_CONST(0xc)
#define EPP_OUTPUT_FRAME_SIZE_0_SECURE                  0x0
#define EPP_OUTPUT_FRAME_SIZE_0_WORD_COUNT                      0x1
#define EPP_OUTPUT_FRAME_SIZE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_OUTPUT_FRAME_SIZE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_FIELD                       _MK_FIELD_CONST(0xffff, EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_SHIFT)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_RANGE                       15:0
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_WOFFSET                     0x0
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_FIELD                      _MK_FIELD_CONST(0xffff, EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_SHIFT)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_RANGE                      31:16
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_WOFFSET                    0x0
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_FRAME_SIZE_0_FRAME_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EPP_INPUT_FRAME_AOI_0
#define EPP_INPUT_FRAME_AOI_0                   _MK_ADDR_CONST(0xd)
#define EPP_INPUT_FRAME_AOI_0_SECURE                    0x0
#define EPP_INPUT_FRAME_AOI_0_WORD_COUNT                        0x1
#define EPP_INPUT_FRAME_AOI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_INPUT_FRAME_AOI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EPP_INPUT_FRAME_AOI_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_FIELD                   _MK_FIELD_CONST(0xffff, EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_SHIFT)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_RANGE                   15:0
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_WOFFSET                 0x0
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_FRAME_HORI_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_SHIFT                   _MK_SHIFT_CONST(16)
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_FIELD                   _MK_FIELD_CONST(0xffff, EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_SHIFT)
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_RANGE                   31:16
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_WOFFSET                 0x0
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_INPUT_FRAME_AOI_0_FRAME_VERT_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EPP_OUTPUT_SCAN_DIR_0
#define EPP_OUTPUT_SCAN_DIR_0                   _MK_ADDR_CONST(0xe)
#define EPP_OUTPUT_SCAN_DIR_0_SECURE                    0x0
#define EPP_OUTPUT_SCAN_DIR_0_WORD_COUNT                        0x1
#define EPP_OUTPUT_SCAN_DIR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define EPP_OUTPUT_SCAN_DIR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define EPP_OUTPUT_SCAN_DIR_0_WRITE_MASK                        _MK_MASK_CONST(0x7)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_FIELD                    _MK_FIELD_CONST(0x1, EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_SHIFT)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_RANGE                    0:0
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_WOFFSET                  0x0
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_INCREASE                 _MK_ENUM_CONST(0)
#define EPP_OUTPUT_SCAN_DIR_0_HORI_DIR_DECREASE                 _MK_ENUM_CONST(1)

#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_SHIFT                    _MK_SHIFT_CONST(1)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_FIELD                    _MK_FIELD_CONST(0x1, EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_SHIFT)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_RANGE                    1:1
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_WOFFSET                  0x0
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_INCREASE                 _MK_ENUM_CONST(0)
#define EPP_OUTPUT_SCAN_DIR_0_VERT_DIR_DECREASE                 _MK_ENUM_CONST(1)

#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_SHIFT                     _MK_SHIFT_CONST(2)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_FIELD                     _MK_FIELD_CONST(0x1, EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_SHIFT)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_RANGE                     2:2
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_WOFFSET                   0x0
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define EPP_OUTPUT_SCAN_DIR_0_XY_SWAP_ENABLE                    _MK_ENUM_CONST(1)


// Register EPP_OB0_START_ADDRESS_Y_0
#define EPP_OB0_START_ADDRESS_Y_0                       _MK_ADDR_CONST(0xf)
#define EPP_OB0_START_ADDRESS_Y_0_SECURE                        0x0
#define EPP_OB0_START_ADDRESS_Y_0_WORD_COUNT                    0x1
#define EPP_OB0_START_ADDRESS_Y_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_Y_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_FIELD                     _MK_FIELD_CONST(0xffffffff, EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_SHIFT)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_RANGE                     31:0
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_WOFFSET                   0x0
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_Y_0_OB0_START_ADDRESS_Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EPP_OB0_BASE_ADDRESS_Y_0
#define EPP_OB0_BASE_ADDRESS_Y_0                        _MK_ADDR_CONST(0x10)
#define EPP_OB0_BASE_ADDRESS_Y_0_SECURE                         0x0
#define EPP_OB0_BASE_ADDRESS_Y_0_WORD_COUNT                     0x1
#define EPP_OB0_BASE_ADDRESS_Y_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_Y_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_SHIFT)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_RANGE                       31:0
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_WOFFSET                     0x0
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_Y_0_OB0_BASE_ADDRESS_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_OB0_START_ADDRESS_U_0
#define EPP_OB0_START_ADDRESS_U_0                       _MK_ADDR_CONST(0x11)
#define EPP_OB0_START_ADDRESS_U_0_SECURE                        0x0
#define EPP_OB0_START_ADDRESS_U_0_WORD_COUNT                    0x1
#define EPP_OB0_START_ADDRESS_U_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_U_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_FIELD                     _MK_FIELD_CONST(0xffffffff, EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_SHIFT)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_RANGE                     31:0
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_WOFFSET                   0x0
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_U_0_OB0_START_ADDRESS_U_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EPP_OB0_BASE_ADDRESS_U_0
#define EPP_OB0_BASE_ADDRESS_U_0                        _MK_ADDR_CONST(0x12)
#define EPP_OB0_BASE_ADDRESS_U_0_SECURE                         0x0
#define EPP_OB0_BASE_ADDRESS_U_0_WORD_COUNT                     0x1
#define EPP_OB0_BASE_ADDRESS_U_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_U_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_SHIFT)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_RANGE                       31:0
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_WOFFSET                     0x0
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_U_0_OB0_BASE_ADDRESS_U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_OB0_START_ADDRESS_V_0
#define EPP_OB0_START_ADDRESS_V_0                       _MK_ADDR_CONST(0x13)
#define EPP_OB0_START_ADDRESS_V_0_SECURE                        0x0
#define EPP_OB0_START_ADDRESS_V_0_WORD_COUNT                    0x1
#define EPP_OB0_START_ADDRESS_V_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_V_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_FIELD                     _MK_FIELD_CONST(0xffffffff, EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_SHIFT)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_RANGE                     31:0
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_WOFFSET                   0x0
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_START_ADDRESS_V_0_OB0_START_ADDRESS_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EPP_OB0_BASE_ADDRESS_V_0
#define EPP_OB0_BASE_ADDRESS_V_0                        _MK_ADDR_CONST(0x14)
#define EPP_OB0_BASE_ADDRESS_V_0_SECURE                         0x0
#define EPP_OB0_BASE_ADDRESS_V_0_WORD_COUNT                     0x1
#define EPP_OB0_BASE_ADDRESS_V_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_V_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_SHIFT)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_RANGE                       31:0
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_WOFFSET                     0x0
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BASE_ADDRESS_V_0_OB0_BASE_ADDRESS_V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_OB0_XY_OFFSET_LUMA_0
#define EPP_OB0_XY_OFFSET_LUMA_0                        _MK_ADDR_CONST(0x15)
#define EPP_OB0_XY_OFFSET_LUMA_0_SECURE                         0x0
#define EPP_OB0_XY_OFFSET_LUMA_0_WORD_COUNT                     0x1
#define EPP_OB0_XY_OFFSET_LUMA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_LUMA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_LUMA_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_FIELD                     _MK_FIELD_CONST(0xffff, EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_SHIFT)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_RANGE                     15:0
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_WOFFSET                   0x0
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_X_LUMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_SHIFT                     _MK_SHIFT_CONST(16)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_FIELD                     _MK_FIELD_CONST(0xffff, EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_SHIFT)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_RANGE                     31:16
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_WOFFSET                   0x0
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_LUMA_0_START_Y_LUMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EPP_OB0_XY_OFFSET_CHROMA_0
#define EPP_OB0_XY_OFFSET_CHROMA_0                      _MK_ADDR_CONST(0x16)
#define EPP_OB0_XY_OFFSET_CHROMA_0_SECURE                       0x0
#define EPP_OB0_XY_OFFSET_CHROMA_0_WORD_COUNT                   0x1
#define EPP_OB0_XY_OFFSET_CHROMA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_CHROMA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_CHROMA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_SHIFT                 _MK_SHIFT_CONST(0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_FIELD                 _MK_FIELD_CONST(0xffff, EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_SHIFT)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_RANGE                 15:0
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_WOFFSET                       0x0
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_X_CHROMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_SHIFT                 _MK_SHIFT_CONST(16)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_FIELD                 _MK_FIELD_CONST(0xffff, EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_SHIFT)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_RANGE                 31:16
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_WOFFSET                       0x0
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OB0_XY_OFFSET_CHROMA_0_START_Y_CHROMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_OB0_SIZE_0
#define EPP_OB0_SIZE_0                  _MK_ADDR_CONST(0x17)
#define EPP_OB0_SIZE_0_SECURE                   0x0
#define EPP_OB0_SIZE_0_WORD_COUNT                       0x1
#define EPP_OB0_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define EPP_OB0_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x1fff00ff)
#define EPP_OB0_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff00ff)
#define EPP_OB0_SIZE_0_OB0_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define EPP_OB0_SIZE_0_OB0_COUNT_FIELD                  _MK_FIELD_CONST(0xff, EPP_OB0_SIZE_0_OB0_COUNT_SHIFT)
#define EPP_OB0_SIZE_0_OB0_COUNT_RANGE                  7:0
#define EPP_OB0_SIZE_0_OB0_COUNT_WOFFSET                        0x0
#define EPP_OB0_SIZE_0_OB0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_OB0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EPP_OB0_SIZE_0_OB0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_OB0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EPP_OB0_SIZE_0_OB0_V_SIZE_SHIFT                 _MK_SHIFT_CONST(16)
#define EPP_OB0_SIZE_0_OB0_V_SIZE_FIELD                 _MK_FIELD_CONST(0x1fff, EPP_OB0_SIZE_0_OB0_V_SIZE_SHIFT)
#define EPP_OB0_SIZE_0_OB0_V_SIZE_RANGE                 28:16
#define EPP_OB0_SIZE_0_OB0_V_SIZE_WOFFSET                       0x0
#define EPP_OB0_SIZE_0_OB0_V_SIZE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_OB0_V_SIZE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_OB0_V_SIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OB0_SIZE_0_OB0_V_SIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_OB0_LINE_STRIDE_L_0
#define EPP_OB0_LINE_STRIDE_L_0                 _MK_ADDR_CONST(0x18)
#define EPP_OB0_LINE_STRIDE_L_0_SECURE                  0x0
#define EPP_OB0_LINE_STRIDE_L_0_WORD_COUNT                      0x1
#define EPP_OB0_LINE_STRIDE_L_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_LINE_STRIDE_L_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_LINE_STRIDE_L_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_SHIFT                 _MK_SHIFT_CONST(0)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_FIELD                 _MK_FIELD_CONST(0xffff, EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_SHIFT)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_RANGE                 15:0
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_WOFFSET                       0x0
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_L_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_SHIFT                 _MK_SHIFT_CONST(16)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_FIELD                 _MK_FIELD_CONST(0xffff, EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_SHIFT)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_RANGE                 31:16
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_WOFFSET                       0x0
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_OB0_LINE_STRIDE_L_0_OB0_LINE_STRIDE_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_OB0_BUFFER_STRIDE_LUMA_0
#define EPP_OB0_BUFFER_STRIDE_LUMA_0                    _MK_ADDR_CONST(0x19)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_SECURE                     0x0
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_WORD_COUNT                         0x1
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_SHIFT                  _MK_SHIFT_CONST(0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_FIELD                  _MK_FIELD_CONST(0xffffffff, EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_SHIFT)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_RANGE                  31:0
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_WOFFSET                        0x0
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_LUMA_0_OB0_BUFFER_STRIDE_L_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EPP_OB0_BUFFER_STRIDE_CHROMA_0
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0                  _MK_ADDR_CONST(0x1a)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_SECURE                   0x0
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_WORD_COUNT                       0x1
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_SHIFT                        _MK_SHIFT_CONST(0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_FIELD                        _MK_FIELD_CONST(0xffffffff, EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_SHIFT)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_RANGE                        31:0
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_WOFFSET                      0x0
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_STRIDE_CHROMA_0_OB0_BUFFER_STRIDE_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EPP_CSC_RGB2Y_COEFF_0
#define EPP_CSC_RGB2Y_COEFF_0                   _MK_ADDR_CONST(0x1b)
#define EPP_CSC_RGB2Y_COEFF_0_SECURE                    0x0
#define EPP_CSC_RGB2Y_COEFF_0_WORD_COUNT                        0x1
#define EPP_CSC_RGB2Y_COEFF_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_RESET_MASK                        _MK_MASK_CONST(0x1ffffff)
#define EPP_CSC_RGB2Y_COEFF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_READ_MASK                         _MK_MASK_CONST(0x1ffffff)
#define EPP_CSC_RGB2Y_COEFF_0_WRITE_MASK                        _MK_MASK_CONST(0x1ffffff)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_FIELD                       _MK_FIELD_CONST(0xff, EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_SHIFT)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_RANGE                       7:0
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_R2Y_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_SHIFT                       _MK_SHIFT_CONST(8)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_SHIFT)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_RANGE                       16:8
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_G2Y_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_SHIFT                       _MK_SHIFT_CONST(17)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_FIELD                       _MK_FIELD_CONST(0xff, EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_SHIFT)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_RANGE                       24:17
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2Y_COEFF_0_CSC_B2Y_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_CSC_RGB2U_COEFF_0
#define EPP_CSC_RGB2U_COEFF_0                   _MK_ADDR_CONST(0x1c)
#define EPP_CSC_RGB2U_COEFF_0_SECURE                    0x0
#define EPP_CSC_RGB2U_COEFF_0_WORD_COUNT                        0x1
#define EPP_CSC_RGB2U_COEFF_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2U_COEFF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2U_COEFF_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_SHIFT)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_RANGE                       8:0
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_R2U_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_SHIFT                       _MK_SHIFT_CONST(9)
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_SHIFT)
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_RANGE                       17:9
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_G2U_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_SHIFT                       _MK_SHIFT_CONST(18)
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_SHIFT)
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_RANGE                       26:18
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2U_COEFF_0_CSC_B2U_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_CSC_RGB2V_COEFF_0
#define EPP_CSC_RGB2V_COEFF_0                   _MK_ADDR_CONST(0x1d)
#define EPP_CSC_RGB2V_COEFF_0_SECURE                    0x0
#define EPP_CSC_RGB2V_COEFF_0_WORD_COUNT                        0x1
#define EPP_CSC_RGB2V_COEFF_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2V_COEFF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2V_COEFF_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_SHIFT)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_RANGE                       8:0
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_R2V_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_SHIFT                       _MK_SHIFT_CONST(9)
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_SHIFT)
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_RANGE                       17:9
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_G2V_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_SHIFT                       _MK_SHIFT_CONST(18)
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_FIELD                       _MK_FIELD_CONST(0x1ff, EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_SHIFT)
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_RANGE                       26:18
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_WOFFSET                     0x0
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_RGB2V_COEFF_0_CSC_B2V_COEFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_CSC_YOFFSET_COEFF_0
#define EPP_CSC_YOFFSET_COEFF_0                 _MK_ADDR_CONST(0x1e)
#define EPP_CSC_YOFFSET_COEFF_0_SECURE                  0x0
#define EPP_CSC_YOFFSET_COEFF_0_WORD_COUNT                      0x1
#define EPP_CSC_YOFFSET_COEFF_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_CSC_YOFFSET_COEFF_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define EPP_CSC_YOFFSET_COEFF_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x10)
#define EPP_CSC_YOFFSET_COEFF_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xff)
#define EPP_CSC_YOFFSET_COEFF_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EPP_CSC_YOFFSET_COEFF_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_FIELD                    _MK_FIELD_CONST(0xff, EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_SHIFT)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_RANGE                    7:0
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_WOFFSET                  0x0
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x10)
#define EPP_CSC_YOFFSET_COEFF_0_CSC_YOFF_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)


// Register EPP_FILTER_BOUND_0
#define EPP_FILTER_BOUND_0                      _MK_ADDR_CONST(0x1f)
#define EPP_FILTER_BOUND_0_SECURE                       0x0
#define EPP_FILTER_BOUND_0_WORD_COUNT                   0x1
#define EPP_FILTER_BOUND_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EPP_FILTER_BOUND_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0xff00ff00)
#define EPP_FILTER_BOUND_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff00ff00)
#define EPP_FILTER_BOUND_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EPP_FILTER_BOUND_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_FIELD                     _MK_FIELD_CONST(0xff, EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_SHIFT)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_RANGE                     7:0
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_WOFFSET                   0x0
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_FIELD                    _MK_FIELD_CONST(0xff, EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_SHIFT)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_RANGE                    15:8
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_WOFFSET                  0x0
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_LUMA_THRESHOLD_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_SHIFT                   _MK_SHIFT_CONST(16)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_FIELD                   _MK_FIELD_CONST(0xff, EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_SHIFT)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_RANGE                   23:16
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_WOFFSET                 0x0
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_LOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_SHIFT                  _MK_SHIFT_CONST(24)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_FIELD                  _MK_FIELD_CONST(0xff, EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_SHIFT)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_RANGE                  31:24
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_WOFFSET                        0x0
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_SW_DEFAULT                     _MK_MASK_CONST(0xff)
#define EPP_FILTER_BOUND_0_CHROMA_THRESHOLD_HIGH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)


// Register EPP_FILTER_BASE_0
#define EPP_FILTER_BASE_0                       _MK_ADDR_CONST(0x20)
#define EPP_FILTER_BASE_0_SECURE                        0x0
#define EPP_FILTER_BASE_0_WORD_COUNT                    0x1
#define EPP_FILTER_BASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_FILTER_BASE_0_RESET_MASK                    _MK_MASK_CONST(0xff00ff)
#define EPP_FILTER_BASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x40004)
#define EPP_FILTER_BASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff00ff)
#define EPP_FILTER_BASE_0_READ_MASK                     _MK_MASK_CONST(0xff00ff)
#define EPP_FILTER_BASE_0_WRITE_MASK                    _MK_MASK_CONST(0xff00ff)
#define EPP_FILTER_BASE_0_PP_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define EPP_FILTER_BASE_0_PP_BASE_FIELD                 _MK_FIELD_CONST(0xff, EPP_FILTER_BASE_0_PP_BASE_SHIFT)
#define EPP_FILTER_BASE_0_PP_BASE_RANGE                 7:0
#define EPP_FILTER_BASE_0_PP_BASE_WOFFSET                       0x0
#define EPP_FILTER_BASE_0_PP_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_FILTER_BASE_0_PP_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EPP_FILTER_BASE_0_PP_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x4)
#define EPP_FILTER_BASE_0_PP_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define EPP_FILTER_BASE_0_CHROMA_BASE_SHIFT                     _MK_SHIFT_CONST(16)
#define EPP_FILTER_BASE_0_CHROMA_BASE_FIELD                     _MK_FIELD_CONST(0xff, EPP_FILTER_BASE_0_CHROMA_BASE_SHIFT)
#define EPP_FILTER_BASE_0_CHROMA_BASE_RANGE                     23:16
#define EPP_FILTER_BASE_0_CHROMA_BASE_WOFFSET                   0x0
#define EPP_FILTER_BASE_0_CHROMA_BASE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_FILTER_BASE_0_CHROMA_BASE_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EPP_FILTER_BASE_0_CHROMA_BASE_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define EPP_FILTER_BASE_0_CHROMA_BASE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xff)


// Register EPP_PP_FILTER_COEF_0
#define EPP_PP_FILTER_COEF_0                    _MK_ADDR_CONST(0x21)
#define EPP_PP_FILTER_COEF_0_SECURE                     0x0
#define EPP_PP_FILTER_COEF_0_WORD_COUNT                         0x1
#define EPP_PP_FILTER_COEF_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_RESET_MASK                         _MK_MASK_CONST(0x7ffff)
#define EPP_PP_FILTER_COEF_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x31020)
#define EPP_PP_FILTER_COEF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffff)
#define EPP_PP_FILTER_COEF_0_READ_MASK                  _MK_MASK_CONST(0x7ffff)
#define EPP_PP_FILTER_COEF_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffff)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_FIELD                    _MK_FIELD_CONST(0x7, EPP_PP_FILTER_COEF_0_PP_COEF_0_SHIFT)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_RANGE                    2:0
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_WOFFSET                  0x0
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)

#define EPP_PP_FILTER_COEF_0_PP_COEF_1_SHIFT                    _MK_SHIFT_CONST(3)
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_FIELD                    _MK_FIELD_CONST(0x1f, EPP_PP_FILTER_COEF_0_PP_COEF_1_SHIFT)
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_RANGE                    7:3
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_WOFFSET                  0x0
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_SW_DEFAULT                       _MK_MASK_CONST(0x4)
#define EPP_PP_FILTER_COEF_0_PP_COEF_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EPP_PP_FILTER_COEF_0_PP_COEF_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_FIELD                    _MK_FIELD_CONST(0x1f, EPP_PP_FILTER_COEF_0_PP_COEF_2_SHIFT)
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_RANGE                    12:8
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_WOFFSET                  0x0
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_SW_DEFAULT                       _MK_MASK_CONST(0x10)
#define EPP_PP_FILTER_COEF_0_PP_COEF_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EPP_PP_FILTER_COEF_0_PP_COEF_3_SHIFT                    _MK_SHIFT_CONST(13)
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_FIELD                    _MK_FIELD_CONST(0x3f, EPP_PP_FILTER_COEF_0_PP_COEF_3_SHIFT)
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_RANGE                    18:13
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_WOFFSET                  0x0
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_SW_DEFAULT                       _MK_MASK_CONST(0x18)
#define EPP_PP_FILTER_COEF_0_PP_COEF_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)


// Register EPP_CHROMA_FILTER_COEF_0
#define EPP_CHROMA_FILTER_COEF_0                        _MK_ADDR_CONST(0x22)
#define EPP_CHROMA_FILTER_COEF_0_SECURE                         0x0
#define EPP_CHROMA_FILTER_COEF_0_WORD_COUNT                     0x1
#define EPP_CHROMA_FILTER_COEF_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_RESET_MASK                     _MK_MASK_CONST(0x7ffff)
#define EPP_CHROMA_FILTER_COEF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x31020)
#define EPP_CHROMA_FILTER_COEF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffff)
#define EPP_CHROMA_FILTER_COEF_0_READ_MASK                      _MK_MASK_CONST(0x7ffff)
#define EPP_CHROMA_FILTER_COEF_0_WRITE_MASK                     _MK_MASK_CONST(0x7ffff)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_FIELD                    _MK_FIELD_CONST(0x7, EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_SHIFT)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_RANGE                    2:0
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_WOFFSET                  0x0
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)

#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_SHIFT                    _MK_SHIFT_CONST(3)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_FIELD                    _MK_FIELD_CONST(0x1f, EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_SHIFT)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_RANGE                    7:3
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_WOFFSET                  0x0
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_SW_DEFAULT                       _MK_MASK_CONST(0x4)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_FIELD                    _MK_FIELD_CONST(0x1f, EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_SHIFT)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_RANGE                    12:8
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_WOFFSET                  0x0
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_SW_DEFAULT                       _MK_MASK_CONST(0x10)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_SHIFT                    _MK_SHIFT_CONST(13)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_FIELD                    _MK_FIELD_CONST(0x3f, EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_SHIFT)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_RANGE                    18:13
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_WOFFSET                  0x0
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_SW_DEFAULT                       _MK_MASK_CONST(0x18)
#define EPP_CHROMA_FILTER_COEF_0_CHROMA_COEF_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)


// Register EPP_ALFA_VALUE_0
#define EPP_ALFA_VALUE_0                        _MK_ADDR_CONST(0x23)
#define EPP_ALFA_VALUE_0_SECURE                         0x0
#define EPP_ALFA_VALUE_0_WORD_COUNT                     0x1
#define EPP_ALFA_VALUE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_ALFA_VALUE_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define EPP_ALFA_VALUE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_ALFA_VALUE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_ALFA_VALUE_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EPP_ALFA_VALUE_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define EPP_ALFA_VALUE_0_ALFA_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_ALFA_VALUE_0_ALFA_FIELD                     _MK_FIELD_CONST(0xff, EPP_ALFA_VALUE_0_ALFA_SHIFT)
#define EPP_ALFA_VALUE_0_ALFA_RANGE                     7:0
#define EPP_ALFA_VALUE_0_ALFA_WOFFSET                   0x0
#define EPP_ALFA_VALUE_0_ALFA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_ALFA_VALUE_0_ALFA_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EPP_ALFA_VALUE_0_ALFA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_ALFA_VALUE_0_ALFA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EPP_U_LINE_BUFFER_ADDR_0
#define EPP_U_LINE_BUFFER_ADDR_0                        _MK_ADDR_CONST(0x24)
#define EPP_U_LINE_BUFFER_ADDR_0_SECURE                         0x0
#define EPP_U_LINE_BUFFER_ADDR_0_WORD_COUNT                     0x1
#define EPP_U_LINE_BUFFER_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_U_LINE_BUFFER_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_U_LINE_BUFFER_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_U_LINE_BUFFER_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_U_LINE_BUFFER_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_U_LINE_BUFFER_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_SHIFT)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_RANGE                       31:0
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_WOFFSET                     0x0
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_U_LINE_BUFFER_ADDR_0_U_LINE_BUFFER_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_V_LINE_BUFFER_ADDR_0
#define EPP_V_LINE_BUFFER_ADDR_0                        _MK_ADDR_CONST(0x25)
#define EPP_V_LINE_BUFFER_ADDR_0_SECURE                         0x0
#define EPP_V_LINE_BUFFER_ADDR_0_WORD_COUNT                     0x1
#define EPP_V_LINE_BUFFER_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_V_LINE_BUFFER_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_V_LINE_BUFFER_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_V_LINE_BUFFER_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_V_LINE_BUFFER_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EPP_V_LINE_BUFFER_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_SHIFT)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_RANGE                       31:0
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_WOFFSET                     0x0
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_V_LINE_BUFFER_ADDR_0_V_LINE_BUFFER_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_RAISE_BUFFER_0
#define EPP_RAISE_BUFFER_0                      _MK_ADDR_CONST(0x26)
#define EPP_RAISE_BUFFER_0_SECURE                       0x0
#define EPP_RAISE_BUFFER_0_WORD_COUNT                   0x1
#define EPP_RAISE_BUFFER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RESET_MASK                   _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_BUFFER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_READ_MASK                    _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_BUFFER_0_WRITE_MASK                   _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_FIELD                    _MK_FIELD_CONST(0x1f, EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_SHIFT)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_RANGE                    4:0
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_WOFFSET                  0x0
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RAISE_VECTOR_BUFFER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_SHIFT                    _MK_SHIFT_CONST(15)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_FIELD                    _MK_FIELD_CONST(0x1, EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_SHIFT)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_RANGE                    15:15
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_WOFFSET                  0x0
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_IMMEDIATE                        _MK_ENUM_CONST(0)
#define EPP_RAISE_BUFFER_0_RAISE_BUFFER_VBLANK_DELAYED                  _MK_ENUM_CONST(1)

#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_SHIFT                      _MK_SHIFT_CONST(16)
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_FIELD                      _MK_FIELD_CONST(0xf, EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_SHIFT)
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_RANGE                      19:16
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_WOFFSET                    0x0
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_RAISE_BUFFER_0_CHANNEL_ID_BUFFER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EPP_RAISE_FRAME_0
#define EPP_RAISE_FRAME_0                       _MK_ADDR_CONST(0x27)
#define EPP_RAISE_FRAME_0_SECURE                        0x0
#define EPP_RAISE_FRAME_0_WORD_COUNT                    0x1
#define EPP_RAISE_FRAME_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RESET_MASK                    _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_FRAME_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_READ_MASK                     _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_FRAME_0_WRITE_MASK                    _MK_MASK_CONST(0xf801f)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_SHIFT                      _MK_SHIFT_CONST(0)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_FIELD                      _MK_FIELD_CONST(0x1f, EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_SHIFT)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_RANGE                      4:0
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_WOFFSET                    0x0
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RAISE_VECTOR_FRAME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_SHIFT                      _MK_SHIFT_CONST(15)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_FIELD                      _MK_FIELD_CONST(0x1, EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_SHIFT)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_RANGE                      15:15
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_WOFFSET                    0x0
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_IMMEDIATE                  _MK_ENUM_CONST(0)
#define EPP_RAISE_FRAME_0_RAISE_FRAME_VBLANK_DELAYED                    _MK_ENUM_CONST(1)

#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_SHIFT                        _MK_SHIFT_CONST(16)
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_FIELD                        _MK_FIELD_CONST(0xf, EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_SHIFT)
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_RANGE                        19:16
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_WOFFSET                      0x0
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_RAISE_FRAME_0_CHANNEL_ID_FRAME_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 40 [0x28]

// Register EPP_EPP_MCCIF_FIFOCTRL_0
#define EPP_EPP_MCCIF_FIFOCTRL_0                        _MK_ADDR_CONST(0x29)
#define EPP_EPP_MCCIF_FIFOCTRL_0_SECURE                         0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_WORD_COUNT                     0x1
#define EPP_EPP_MCCIF_FIFOCTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_RESET_MASK                     _MK_MASK_CONST(0x3000f)
#define EPP_EPP_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_READ_MASK                      _MK_MASK_CONST(0x3000f)
#define EPP_EPP_MCCIF_FIFOCTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x3000f)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_FIELD                    _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_RANGE                    0:0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_WOFFSET                  0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_INIT_ENUM                        DISABLE
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_DISABLE                  _MK_ENUM_CONST(0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRCL_MCLE2X_ENABLE                   _MK_ENUM_CONST(1)

#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_SHIFT                    _MK_SHIFT_CONST(1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_FIELD                    _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_RANGE                    1:1
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_WOFFSET                  0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_INIT_ENUM                        DISABLE
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_DISABLE                  _MK_ENUM_CONST(0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDMC_RDFAST_ENABLE                   _MK_ENUM_CONST(1)

#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_SHIFT                    _MK_SHIFT_CONST(2)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_FIELD                    _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_RANGE                    2:2
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_WOFFSET                  0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_INIT_ENUM                        DISABLE
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_DISABLE                  _MK_ENUM_CONST(0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_WRMC_CLLE2X_ENABLE                   _MK_ENUM_CONST(1)

#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_SHIFT                    _MK_SHIFT_CONST(3)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_FIELD                    _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_RANGE                    3:3
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_WOFFSET                  0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_INIT_ENUM                        DISABLE
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_DISABLE                  _MK_ENUM_CONST(0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_MCCIF_RDCL_RDFAST_ENABLE                   _MK_ENUM_CONST(1)

#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(16)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_RANGE                        16:16
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_WOFFSET                      0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_WCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(17)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_SHIFT)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_RANGE                        17:17
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_WOFFSET                      0x0
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_EPP_MCCIF_FIFOCTRL_0_EPP_RCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EPP_TIMEOUT_WCOAL_EPP_0
#define EPP_TIMEOUT_WCOAL_EPP_0                 _MK_ADDR_CONST(0x2a)
#define EPP_TIMEOUT_WCOAL_EPP_0_SECURE                  0x0
#define EPP_TIMEOUT_WCOAL_EPP_0_WORD_COUNT                      0x1
#define EPP_TIMEOUT_WCOAL_EPP_0_RESET_VAL                       _MK_MASK_CONST(0x323232)
#define EPP_TIMEOUT_WCOAL_EPP_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define EPP_TIMEOUT_WCOAL_EPP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_TIMEOUT_WCOAL_EPP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_TIMEOUT_WCOAL_EPP_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define EPP_TIMEOUT_WCOAL_EPP_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_SHIFT                  _MK_SHIFT_CONST(0)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_FIELD                  _MK_FIELD_CONST(0xff, EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_SHIFT)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_RANGE                  7:0
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_WOFFSET                        0x0
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_DEFAULT                        _MK_MASK_CONST(0x32)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPU_WCOAL_TMVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_SHIFT                  _MK_SHIFT_CONST(8)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_FIELD                  _MK_FIELD_CONST(0xff, EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_SHIFT)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_RANGE                  15:8
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_WOFFSET                        0x0
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_DEFAULT                        _MK_MASK_CONST(0x32)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPV_WCOAL_TMVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_SHIFT                  _MK_SHIFT_CONST(16)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_FIELD                  _MK_FIELD_CONST(0xff, EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_SHIFT)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_RANGE                  23:16
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_WOFFSET                        0x0
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_DEFAULT                        _MK_MASK_CONST(0x32)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_TIMEOUT_WCOAL_EPP_0_EPPY_WCOAL_TMVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EPP_MCCIF_EPPUP_HP_0
#define EPP_MCCIF_EPPUP_HP_0                    _MK_ADDR_CONST(0x2b)
#define EPP_MCCIF_EPPUP_HP_0_SECURE                     0x0
#define EPP_MCCIF_EPPUP_HP_0_WORD_COUNT                         0x1
#define EPP_MCCIF_EPPUP_HP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_RESET_MASK                         _MK_MASK_CONST(0x3f000f)
#define EPP_MCCIF_EPPUP_HP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_READ_MASK                  _MK_MASK_CONST(0x3f000f)
#define EPP_MCCIF_EPPUP_HP_0_WRITE_MASK                         _MK_MASK_CONST(0x3f000f)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_FIELD                    _MK_FIELD_CONST(0xf, EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_SHIFT)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_RANGE                    3:0
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_WOFFSET                  0x0
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_SHIFT                    _MK_SHIFT_CONST(16)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_FIELD                    _MK_FIELD_CONST(0x3f, EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_SHIFT)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_RANGE                    21:16
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_WOFFSET                  0x0
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HP_0_CBR_EPPUP2MC_HPTM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_MCCIF_EPPU_HP_0
#define EPP_MCCIF_EPPU_HP_0                     _MK_ADDR_CONST(0x2c)
#define EPP_MCCIF_EPPU_HP_0_SECURE                      0x0
#define EPP_MCCIF_EPPU_HP_0_WORD_COUNT                  0x1
#define EPP_MCCIF_EPPU_HP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HP_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPU_HP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HP_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPU_HP_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_SHIFT                      _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_FIELD                      _MK_FIELD_CONST(0x7f, EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_SHIFT)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_RANGE                      6:0
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_WOFFSET                    0x0
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HP_0_CBW_EPPU2MC_HPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EPP_MCCIF_EPPV_HP_0
#define EPP_MCCIF_EPPV_HP_0                     _MK_ADDR_CONST(0x2d)
#define EPP_MCCIF_EPPV_HP_0_SECURE                      0x0
#define EPP_MCCIF_EPPV_HP_0_WORD_COUNT                  0x1
#define EPP_MCCIF_EPPV_HP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HP_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPV_HP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HP_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPV_HP_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_SHIFT                      _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_FIELD                      _MK_FIELD_CONST(0x7f, EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_SHIFT)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_RANGE                      6:0
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_WOFFSET                    0x0
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HP_0_CBW_EPPV2MC_HPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EPP_MCCIF_EPPY_HP_0
#define EPP_MCCIF_EPPY_HP_0                     _MK_ADDR_CONST(0x2e)
#define EPP_MCCIF_EPPY_HP_0_SECURE                      0x0
#define EPP_MCCIF_EPPY_HP_0_WORD_COUNT                  0x1
#define EPP_MCCIF_EPPY_HP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HP_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPY_HP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HP_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPY_HP_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_SHIFT                      _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_FIELD                      _MK_FIELD_CONST(0x7f, EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_SHIFT)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_RANGE                      6:0
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_WOFFSET                    0x0
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HP_0_CBW_EPPY2MC_HPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EPP_MCCIF_EPPUP_HYST_0
#define EPP_MCCIF_EPPUP_HYST_0                  _MK_ADDR_CONST(0x2f)
#define EPP_MCCIF_EPPUP_HYST_0_SECURE                   0x0
#define EPP_MCCIF_EPPUP_HYST_0_WORD_COUNT                       0x1
#define EPP_MCCIF_EPPUP_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xcf04ff06)
#define EPP_MCCIF_EPPUP_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_MCCIF_EPPUP_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EPP_MCCIF_EPPUP_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_SHIFT                   _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_FIELD                   _MK_FIELD_CONST(0xff, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_RANGE                   7:0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_WOFFSET                 0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_DEFAULT                 _MK_MASK_CONST(0x6)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_SHIFT                      _MK_SHIFT_CONST(8)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_FIELD                      _MK_FIELD_CONST(0xff, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_RANGE                      15:8
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_WOFFSET                    0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_DEFAULT                    _MK_MASK_CONST(0xff)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_SHIFT                      _MK_SHIFT_CONST(16)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_FIELD                      _MK_FIELD_CONST(0xff, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_RANGE                      23:16
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_WOFFSET                    0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_DEFAULT                    _MK_MASK_CONST(0x4)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_DHYST_TH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_SHIFT                       _MK_SHIFT_CONST(24)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_FIELD                       _MK_FIELD_CONST(0xf, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_RANGE                       27:24
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_WOFFSET                     0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_DEFAULT                     _MK_MASK_CONST(0xf)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_SHIFT                   _MK_SHIFT_CONST(28)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_FIELD                   _MK_FIELD_CONST(0x7, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_RANGE                   30:28
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_WOFFSET                 0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_DEFAULT                 _MK_MASK_CONST(0x4)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_REQ_TH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_FIELD                       _MK_FIELD_CONST(0x1, EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_SHIFT)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_RANGE                       31:31
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_WOFFSET                     0x0
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_INIT_ENUM                   ENABLE
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_ENABLE                      _MK_ENUM_CONST(1)
#define EPP_MCCIF_EPPUP_HYST_0_CBR_EPPUP2MC_HYST_EN_DISABLE                     _MK_ENUM_CONST(0)


// Register EPP_MCCIF_EPPU_HYST_0
#define EPP_MCCIF_EPPU_HYST_0                   _MK_ADDR_CONST(0x30)
#define EPP_MCCIF_EPPU_HYST_0_SECURE                    0x0
#define EPP_MCCIF_EPPU_HYST_0_WORD_COUNT                        0x1
#define EPP_MCCIF_EPPU_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xc00001ff)
#define EPP_MCCIF_EPPU_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPU_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_READ_MASK                         _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPU_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xfff, EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_SHIFT)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_RANGE                     11:0
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_WOFFSET                   0x0
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x1ff)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_SHIFT)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_RANGE                     30:28
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_WOFFSET                   0x0
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_SHIFT)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_RANGE                 31:31
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_WOFFSET                       0x0
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_INIT_ENUM                     ENABLE
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define EPP_MCCIF_EPPU_HYST_0_CBW_EPPU2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register EPP_MCCIF_EPPV_HYST_0
#define EPP_MCCIF_EPPV_HYST_0                   _MK_ADDR_CONST(0x31)
#define EPP_MCCIF_EPPV_HYST_0_SECURE                    0x0
#define EPP_MCCIF_EPPV_HYST_0_WORD_COUNT                        0x1
#define EPP_MCCIF_EPPV_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xc00001ff)
#define EPP_MCCIF_EPPV_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPV_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_READ_MASK                         _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPV_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xfff, EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_SHIFT)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_RANGE                     11:0
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_WOFFSET                   0x0
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x1ff)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_SHIFT)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_RANGE                     30:28
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_WOFFSET                   0x0
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_SHIFT)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_RANGE                 31:31
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_WOFFSET                       0x0
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_INIT_ENUM                     ENABLE
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define EPP_MCCIF_EPPV_HYST_0_CBW_EPPV2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register EPP_MCCIF_EPPY_HYST_0
#define EPP_MCCIF_EPPY_HYST_0                   _MK_ADDR_CONST(0x32)
#define EPP_MCCIF_EPPY_HYST_0_SECURE                    0x0
#define EPP_MCCIF_EPPY_HYST_0_WORD_COUNT                        0x1
#define EPP_MCCIF_EPPY_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xc00001ff)
#define EPP_MCCIF_EPPY_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPY_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_READ_MASK                         _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPY_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xf0000fff)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xfff, EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_SHIFT)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_RANGE                     11:0
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_WOFFSET                   0x0
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x1ff)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_SHIFT)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_RANGE                     30:28
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_WOFFSET                   0x0
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_SHIFT)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_RANGE                 31:31
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_WOFFSET                       0x0
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_INIT_ENUM                     ENABLE
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define EPP_MCCIF_EPPY_HYST_0_CBW_EPPY2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register EPP_CLKEN_OVERRIDE_0
#define EPP_CLKEN_OVERRIDE_0                    _MK_ADDR_CONST(0x40)
#define EPP_CLKEN_OVERRIDE_0_SECURE                     0x0
#define EPP_CLKEN_OVERRIDE_0_WORD_COUNT                         0x1
#define EPP_CLKEN_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define EPP_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define EPP_CLKEN_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_FIELD                       _MK_FIELD_CONST(0x1, EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_SHIFT)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_RANGE                       0:0
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_WOFFSET                     0x0
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_CLK_GATED                   _MK_ENUM_CONST(0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppbm_clken_ov_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)

#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_SHIFT                       _MK_SHIFT_CONST(1)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_FIELD                       _MK_FIELD_CONST(0x1, EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_SHIFT)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_RANGE                       1:1
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_WOFFSET                     0x0
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_CLK_GATED                   _MK_ENUM_CONST(0)
#define EPP_CLKEN_OVERRIDE_0_epp2clk_eppdp_clken_ov_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)


// Register EPP_INTMASK_0
#define EPP_INTMASK_0                   _MK_ADDR_CONST(0x41)
#define EPP_INTMASK_0_SECURE                    0x0
#define EPP_INTMASK_0_WORD_COUNT                        0x1
#define EPP_INTMASK_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_RESET_MASK                        _MK_MASK_CONST(0x107)
#define EPP_INTMASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_READ_MASK                         _MK_MASK_CONST(0x107)
#define EPP_INTMASK_0_WRITE_MASK                        _MK_MASK_CONST(0x107)
#define EPP_INTMASK_0_CTXSW_INT_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define EPP_INTMASK_0_CTXSW_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, EPP_INTMASK_0_CTXSW_INT_MASK_SHIFT)
#define EPP_INTMASK_0_CTXSW_INT_MASK_RANGE                      0:0
#define EPP_INTMASK_0_CTXSW_INT_MASK_WOFFSET                    0x0
#define EPP_INTMASK_0_CTXSW_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_CTXSW_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_CTXSW_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_CTXSW_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_CTXSW_INT_MASK_MASKED                     _MK_ENUM_CONST(0)
#define EPP_INTMASK_0_CTXSW_INT_MASK_NOTMASKED                  _MK_ENUM_CONST(1)

#define EPP_INTMASK_0_FRAME_END_INT_MASK_SHIFT                  _MK_SHIFT_CONST(1)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, EPP_INTMASK_0_FRAME_END_INT_MASK_SHIFT)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_RANGE                  1:1
#define EPP_INTMASK_0_FRAME_END_INT_MASK_WOFFSET                        0x0
#define EPP_INTMASK_0_FRAME_END_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_MASKED                 _MK_ENUM_CONST(0)
#define EPP_INTMASK_0_FRAME_END_INT_MASK_NOTMASKED                      _MK_ENUM_CONST(1)

#define EPP_INTMASK_0_BUFFER_END_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, EPP_INTMASK_0_BUFFER_END_INT_MASK_SHIFT)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_RANGE                 2:2
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_WOFFSET                       0x0
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define EPP_INTMASK_0_BUFFER_END_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)

#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, EPP_INTMASK_0_SHORT_FRAME_INT_MASK_SHIFT)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_RANGE                        8:8
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_WOFFSET                      0x0
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_MASKED                       _MK_ENUM_CONST(0)
#define EPP_INTMASK_0_SHORT_FRAME_INT_MASK_NOTMASKED                    _MK_ENUM_CONST(1)


// Register EPP_START_OB_INDEX_0
#define EPP_START_OB_INDEX_0                    _MK_ADDR_CONST(0x42)
#define EPP_START_OB_INDEX_0_SECURE                     0x0
#define EPP_START_OB_INDEX_0_WORD_COUNT                         0x1
#define EPP_START_OB_INDEX_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EPP_START_OB_INDEX_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_FIELD                       _MK_FIELD_CONST(0xff, EPP_START_OB_INDEX_0_START_OB_INDEX_SHIFT)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_RANGE                       7:0
#define EPP_START_OB_INDEX_0_START_OB_INDEX_WOFFSET                     0x0
#define EPP_START_OB_INDEX_0_START_OB_INDEX_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_START_OB_INDEX_0_START_OB_INDEX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0                   _MK_ADDR_CONST(0x43)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_SECURE                    0x0
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_WORD_COUNT                        0x1
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_SHIFT                  _MK_SHIFT_CONST(0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_FIELD                  _MK_FIELD_CONST(0xffff, EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_SHIFT)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_RANGE                  15:0
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_WOFFSET                        0x0
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0_FRAME_COUNT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0                    _MK_ADDR_CONST(0x44)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_SECURE                     0x0
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_WORD_COUNT                         0x1
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_FIELD                    _MK_FIELD_CONST(0xffff, EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_SHIFT)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_RANGE                    15:0
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_WOFFSET                  0x0
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0_LINE_COUNT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0                    _MK_ADDR_CONST(0x45)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_SECURE                     0x0
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_WORD_COUNT                         0x1
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_FIELD                 _MK_FIELD_CONST(0xff, EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_SHIFT)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_RANGE                 7:0
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_WOFFSET                       0x0
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0_BUFFER_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EPP_BUFFER_RELEASE_0
#define EPP_BUFFER_RELEASE_0                    _MK_ADDR_CONST(0x46)
#define EPP_BUFFER_RELEASE_0_SECURE                     0x0
#define EPP_BUFFER_RELEASE_0_WORD_COUNT                         0x1
#define EPP_BUFFER_RELEASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define EPP_BUFFER_RELEASE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_SHIFT                       _MK_SHIFT_CONST(0)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_FIELD                       _MK_FIELD_CONST(0x1, EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_SHIFT)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_RANGE                       0:0
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_WOFFSET                     0x0
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_BUFFER_RELEASE_0_BUFFER_RELEASE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EPP_OB0_BUFFER_ADDR_MODE_0
#define EPP_OB0_BUFFER_ADDR_MODE_0                      _MK_ADDR_CONST(0x47)
#define EPP_OB0_BUFFER_ADDR_MODE_0_SECURE                       0x0
#define EPP_OB0_BUFFER_ADDR_MODE_0_WORD_COUNT                   0x1
#define EPP_OB0_BUFFER_ADDR_MODE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_RESET_MASK                   _MK_MASK_CONST(0x10001)
#define EPP_OB0_BUFFER_ADDR_MODE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_READ_MASK                    _MK_MASK_CONST(0x10001)
#define EPP_OB0_BUFFER_ADDR_MODE_0_WRITE_MASK                   _MK_MASK_CONST(0x10001)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_SHIFT)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_RANGE                    0:0
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_WOFFSET                  0x0
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_SHIFT)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_RANGE                   16:16
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_WOFFSET                 0x0
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define EPP_OB0_BUFFER_ADDR_MODE_0_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register EPP_RESERVE_0_0
#define EPP_RESERVE_0_0                 _MK_ADDR_CONST(0x48)
#define EPP_RESERVE_0_0_SECURE                  0x0
#define EPP_RESERVE_0_0_WORD_COUNT                      0x1
#define EPP_RESERVE_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_0_0_nc_RESERVE_0_0_SHIFT)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_RANGE                    3:0
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_WOFFSET                  0x0
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_0_0_nc_RESERVE_0_1_SHIFT                    _MK_SHIFT_CONST(4)
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_0_0_nc_RESERVE_0_1_SHIFT)
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_RANGE                    7:4
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_WOFFSET                  0x0
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_0_0_nc_RESERVE_0_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_0_0_nc_RESERVE_0_2_SHIFT)
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_RANGE                    11:8
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_WOFFSET                  0x0
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_0_0_nc_RESERVE_0_3_SHIFT                    _MK_SHIFT_CONST(12)
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_0_0_nc_RESERVE_0_3_SHIFT)
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_RANGE                    15:12
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_WOFFSET                  0x0
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_RESERVE_1_0
#define EPP_RESERVE_1_0                 _MK_ADDR_CONST(0x49)
#define EPP_RESERVE_1_0_SECURE                  0x0
#define EPP_RESERVE_1_0_WORD_COUNT                      0x1
#define EPP_RESERVE_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_1_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_1_0_nc_RESERVE_1_0_SHIFT)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_RANGE                    3:0
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_WOFFSET                  0x0
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_1_0_nc_RESERVE_1_1_SHIFT                    _MK_SHIFT_CONST(4)
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_1_0_nc_RESERVE_1_1_SHIFT)
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_RANGE                    7:4
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_WOFFSET                  0x0
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_1_0_nc_RESERVE_1_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_1_0_nc_RESERVE_1_2_SHIFT)
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_RANGE                    11:8
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_WOFFSET                  0x0
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_1_0_nc_RESERVE_1_3_SHIFT                    _MK_SHIFT_CONST(12)
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_1_0_nc_RESERVE_1_3_SHIFT)
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_RANGE                    15:12
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_WOFFSET                  0x0
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_RESERVE_2_0
#define EPP_RESERVE_2_0                 _MK_ADDR_CONST(0x4a)
#define EPP_RESERVE_2_0_SECURE                  0x0
#define EPP_RESERVE_2_0_WORD_COUNT                      0x1
#define EPP_RESERVE_2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_2_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_2_0_nc_RESERVE_2_0_SHIFT)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_RANGE                    3:0
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_WOFFSET                  0x0
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_2_0_nc_RESERVE_2_1_SHIFT                    _MK_SHIFT_CONST(4)
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_2_0_nc_RESERVE_2_1_SHIFT)
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_RANGE                    7:4
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_WOFFSET                  0x0
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_2_0_nc_RESERVE_2_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_2_0_nc_RESERVE_2_2_SHIFT)
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_RANGE                    11:8
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_WOFFSET                  0x0
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_2_0_nc_RESERVE_2_3_SHIFT                    _MK_SHIFT_CONST(12)
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_2_0_nc_RESERVE_2_3_SHIFT)
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_RANGE                    15:12
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_WOFFSET                  0x0
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_RESERVE_3_0
#define EPP_RESERVE_3_0                 _MK_ADDR_CONST(0x4b)
#define EPP_RESERVE_3_0_SECURE                  0x0
#define EPP_RESERVE_3_0_WORD_COUNT                      0x1
#define EPP_RESERVE_3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_3_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_3_0_nc_RESERVE_3_0_SHIFT)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_RANGE                    3:0
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_WOFFSET                  0x0
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_3_0_nc_RESERVE_3_1_SHIFT                    _MK_SHIFT_CONST(4)
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_3_0_nc_RESERVE_3_1_SHIFT)
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_RANGE                    7:4
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_WOFFSET                  0x0
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_3_0_nc_RESERVE_3_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_3_0_nc_RESERVE_3_2_SHIFT)
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_RANGE                    11:8
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_WOFFSET                  0x0
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_3_0_nc_RESERVE_3_3_SHIFT                    _MK_SHIFT_CONST(12)
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_3_0_nc_RESERVE_3_3_SHIFT)
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_RANGE                    15:12
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_WOFFSET                  0x0
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EPP_RESERVE_4_0
#define EPP_RESERVE_4_0                 _MK_ADDR_CONST(0x4c)
#define EPP_RESERVE_4_0_SECURE                  0x0
#define EPP_RESERVE_4_0_WORD_COUNT                      0x1
#define EPP_RESERVE_4_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_4_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_4_0_nc_RESERVE_4_0_SHIFT)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_RANGE                    3:0
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_WOFFSET                  0x0
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_4_0_nc_RESERVE_4_1_SHIFT                    _MK_SHIFT_CONST(4)
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_4_0_nc_RESERVE_4_1_SHIFT)
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_RANGE                    7:4
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_WOFFSET                  0x0
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_4_0_nc_RESERVE_4_2_SHIFT                    _MK_SHIFT_CONST(8)
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_4_0_nc_RESERVE_4_2_SHIFT)
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_RANGE                    11:8
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_WOFFSET                  0x0
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EPP_RESERVE_4_0_nc_RESERVE_4_3_SHIFT                    _MK_SHIFT_CONST(12)
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_FIELD                    _MK_FIELD_CONST(0xf, EPP_RESERVE_4_0_nc_RESERVE_4_3_SHIFT)
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_RANGE                    15:12
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_WOFFSET                  0x0
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EPP_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_AREPP_REGS(_op_) \
_op_(EPP_INCR_SYNCPT_0) \
_op_(EPP_INCR_SYNCPT_CNTRL_0) \
_op_(EPP_INCR_SYNCPT_ERROR_0) \
_op_(EPP_EPP_SYNCPT_DEST_0) \
_op_(EPP_CTXSW_0) \
_op_(EPP_INTSTATUS_0) \
_op_(EPP_EPP_CONTROL_0) \
_op_(EPP_OUTPUT_FRAME_SIZE_0) \
_op_(EPP_INPUT_FRAME_AOI_0) \
_op_(EPP_OUTPUT_SCAN_DIR_0) \
_op_(EPP_OB0_START_ADDRESS_Y_0) \
_op_(EPP_OB0_BASE_ADDRESS_Y_0) \
_op_(EPP_OB0_START_ADDRESS_U_0) \
_op_(EPP_OB0_BASE_ADDRESS_U_0) \
_op_(EPP_OB0_START_ADDRESS_V_0) \
_op_(EPP_OB0_BASE_ADDRESS_V_0) \
_op_(EPP_OB0_XY_OFFSET_LUMA_0) \
_op_(EPP_OB0_XY_OFFSET_CHROMA_0) \
_op_(EPP_OB0_SIZE_0) \
_op_(EPP_OB0_LINE_STRIDE_L_0) \
_op_(EPP_OB0_BUFFER_STRIDE_LUMA_0) \
_op_(EPP_OB0_BUFFER_STRIDE_CHROMA_0) \
_op_(EPP_CSC_RGB2Y_COEFF_0) \
_op_(EPP_CSC_RGB2U_COEFF_0) \
_op_(EPP_CSC_RGB2V_COEFF_0) \
_op_(EPP_CSC_YOFFSET_COEFF_0) \
_op_(EPP_FILTER_BOUND_0) \
_op_(EPP_FILTER_BASE_0) \
_op_(EPP_PP_FILTER_COEF_0) \
_op_(EPP_CHROMA_FILTER_COEF_0) \
_op_(EPP_ALFA_VALUE_0) \
_op_(EPP_U_LINE_BUFFER_ADDR_0) \
_op_(EPP_V_LINE_BUFFER_ADDR_0) \
_op_(EPP_RAISE_BUFFER_0) \
_op_(EPP_RAISE_FRAME_0) \
_op_(EPP_EPP_MCCIF_FIFOCTRL_0) \
_op_(EPP_TIMEOUT_WCOAL_EPP_0) \
_op_(EPP_MCCIF_EPPUP_HP_0) \
_op_(EPP_MCCIF_EPPU_HP_0) \
_op_(EPP_MCCIF_EPPV_HP_0) \
_op_(EPP_MCCIF_EPPY_HP_0) \
_op_(EPP_MCCIF_EPPUP_HYST_0) \
_op_(EPP_MCCIF_EPPU_HYST_0) \
_op_(EPP_MCCIF_EPPV_HYST_0) \
_op_(EPP_MCCIF_EPPY_HYST_0) \
_op_(EPP_CLKEN_OVERRIDE_0) \
_op_(EPP_INTMASK_0) \
_op_(EPP_START_OB_INDEX_0) \
_op_(EPP_EPP_DEBUG_FRAME_STATUS_REGISTER_0) \
_op_(EPP_EPP_DEBUG_LINE_STATUS_REGISTER_0) \
_op_(EPP_EPP_DEBUG_FLOW_CONTROL_COUNTER_0) \
_op_(EPP_BUFFER_RELEASE_0) \
_op_(EPP_OB0_BUFFER_ADDR_MODE_0) \
_op_(EPP_RESERVE_0_0) \
_op_(EPP_RESERVE_1_0) \
_op_(EPP_RESERVE_2_0) \
_op_(EPP_RESERVE_3_0) \
_op_(EPP_RESERVE_4_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_EPP        0x00000000

//
// AREPP REGISTER BANKS
//

#define EPP0_FIRST_REG 0x0000 // EPP_INCR_SYNCPT_0
#define EPP0_LAST_REG 0x0002 // EPP_INCR_SYNCPT_ERROR_0
#define EPP1_FIRST_REG 0x0008 // EPP_EPP_SYNCPT_DEST_0
#define EPP1_LAST_REG 0x0027 // EPP_RAISE_FRAME_0
#define EPP2_FIRST_REG 0x0029 // EPP_EPP_MCCIF_FIFOCTRL_0
#define EPP2_LAST_REG 0x0032 // EPP_MCCIF_EPPY_HYST_0
#define EPP3_FIRST_REG 0x0040 // EPP_CLKEN_OVERRIDE_0
#define EPP3_LAST_REG 0x004c // EPP_RESERVE_4_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#ifdef __cplusplus
}
#endif

#endif // ifndef ___AREPP_H_INC_
