#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun 20 18:58:24 2021
# Process ID: 13384
# Current directory: D:/GitCode/Sketch_IP_1080p
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6832 D:\GitCode\Sketch_IP_1080p\ImageProcessing.xpr
# Log file: D:/GitCode/Sketch_IP_1080p/vivado.log
# Journal file: D:/GitCode/Sketch_IP_1080p\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/Sketch_IP_1080p/ImageProcessing.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitCode/ImageProcessingofSketch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitcode/imageprocessingofsketch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 739.801 ; gain = 84.809
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 20 20:19:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 759.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 767.582 ; gain = 7.691
run all
run: Time (s): cpu = 00:01:10 ; elapsed = 00:03:47 . Memory (MB): peak = 776.910 ; gain = 8.246
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 784.656 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:09 ; elapsed = 00:03:49 . Memory (MB): peak = 786.715 ; gain = 2.059
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 790.125 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:05 ; elapsed = 00:03:51 . Memory (MB): peak = 790.441 ; gain = 0.316
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 792.676 ; gain = 1.035
run all
run: Time (s): cpu = 00:01:05 ; elapsed = 00:03:41 . Memory (MB): peak = 793.559 ; gain = 0.445
ipx::open_ipxact_file {D:\gitcode\imageprocessingofsketch\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'ImageProcessing.srcs/sim_1/new/tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 805.531 ; gain = 10.688
set_property version 1.5.0 [ipx::current_core]
set_property name Sketch_IP_1080P [ipx::current_core]
set_property display_name Sketch_IP_1080P [ipx::current_core]
set_property description Sketch_IP_1080P [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'ImageProcessing.srcs/sources_1/new/imageProcessTop.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'ImageProcessing.srcs/sources_1/new/lineBuffer.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'ImageProcessing.srcs/sources_1/new/imageControl.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'ImageProcessing.srcs/sources_1/new/conv1.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_testbench (Test Bench)'': File 'ImageProcessing.srcs/sim_1/new/tb.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
export_ip_user_files -of_objects  [get_files D:/gitcode/imageprocessingofsketch/component.xml] -no_script -reset -force -quiet
remove_files  D:/gitcode/imageprocessingofsketch/component.xml
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
ipx::unload_core d:/gitcode/imageprocessingofsketch/component.xml
ipx::package_project -root_dir d:/gitcode/sketch_ip_1080p/imageprocessing.srcs -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'axi_clk' as interface 'axi_clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'o_intr' as interface 'o_intr'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
set_property name SketchIP_1080p [ipx::current_core]
set_property display_name SketchIP_1080p [ipx::current_core]
set_property description SketchIP_1080p [ipx::current_core]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name i_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/gitcode/sketch_ip_1080p/imageprocessing.srcs d:/gitcode/imageprocessingofsketch} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitcode/sketch_ip_1080p/imageprocessing.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitcode/imageprocessingofsketch'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/sketch_ip_1080p/imageprocessing.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/sketch_ip_1080p/imageprocessing.srcs'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 22:27:39 2021...
