#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 20:18:02 2023
# Process ID: 2487182
# Current directory: /home/ccimogu/Downloads/fp
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/ccimogu/Downloads/fp/vivado.log
# Journal file: /home/ccimogu/Downloads/fp/vivado.jou
# Running On: eecs-digital-34, OS: Linux, CPU Frequency: 5069.091 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/multiplier/multiplier.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/sqrt/sqrt.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/sqrt/ip/sqrt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference/difference.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference/difference.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference/ip/difference'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divider/divider.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divider/divider.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divider/ip/divider'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/fixed2float/fixed2float.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder_many/adder_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divide_many/divide_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/multiply_many/multiply_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference_many/difference_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference_many/ip/difference_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/float2fixed_many/float2fixed_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference/difference.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divider/divider.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2487261
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'stage_check' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:326]
WARNING: [Synth 8-6901] identifier 'cvalid_in' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:369]
WARNING: [Synth 8-6901] identifier 'cvalid_in' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:373]
WARNING: [Synth 8-6901] identifier 'cvertex_a' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:374]
WARNING: [Synth 8-6901] identifier 'cvertex_b' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:375]
WARNING: [Synth 8-6901] identifier 'cvertex_c' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:376]
WARNING: [Synth 8-6901] identifier 'clast' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:377]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.289 ; gain = 368.766 ; free physical = 4263 ; free virtual = 24584
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'displaying' [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
INFO: [Synth 8-6157] synthesizing module 'threegen' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
	Parameter PLAYERS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: bul_model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bul_model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'convert_player' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
	Parameter PLAYERS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed2float' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fixed2float' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convert_player' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
INFO: [Synth 8-226] default block is never used [/home/ccimogu/Downloads/fp/hdl/threegen.sv:152]
INFO: [Synth 8-6157] synthesizing module 'adder_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/adder_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/adder_many_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axis_result_tuser' does not match port width (32) of module 'adder_many' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/threegen.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'threegen' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
INFO: [Synth 8-6157] synthesizing module 'scale_vec' [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divide_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divide_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multiply_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiply_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float2fixed_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float2fixed_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2487182-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scale_vec' (0#1) [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_DEPTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (60) of port connection 'wea' does not match port width (1) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/ccimogu/Downloads/fp/hdl/display.sv:306]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 'pixel_y' [/home/ccimogu/Downloads/fp/hdl/display.sv:358]
ERROR: [Synth 8-6156] failed synthesizing module 'displaying' [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2092.227 ; gain = 436.703 ; free physical = 4178 ; free virtual = 24498
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 12 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 20:18:11 2023...
