06:55:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/steffen/emb_my/MPSoC4Drones/VITIS_my/temp_xsdb_launch_script.tcl
06:55:46 INFO  : Registering command handlers for Vitis TCF services
06:55:49 INFO  : Platform repository initialization has completed.
06:55:49 INFO  : XSCT server has started successfully.
06:55:49 INFO  : plnx-install-location is set to ''
06:55:49 INFO  : Successfully done setting XSCT server connection channel  
06:55:50 INFO  : Successfully done setting workspace for the tool. 
06:55:50 INFO  : Successfully done query RDI_DATADIR 
07:26:21 INFO  : Result from executing command 'getProjects': emb_system
07:26:21 INFO  : Result from executing command 'getPlatforms': 
07:37:08 INFO  : Result from executing command 'getProjects': emb_system
07:37:08 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
07:37:12 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:37:23 INFO  : Updating application flags with new BSP settings...
07:37:24 INFO  : Successfully updated application flags for project emp_bare_code.
07:38:15 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:38:37 INFO  : Build configuration of 'emp_bare_code_system' is updated to 'Hardware'
07:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:38:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:38:40 INFO  : 'jtag frequency' command is executed.
07:38:40 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:38:40 INFO  : Context for 'APU' is selected.
07:38:41 INFO  : System reset is completed.
07:38:44 INFO  : 'after 3000' command is executed.
07:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:38:47 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:38:47 INFO  : Context for 'APU' is selected.
07:38:48 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
07:38:48 INFO  : Context for 'APU' is selected.
07:38:48 INFO  : Boot mode is read from the target.
07:38:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:38:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:38:48 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:38:49 INFO  : 'set bp_38_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:38:49 INFO  : 'con -block -timeout 60' command is executed.
07:38:49 INFO  : 'bpremove $bp_38_48_fsbl_bp' command is executed.
07:38:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:38:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:38:49 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
07:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_38_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:38:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:38:49 INFO  : 'con' command is executed.
07:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:38:49 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:43:49 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:44:07 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:44:40 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:45:12 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:45:27 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:45:33 INFO  : Disconnected from the channel tcfchan#2.
07:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:45:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:45:33 INFO  : 'jtag frequency' command is executed.
07:45:33 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:45:33 INFO  : Context for 'APU' is selected.
07:45:34 INFO  : System reset is completed.
07:45:37 INFO  : 'after 3000' command is executed.
07:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:45:40 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:45:40 INFO  : Context for 'APU' is selected.
07:45:40 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:45:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:45:40 INFO  : Context for 'APU' is selected.
07:45:40 INFO  : Boot mode is read from the target.
07:45:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:45:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:45:41 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:45:41 INFO  : 'set bp_45_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:45:41 INFO  : 'con -block -timeout 60' command is executed.
07:45:41 INFO  : 'bpremove $bp_45_41_fsbl_bp' command is executed.
07:45:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:45:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:45:42 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
07:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_45_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:45:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:45:42 INFO  : 'con' command is executed.
07:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:45:42 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:46:25 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:46:31 INFO  : Disconnected from the channel tcfchan#3.
07:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:46:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:46:31 INFO  : 'jtag frequency' command is executed.
07:46:31 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:46:31 INFO  : Context for 'APU' is selected.
07:46:32 INFO  : System reset is completed.
07:46:35 INFO  : 'after 3000' command is executed.
07:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:46:38 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:46:38 INFO  : Context for 'APU' is selected.
07:46:38 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
07:46:38 INFO  : Context for 'APU' is selected.
07:46:38 INFO  : Boot mode is read from the target.
07:46:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:46:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:46:39 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:46:39 INFO  : 'set bp_46_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:46:39 INFO  : 'con -block -timeout 60' command is executed.
07:46:39 INFO  : 'bpremove $bp_46_39_fsbl_bp' command is executed.
07:46:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:46:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:46:40 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
07:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_46_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:46:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:46:40 INFO  : 'con' command is executed.
07:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:46:40 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:48:34 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:48:46 INFO  : Disconnected from the channel tcfchan#4.
07:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:48:46 INFO  : 'jtag frequency' command is executed.
07:48:46 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:48:46 INFO  : Context for 'APU' is selected.
07:48:47 INFO  : System reset is completed.
07:48:50 INFO  : 'after 3000' command is executed.
07:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:48:53 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:48:53 INFO  : Context for 'APU' is selected.
07:48:53 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
07:48:53 INFO  : Context for 'APU' is selected.
07:48:53 INFO  : Boot mode is read from the target.
07:48:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:48:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:48:54 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:48:54 INFO  : 'set bp_48_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:48:54 INFO  : 'con -block -timeout 60' command is executed.
07:48:54 INFO  : 'bpremove $bp_48_54_fsbl_bp' command is executed.
07:48:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:48:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:48:55 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
07:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_48_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:48:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:48:55 INFO  : 'con' command is executed.
07:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:48:55 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:49:45 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:49:51 INFO  : Disconnected from the channel tcfchan#5.
07:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:49:52 INFO  : 'jtag frequency' command is executed.
07:49:52 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:49:52 INFO  : Context for 'APU' is selected.
07:49:52 INFO  : System reset is completed.
07:49:55 INFO  : 'after 3000' command is executed.
07:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:49:59 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:49:59 INFO  : Context for 'APU' is selected.
07:49:59 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
07:49:59 INFO  : Context for 'APU' is selected.
07:49:59 INFO  : Boot mode is read from the target.
07:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:49:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:50:00 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:50:00 INFO  : 'set bp_50_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:50:00 INFO  : 'con -block -timeout 60' command is executed.
07:50:00 INFO  : 'bpremove $bp_50_0_fsbl_bp' command is executed.
07:50:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:50:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:50:00 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
07:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_50_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:50:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:50:01 INFO  : 'con' command is executed.
07:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:50:01 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:50:46 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:50:51 INFO  : Disconnected from the channel tcfchan#6.
07:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:50:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:50:51 INFO  : 'jtag frequency' command is executed.
07:50:51 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:50:51 INFO  : Context for 'APU' is selected.
07:50:52 INFO  : System reset is completed.
07:50:55 INFO  : 'after 3000' command is executed.
07:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:50:58 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:50:58 INFO  : Context for 'APU' is selected.
07:50:58 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
07:50:58 INFO  : Context for 'APU' is selected.
07:50:58 INFO  : Boot mode is read from the target.
07:50:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:50:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:50:59 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:50:59 INFO  : 'set bp_50_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:50:59 INFO  : 'con -block -timeout 60' command is executed.
07:50:59 INFO  : 'bpremove $bp_50_59_fsbl_bp' command is executed.
07:50:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:50:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:51:00 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
07:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_50_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:51:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:51:00 INFO  : 'con' command is executed.
07:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:51:00 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:51:41 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:51:45 INFO  : Disconnected from the channel tcfchan#7.
07:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:51:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:51:46 INFO  : 'jtag frequency' command is executed.
07:51:46 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:51:46 INFO  : Context for 'APU' is selected.
07:51:46 INFO  : System reset is completed.
07:51:49 INFO  : 'after 3000' command is executed.
07:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:51:53 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:51:53 INFO  : Context for 'APU' is selected.
07:51:53 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
07:51:53 INFO  : Context for 'APU' is selected.
07:51:53 INFO  : Boot mode is read from the target.
07:51:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:51:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:51:54 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:51:54 INFO  : 'set bp_51_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:51:54 INFO  : 'con -block -timeout 60' command is executed.
07:51:54 INFO  : 'bpremove $bp_51_54_fsbl_bp' command is executed.
07:51:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:51:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:51:54 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
07:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_51_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:51:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:51:55 INFO  : 'con' command is executed.
07:51:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:51:55 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:53:28 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:53:33 INFO  : Disconnected from the channel tcfchan#8.
07:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:53:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:53:33 INFO  : 'jtag frequency' command is executed.
07:53:33 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:53:33 INFO  : Context for 'APU' is selected.
07:53:34 INFO  : System reset is completed.
07:53:37 INFO  : 'after 3000' command is executed.
07:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:53:40 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:53:40 INFO  : Context for 'APU' is selected.
07:53:41 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
07:53:41 INFO  : Context for 'APU' is selected.
07:53:41 INFO  : Boot mode is read from the target.
07:53:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:53:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:53:41 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:53:41 INFO  : 'set bp_53_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:53:42 INFO  : 'con -block -timeout 60' command is executed.
07:53:42 INFO  : 'bpremove $bp_53_41_fsbl_bp' command is executed.
07:53:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:53:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:53:42 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
07:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_53_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:53:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:53:42 INFO  : 'con' command is executed.
07:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:53:42 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:54:20 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:54:26 INFO  : Disconnected from the channel tcfchan#9.
07:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:54:26 INFO  : 'jtag frequency' command is executed.
07:54:26 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:54:26 INFO  : Context for 'APU' is selected.
07:54:27 INFO  : System reset is completed.
07:54:30 INFO  : 'after 3000' command is executed.
07:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:54:33 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:54:34 INFO  : Context for 'APU' is selected.
07:54:34 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
07:54:34 INFO  : Context for 'APU' is selected.
07:54:34 INFO  : Boot mode is read from the target.
07:54:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:54:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:54:34 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:54:34 INFO  : 'set bp_54_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:54:35 INFO  : 'con -block -timeout 60' command is executed.
07:54:35 INFO  : 'bpremove $bp_54_34_fsbl_bp' command is executed.
07:54:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:54:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:54:35 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
07:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_54_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:54:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:54:35 INFO  : 'con' command is executed.
07:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:54:35 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:55:52 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:55:57 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:56:03 INFO  : Disconnected from the channel tcfchan#10.
07:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:56:03 INFO  : 'jtag frequency' command is executed.
07:56:03 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:56:03 INFO  : Context for 'APU' is selected.
07:56:04 INFO  : System reset is completed.
07:56:07 INFO  : 'after 3000' command is executed.
07:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:56:10 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:56:10 INFO  : Context for 'APU' is selected.
07:56:10 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:11 INFO  : Context for 'APU' is selected.
07:56:11 INFO  : Boot mode is read from the target.
07:56:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:56:11 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:56:11 INFO  : 'set bp_56_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:56:11 INFO  : 'con -block -timeout 60' command is executed.
07:56:12 INFO  : 'bpremove $bp_56_11_fsbl_bp' command is executed.
07:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:56:12 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_56_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:12 INFO  : 'con' command is executed.
07:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:56:12 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:56:39 INFO  : Disconnected from the channel tcfchan#11.
07:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:56:39 INFO  : 'jtag frequency' command is executed.
07:56:39 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:56:39 INFO  : Context for 'APU' is selected.
07:56:40 INFO  : System reset is completed.
07:56:43 INFO  : 'after 3000' command is executed.
07:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:56:47 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:56:47 INFO  : Context for 'APU' is selected.
07:56:47 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:47 INFO  : Context for 'APU' is selected.
07:56:47 INFO  : Boot mode is read from the target.
07:56:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:56:47 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:56:48 INFO  : 'set bp_56_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:56:48 INFO  : 'con -block -timeout 60' command is executed.
07:56:48 INFO  : 'bpremove $bp_56_47_fsbl_bp' command is executed.
07:56:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:56:48 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:56:48 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_56_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:56:48 INFO  : 'con' command is executed.
07:56:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:56:48 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:57:44 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:57:49 INFO  : Disconnected from the channel tcfchan#12.
07:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:57:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:57:50 INFO  : 'jtag frequency' command is executed.
07:57:50 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:57:50 INFO  : Context for 'APU' is selected.
07:57:50 INFO  : System reset is completed.
07:57:54 INFO  : 'after 3000' command is executed.
07:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:57:57 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:57:57 INFO  : Context for 'APU' is selected.
07:57:57 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
07:57:57 INFO  : Context for 'APU' is selected.
07:57:57 INFO  : Boot mode is read from the target.
07:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:57:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:57:58 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:57:58 INFO  : 'set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:57:58 INFO  : 'con -block -timeout 60' command is executed.
07:57:58 INFO  : 'bpremove $bp_57_58_fsbl_bp' command is executed.
07:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:57:58 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
07:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:57:58 INFO  : 'con' command is executed.
07:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:57:58 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
07:58:21 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
07:58:27 INFO  : Disconnected from the channel tcfchan#13.
07:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:58:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
07:58:28 INFO  : 'jtag frequency' command is executed.
07:58:28 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:58:28 INFO  : Context for 'APU' is selected.
07:58:29 INFO  : System reset is completed.
07:58:32 INFO  : 'after 3000' command is executed.
07:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
07:58:35 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
07:58:35 INFO  : Context for 'APU' is selected.
07:58:35 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
07:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
07:58:35 INFO  : Context for 'APU' is selected.
07:58:35 INFO  : Boot mode is read from the target.
07:58:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:58:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:58:36 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:58:36 INFO  : 'set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:58:36 INFO  : 'con -block -timeout 60' command is executed.
07:58:36 INFO  : 'bpremove $bp_58_36_fsbl_bp' command is executed.
07:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:58:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:58:36 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
07:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
07:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

07:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:58:37 INFO  : 'con' command is executed.
07:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:58:37 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:00:58 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:01:23 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:01:30 INFO  : Disconnected from the channel tcfchan#14.
08:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:01:30 INFO  : 'jtag frequency' command is executed.
08:01:30 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:01:30 INFO  : Context for 'APU' is selected.
08:01:31 INFO  : System reset is completed.
08:01:34 INFO  : 'after 3000' command is executed.
08:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:01:37 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:01:37 INFO  : Context for 'APU' is selected.
08:01:37 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
08:01:37 INFO  : Context for 'APU' is selected.
08:01:37 INFO  : Boot mode is read from the target.
08:01:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:01:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:01:38 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:01:38 INFO  : 'set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:01:38 INFO  : 'con -block -timeout 60' command is executed.
08:01:38 INFO  : 'bpremove $bp_1_38_fsbl_bp' command is executed.
08:01:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:01:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:01:39 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
08:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:01:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:01:39 INFO  : 'con' command is executed.
08:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:01:39 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:02:17 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:02:33 INFO  : Disconnected from the channel tcfchan#15.
08:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:02:33 INFO  : 'jtag frequency' command is executed.
08:02:33 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:02:33 INFO  : Context for 'APU' is selected.
08:02:34 INFO  : System reset is completed.
08:02:37 INFO  : 'after 3000' command is executed.
08:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:02:41 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:02:41 INFO  : Context for 'APU' is selected.
08:02:41 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
08:02:41 INFO  : Context for 'APU' is selected.
08:02:41 INFO  : Boot mode is read from the target.
08:02:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:02:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:02:42 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:02:42 INFO  : 'set bp_2_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:02:42 INFO  : 'con -block -timeout 60' command is executed.
08:02:42 INFO  : 'bpremove $bp_2_42_fsbl_bp' command is executed.
08:02:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:02:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:02:42 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
08:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_2_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:02:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:02:42 INFO  : 'con' command is executed.
08:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:02:42 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:03:35 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:06:47 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:07:02 INFO  : Disconnected from the channel tcfchan#16.
08:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:07:02 INFO  : 'jtag frequency' command is executed.
08:07:02 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:07:02 INFO  : Context for 'APU' is selected.
08:07:03 INFO  : System reset is completed.
08:07:06 INFO  : 'after 3000' command is executed.
08:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:07:09 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:07:09 INFO  : Context for 'APU' is selected.
08:07:09 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:09 INFO  : Context for 'APU' is selected.
08:07:09 INFO  : Boot mode is read from the target.
08:07:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:07:10 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:07:10 INFO  : 'set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:07:10 INFO  : 'con -block -timeout 60' command is executed.
08:07:10 INFO  : 'bpremove $bp_7_10_fsbl_bp' command is executed.
08:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:07:11 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:11 INFO  : 'con' command is executed.
08:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:07:11 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:07:32 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:07:37 INFO  : Disconnected from the channel tcfchan#17.
08:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:07:38 INFO  : 'jtag frequency' command is executed.
08:07:38 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:07:38 INFO  : Context for 'APU' is selected.
08:07:38 INFO  : System reset is completed.
08:07:42 INFO  : 'after 3000' command is executed.
08:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:07:45 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:07:45 INFO  : Context for 'APU' is selected.
08:07:45 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:45 INFO  : Context for 'APU' is selected.
08:07:45 INFO  : Boot mode is read from the target.
08:07:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:07:46 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:07:46 INFO  : 'set bp_7_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:07:46 INFO  : 'con -block -timeout 60' command is executed.
08:07:46 INFO  : 'bpremove $bp_7_46_fsbl_bp' command is executed.
08:07:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:07:46 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_7_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:07:46 INFO  : 'con' command is executed.
08:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:07:46 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:12:42 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:12:48 INFO  : Disconnected from the channel tcfchan#18.
08:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:12:48 INFO  : 'jtag frequency' command is executed.
08:12:49 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:12:49 INFO  : Context for 'APU' is selected.
08:12:49 INFO  : System reset is completed.
08:12:52 INFO  : 'after 3000' command is executed.
08:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:12:55 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:12:56 INFO  : Context for 'APU' is selected.
08:12:56 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:56 INFO  : Context for 'APU' is selected.
08:12:56 INFO  : Boot mode is read from the target.
08:12:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:12:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:12:56 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:12:56 INFO  : 'set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:12:57 INFO  : 'con -block -timeout 60' command is executed.
08:12:57 INFO  : 'bpremove $bp_12_56_fsbl_bp' command is executed.
08:12:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:12:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:12:57 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:12:57 INFO  : 'con' command is executed.
08:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:12:57 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:13:24 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:13:30 INFO  : Disconnected from the channel tcfchan#19.
08:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:13:30 INFO  : 'jtag frequency' command is executed.
08:13:30 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:13:30 INFO  : Context for 'APU' is selected.
08:13:31 INFO  : System reset is completed.
08:13:34 INFO  : 'after 3000' command is executed.
08:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:13:37 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:13:37 INFO  : Context for 'APU' is selected.
08:13:37 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:37 INFO  : Context for 'APU' is selected.
08:13:37 INFO  : Boot mode is read from the target.
08:13:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:13:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:13:38 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:13:38 INFO  : 'set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:13:39 INFO  : 'con -block -timeout 60' command is executed.
08:13:39 INFO  : 'bpremove $bp_13_38_fsbl_bp' command is executed.
08:13:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:13:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:13:40 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:13:40 INFO  : 'con' command is executed.
08:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:13:40 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:14:16 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
08:14:22 INFO  : Disconnected from the channel tcfchan#20.
08:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:14:22 INFO  : 'jtag frequency' command is executed.
08:14:22 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:14:22 INFO  : Context for 'APU' is selected.
08:14:23 INFO  : System reset is completed.
08:14:26 INFO  : 'after 3000' command is executed.
08:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:14:29 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:14:29 INFO  : Context for 'APU' is selected.
08:14:29 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:30 INFO  : Context for 'APU' is selected.
08:14:30 INFO  : Boot mode is read from the target.
08:14:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:14:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:14:30 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:14:30 INFO  : 'set bp_14_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:14:30 INFO  : 'con -block -timeout 60' command is executed.
08:14:30 INFO  : 'bpremove $bp_14_30_fsbl_bp' command is executed.
08:14:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:14:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:14:31 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_14_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:14:31 INFO  : 'con' command is executed.
08:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:14:31 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:37:34 INFO  : Hardware specification for platform project 'emb_system' is updated.
08:38:01 INFO  : Result from executing command 'getProjects': emb_system
08:38:01 ERROR : Failed to openhw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:38:01 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
08:38:55 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
08:38:56 INFO  : Disconnected from the channel tcfchan#21.
08:39:06 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:39:07 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
08:39:07 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
08:39:07 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
08:39:08 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
08:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:39:10 INFO  : 'jtag frequency' command is executed.
08:39:10 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:39:10 INFO  : Context for 'APU' is selected.
08:39:11 INFO  : System reset is completed.
08:39:14 INFO  : 'after 3000' command is executed.
08:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
08:39:17 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
08:39:17 INFO  : Context for 'APU' is selected.
08:39:18 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
08:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
08:39:18 INFO  : Context for 'APU' is selected.
08:39:18 INFO  : Boot mode is read from the target.
08:39:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:39:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:39:19 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:39:19 INFO  : 'set bp_39_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:39:19 INFO  : 'con -block -timeout 60' command is executed.
08:39:19 INFO  : 'bpremove $bp_39_19_fsbl_bp' command is executed.
08:39:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:39:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:39:19 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
08:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_39_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

08:39:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:39:20 INFO  : 'con' command is executed.
08:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:39:20 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
08:58:52 INFO  : Hardware specification for platform project 'emb_system' is updated.
09:01:16 INFO  : Result from executing command 'getProjects': emb_system
09:01:16 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
09:01:19 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
09:01:34 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:01:34 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
09:01:34 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
09:01:34 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
09:01:36 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
09:01:46 INFO  : Disconnected from the channel tcfchan#23.
09:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:01:48 INFO  : 'jtag frequency' command is executed.
09:01:48 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:01:48 INFO  : Context for 'APU' is selected.
09:01:49 INFO  : System reset is completed.
09:01:52 INFO  : 'after 3000' command is executed.
09:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:01:55 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
09:01:55 INFO  : Context for 'APU' is selected.
09:01:56 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
09:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:56 INFO  : Context for 'APU' is selected.
09:01:56 INFO  : Boot mode is read from the target.
09:01:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:01:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:01:57 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:01:57 INFO  : 'set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:01:57 INFO  : 'con -block -timeout 60' command is executed.
09:01:57 INFO  : 'bpremove $bp_1_57_fsbl_bp' command is executed.
09:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:01:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:01:57 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
09:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:01:58 INFO  : 'con' command is executed.
09:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:01:58 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
09:25:54 INFO  : Hardware specification for platform project 'emb_system' is updated.
09:26:23 INFO  : Result from executing command 'getProjects': emb_system
09:26:23 ERROR : Failed to openhw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

09:26:23 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
09:26:27 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
09:26:27 INFO  : Disconnected from the channel tcfchan#26.
09:26:27 WARN  : Failed to closehw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: Cannot close hw design '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
Design is not opened in the current session.

09:26:38 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:26:38 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
09:26:38 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
09:26:38 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
09:26:40 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
09:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:26:42 INFO  : 'jtag frequency' command is executed.
09:26:42 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:26:42 INFO  : Context for 'APU' is selected.
09:26:43 INFO  : System reset is completed.
09:26:46 INFO  : 'after 3000' command is executed.
09:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:26:50 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
09:26:50 INFO  : Context for 'APU' is selected.
09:26:50 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
09:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:50 INFO  : Context for 'APU' is selected.
09:26:50 INFO  : Boot mode is read from the target.
09:26:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:26:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:26:51 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:26:51 INFO  : 'set bp_26_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:26:51 INFO  : 'con -block -timeout 60' command is executed.
09:26:51 INFO  : 'bpremove $bp_26_51_fsbl_bp' command is executed.
09:26:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:26:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:26:52 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
09:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_26_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:26:52 INFO  : 'con' command is executed.
09:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:26:52 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
09:52:41 INFO  : Disconnected from the channel tcfchan#28.
09:52:41 INFO  : Hardware specification for platform project 'emb_system' is updated.
09:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:52:58 INFO  : 'jtag frequency' command is executed.
09:52:58 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:52:58 INFO  : Context for 'APU' is selected.
09:52:59 INFO  : System reset is completed.
09:53:02 INFO  : 'after 3000' command is executed.
09:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:53:05 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
09:53:05 INFO  : Context for 'APU' is selected.
09:53:19 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
09:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:19 INFO  : Context for 'APU' is selected.
09:53:19 INFO  : Boot mode is read from the target.
09:53:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:53:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:53:19 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:53:20 INFO  : 'set bp_53_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:53:20 INFO  : 'con -block -timeout 60' command is executed.
09:53:20 INFO  : 'bpremove $bp_53_19_fsbl_bp' command is executed.
09:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:53:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:53:20 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
09:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_53_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:53:20 INFO  : 'con' command is executed.
09:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:53:20 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
09:53:22 INFO  : Disconnected from the channel tcfchan#29.
09:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:53:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:53:35 INFO  : Result from executing command 'getProjects': emb_system
09:53:35 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
09:53:39 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
09:53:55 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:53:55 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
09:53:55 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
09:53:55 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
09:53:57 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
09:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:54:09 INFO  : 'jtag frequency' command is executed.
09:54:09 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:54:09 INFO  : Context for 'APU' is selected.
09:54:09 INFO  : System reset is completed.
09:54:12 INFO  : 'after 3000' command is executed.
09:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:54:16 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
09:54:16 INFO  : Context for 'APU' is selected.
09:54:17 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
09:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:17 INFO  : Context for 'APU' is selected.
09:54:17 INFO  : Boot mode is read from the target.
09:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:54:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:54:18 INFO  : 'set bp_54_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:54:18 INFO  : 'con -block -timeout 60' command is executed.
09:54:18 INFO  : 'bpremove $bp_54_18_fsbl_bp' command is executed.
09:54:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:54:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
09:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_54_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:18 INFO  : 'con' command is executed.
09:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:54:18 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:16:01 INFO  : Hardware specification for platform project 'emb_system' is updated.
10:16:31 INFO  : Result from executing command 'getProjects': emb_system
10:16:31 ERROR : Failed to openhw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:16:31 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
10:16:41 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
10:16:41 INFO  : Disconnected from the channel tcfchan#30.
10:16:41 WARN  : Failed to closehw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: Cannot close hw design '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
Design is not opened in the current session.

10:16:52 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:16:52 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
10:16:52 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
10:16:52 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
10:16:53 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
10:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:16:55 INFO  : 'jtag frequency' command is executed.
10:16:55 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:16:55 INFO  : Context for 'APU' is selected.
10:16:56 INFO  : System reset is completed.
10:16:59 INFO  : 'after 3000' command is executed.
10:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:17:02 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:17:03 INFO  : Context for 'APU' is selected.
10:17:03 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:17:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:03 INFO  : Context for 'APU' is selected.
10:17:03 INFO  : Boot mode is read from the target.
10:17:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:04 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:04 INFO  : 'set bp_17_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:17:04 INFO  : 'con -block -timeout 60' command is executed.
10:17:04 INFO  : 'bpremove $bp_17_4_fsbl_bp' command is executed.
10:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:05 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_17_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:05 INFO  : 'con' command is executed.
10:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:17:05 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:17:40 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:17:47 INFO  : Disconnected from the channel tcfchan#34.
10:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:17:47 INFO  : 'jtag frequency' command is executed.
10:17:47 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:47 INFO  : Context for 'APU' is selected.
10:17:48 INFO  : System reset is completed.
10:17:51 INFO  : 'after 3000' command is executed.
10:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:17:55 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:17:55 INFO  : Context for 'APU' is selected.
10:18:05 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:05 INFO  : Context for 'APU' is selected.
10:18:05 INFO  : Boot mode is read from the target.
10:18:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:06 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:06 INFO  : 'set bp_18_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:18:06 INFO  : 'con -block -timeout 60' command is executed.
10:18:06 INFO  : 'bpremove $bp_18_6_fsbl_bp' command is executed.
10:18:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:07 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_18_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:07 INFO  : 'con' command is executed.
10:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:18:07 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:18:45 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:18:57 INFO  : Disconnected from the channel tcfchan#35.
10:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:18:58 INFO  : 'jtag frequency' command is executed.
10:18:58 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:18:58 INFO  : Context for 'APU' is selected.
10:18:59 INFO  : System reset is completed.
10:19:02 INFO  : 'after 3000' command is executed.
10:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:19:05 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:19:05 INFO  : Context for 'APU' is selected.
10:19:19 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:19 INFO  : Context for 'APU' is selected.
10:19:19 INFO  : Boot mode is read from the target.
10:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:20 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:20 INFO  : 'set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:19:20 INFO  : 'con -block -timeout 60' command is executed.
10:19:20 INFO  : 'bpremove $bp_19_20_fsbl_bp' command is executed.
10:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:20 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:20 INFO  : 'con' command is executed.
10:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:19:20 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:19:35 INFO  : Disconnected from the channel tcfchan#36.
10:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:19:35 INFO  : 'jtag frequency' command is executed.
10:19:35 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:19:35 INFO  : Context for 'APU' is selected.
10:19:36 INFO  : System reset is completed.
10:19:39 INFO  : 'after 3000' command is executed.
10:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:19:42 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:19:42 INFO  : Context for 'APU' is selected.
10:19:56 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:56 INFO  : Context for 'APU' is selected.
10:19:56 INFO  : Boot mode is read from the target.
10:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:56 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:56 INFO  : 'set bp_19_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:19:57 INFO  : 'con -block -timeout 60' command is executed.
10:19:57 INFO  : 'bpremove $bp_19_56_fsbl_bp' command is executed.
10:19:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:57 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_19_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:57 INFO  : 'con' command is executed.
10:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:19:57 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:48:23 INFO  : Hardware specification for platform project 'emb_system' is updated.
10:48:36 INFO  : Result from executing command 'getProjects': emb_system
10:48:36 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
10:50:00 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
10:50:00 INFO  : Disconnected from the channel tcfchan#37.
10:50:00 WARN  : Failed to closehw "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa"
Reason: Cannot close hw design '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
Design is not opened in the current session.

10:50:13 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:50:14 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
10:50:14 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
10:50:14 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
10:50:16 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
10:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:50:19 INFO  : 'jtag frequency' command is executed.
10:50:19 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:50:19 INFO  : Context for 'APU' is selected.
10:50:20 INFO  : System reset is completed.
10:50:23 INFO  : 'after 3000' command is executed.
10:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:50:26 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:50:26 INFO  : Context for 'APU' is selected.
10:50:27 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:50:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:27 INFO  : Context for 'APU' is selected.
10:50:27 INFO  : Boot mode is read from the target.
10:50:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:50:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:50:27 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:50:28 INFO  : 'set bp_50_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:50:28 INFO  : 'con -block -timeout 60' command is executed.
10:50:28 INFO  : 'bpremove $bp_50_27_fsbl_bp' command is executed.
10:50:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:50:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:50:28 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:50:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_50_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:50:28 INFO  : 'con' command is executed.
10:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:50:28 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:52:33 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:52:57 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:53:07 INFO  : Disconnected from the channel tcfchan#39.
10:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:53:08 INFO  : 'jtag frequency' command is executed.
10:53:08 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:53:08 INFO  : Context for 'APU' is selected.
10:53:09 INFO  : System reset is completed.
10:53:12 INFO  : 'after 3000' command is executed.
10:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:53:15 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:53:15 INFO  : Context for 'APU' is selected.
10:53:15 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:15 INFO  : Context for 'APU' is selected.
10:53:15 INFO  : Boot mode is read from the target.
10:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:53:16 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:53:16 INFO  : 'set bp_53_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:53:16 INFO  : 'con -block -timeout 60' command is executed.
10:53:16 INFO  : 'bpremove $bp_53_16_fsbl_bp' command is executed.
10:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:53:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:53:17 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_53_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:53:17 INFO  : 'con' command is executed.
10:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:53:17 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:53:54 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:54:05 INFO  : Disconnected from the channel tcfchan#40.
10:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:54:05 INFO  : 'jtag frequency' command is executed.
10:54:05 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:54:05 INFO  : Context for 'APU' is selected.
10:54:06 INFO  : System reset is completed.
10:54:09 INFO  : 'after 3000' command is executed.
10:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:54:12 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:54:12 INFO  : Context for 'APU' is selected.
10:54:13 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:13 INFO  : Context for 'APU' is selected.
10:54:13 INFO  : Boot mode is read from the target.
10:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:13 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:13 INFO  : 'set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:14 INFO  : 'con -block -timeout 60' command is executed.
10:54:14 INFO  : 'bpremove $bp_54_13_fsbl_bp' command is executed.
10:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:14 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:14 INFO  : 'con' command is executed.
10:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:54:14 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
10:54:22 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
10:54:37 INFO  : Disconnected from the channel tcfchan#42.
10:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:54:37 INFO  : 'jtag frequency' command is executed.
10:54:37 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:54:37 INFO  : Context for 'APU' is selected.
10:54:38 INFO  : System reset is completed.
10:54:41 INFO  : 'after 3000' command is executed.
10:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:54:45 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
10:54:45 INFO  : Context for 'APU' is selected.
10:54:45 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
10:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:45 INFO  : Context for 'APU' is selected.
10:54:45 INFO  : Boot mode is read from the target.
10:54:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:46 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:46 INFO  : 'set bp_54_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:46 INFO  : 'con -block -timeout 60' command is executed.
10:54:46 INFO  : 'bpremove $bp_54_46_fsbl_bp' command is executed.
10:54:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:46 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_54_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:46 INFO  : 'con' command is executed.
10:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:54:46 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
11:18:48 INFO  : Hardware specification for platform project 'emb_system' is updated.
11:27:51 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
12:10:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/steffen/emb_my/MPSoC4Drones/VITIS_my/temp_xsdb_launch_script.tcl
12:10:43 INFO  : XSCT server has started successfully.
12:10:43 INFO  : Successfully done setting XSCT server connection channel  
12:10:43 INFO  : plnx-install-location is set to ''
12:10:43 INFO  : Successfully done setting workspace for the tool. 
12:10:46 INFO  : Platform repository initialization has completed.
12:10:46 INFO  : Registering command handlers for Vitis TCF services
12:10:46 INFO  : Successfully done query RDI_DATADIR 
12:18:52 INFO  : Result from executing command 'getProjects': emb_system
12:18:52 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
12:18:55 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
12:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:19:49 INFO  : 'jtag frequency' command is executed.
12:19:49 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:19:49 INFO  : Context for 'APU' is selected.
12:19:50 INFO  : System reset is completed.
12:19:53 INFO  : 'after 3000' command is executed.
12:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:19:56 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
12:19:56 INFO  : Context for 'APU' is selected.
12:19:57 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
12:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:57 INFO  : Context for 'APU' is selected.
12:19:57 INFO  : Boot mode is read from the target.
12:19:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:58 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:58 INFO  : 'set bp_19_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:19:58 INFO  : 'con -block -timeout 60' command is executed.
12:19:58 INFO  : 'bpremove $bp_19_58_fsbl_bp' command is executed.
12:19:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:59 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_19_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:59 INFO  : 'con' command is executed.
12:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:19:59 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
12:32:57 INFO  : Hardware specification for platform project 'emb_system' is updated.
12:33:13 INFO  : Result from executing command 'getProjects': emb_system
12:33:13 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
12:34:07 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
12:34:07 INFO  : Disconnected from the channel tcfchan#2.
12:34:19 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:34:19 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
12:34:19 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
12:34:19 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
12:34:21 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
12:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:34:23 INFO  : 'jtag frequency' command is executed.
12:34:23 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:34:23 INFO  : Context for 'APU' is selected.
12:34:24 INFO  : System reset is completed.
12:34:27 INFO  : 'after 3000' command is executed.
12:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:34:30 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
12:34:30 INFO  : Context for 'APU' is selected.
12:34:31 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
12:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:31 INFO  : Context for 'APU' is selected.
12:34:31 INFO  : Boot mode is read from the target.
12:34:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:32 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:32 INFO  : 'set bp_34_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:34:32 INFO  : 'con -block -timeout 60' command is executed.
12:34:32 INFO  : 'bpremove $bp_34_32_fsbl_bp' command is executed.
12:34:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:33 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_34_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:33 INFO  : 'con' command is executed.
12:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:34:33 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
12:37:21 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
12:37:38 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
12:37:59 INFO  : Disconnected from the channel tcfchan#4.
12:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:38:00 INFO  : 'jtag frequency' command is executed.
12:38:00 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:38:00 INFO  : Context for 'APU' is selected.
12:38:01 INFO  : System reset is completed.
12:38:04 INFO  : 'after 3000' command is executed.
12:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:38:07 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
12:38:07 INFO  : Context for 'APU' is selected.
12:38:07 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
12:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:07 INFO  : Context for 'APU' is selected.
12:38:07 INFO  : Boot mode is read from the target.
12:38:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:38:08 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:38:08 INFO  : 'set bp_38_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:38:08 INFO  : 'con -block -timeout 60' command is executed.
12:38:08 INFO  : 'bpremove $bp_38_8_fsbl_bp' command is executed.
12:38:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:38:09 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
12:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_38_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:09 INFO  : 'con' command is executed.
12:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:38:09 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
12:54:11 INFO  : Hardware specification for platform project 'emb_system' is updated.
12:54:26 INFO  : Result from executing command 'getProjects': emb_system
12:54:26 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
12:54:53 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
12:54:53 INFO  : Disconnected from the channel tcfchan#5.
12:55:05 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:55:05 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
12:55:05 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
12:55:05 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
12:55:06 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
12:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:55:09 INFO  : 'jtag frequency' command is executed.
12:55:09 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:09 INFO  : Context for 'APU' is selected.
12:55:09 INFO  : System reset is completed.
12:55:12 INFO  : 'after 3000' command is executed.
12:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:55:16 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
12:55:16 INFO  : Context for 'APU' is selected.
12:55:17 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
12:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:17 INFO  : Context for 'APU' is selected.
12:55:17 INFO  : Boot mode is read from the target.
12:55:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:18 INFO  : 'set bp_55_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:55:18 INFO  : 'con -block -timeout 60' command is executed.
12:55:18 INFO  : 'bpremove $bp_55_18_fsbl_bp' command is executed.
12:55:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_55_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:18 INFO  : 'con' command is executed.
12:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:55:18 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
13:15:32 INFO  : Hardware specification for platform project 'emb_system' is updated.
13:15:57 INFO  : Result from executing command 'getProjects': emb_system
13:15:57 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
13:16:01 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
13:16:54 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
13:16:54 INFO  : Disconnected from the channel tcfchan#7.
13:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:16:56 INFO  : 'jtag frequency' command is executed.
13:16:56 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:16:56 INFO  : Context for 'APU' is selected.
13:16:57 INFO  : System reset is completed.
13:17:00 INFO  : 'after 3000' command is executed.
13:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:17:03 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
13:17:03 INFO  : Context for 'APU' is selected.
13:17:04 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
13:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:04 INFO  : Context for 'APU' is selected.
13:17:04 INFO  : Boot mode is read from the target.
13:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:17:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:17:05 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:17:05 INFO  : 'set bp_17_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:17:05 INFO  : 'con -block -timeout 60' command is executed.
13:17:05 INFO  : 'bpremove $bp_17_5_fsbl_bp' command is executed.
13:17:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:17:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:17:05 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
13:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_17_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:17:05 INFO  : 'con' command is executed.
13:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:17:05 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
13:33:57 INFO  : Hardware specification for platform project 'emb_system' is updated.
13:34:23 INFO  : Result from executing command 'getProjects': emb_system
13:34:23 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
13:35:20 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
13:35:32 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:35:32 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
13:35:33 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
13:35:33 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
13:35:34 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
13:35:54 INFO  : Disconnected from the channel tcfchan#9.
13:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:35:55 INFO  : 'jtag frequency' command is executed.
13:35:55 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:55 INFO  : Context for 'APU' is selected.
13:35:56 INFO  : System reset is completed.
13:35:59 INFO  : 'after 3000' command is executed.
13:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:36:02 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
13:36:02 INFO  : Context for 'APU' is selected.
13:36:03 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
13:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:03 INFO  : Context for 'APU' is selected.
13:36:03 INFO  : Boot mode is read from the target.
13:36:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:04 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:04 INFO  : 'set bp_36_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:04 INFO  : 'con -block -timeout 60' command is executed.
13:36:04 INFO  : 'bpremove $bp_36_4_fsbl_bp' command is executed.
13:36:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:05 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_36_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:05 INFO  : 'con' command is executed.
13:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:05 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
14:09:10 INFO  : Hardware specification for platform project 'emb_system' is updated.
14:11:10 INFO  : Result from executing command 'getProjects': emb_system
14:11:10 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
14:11:13 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
14:11:38 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
14:11:38 INFO  : Disconnected from the channel tcfchan#12.
14:11:38 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:11:39 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
14:11:39 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
14:11:39 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
14:11:40 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
14:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:11:42 INFO  : 'jtag frequency' command is executed.
14:11:42 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:11:42 INFO  : Context for 'APU' is selected.
14:11:43 INFO  : System reset is completed.
14:11:46 INFO  : 'after 3000' command is executed.
14:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:11:49 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
14:11:49 INFO  : Context for 'APU' is selected.
14:11:50 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
14:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:50 INFO  : Context for 'APU' is selected.
14:11:50 INFO  : Boot mode is read from the target.
14:11:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:11:51 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:11:51 INFO  : 'set bp_11_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:11:51 INFO  : 'con -block -timeout 60' command is executed.
14:11:51 INFO  : 'bpremove $bp_11_51_fsbl_bp' command is executed.
14:11:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:11:52 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
14:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_11_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:52 INFO  : 'con' command is executed.
14:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:11:52 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
14:12:09 INFO  : Disconnected from the channel tcfchan#14.
14:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:12:09 INFO  : 'jtag frequency' command is executed.
14:12:09 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:10 INFO  : System reset is completed.
14:12:13 INFO  : 'after 3000' command is executed.
14:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:12:17 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
14:12:17 INFO  : Context for 'APU' is selected.
14:12:17 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
14:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:17 INFO  : Context for 'APU' is selected.
14:12:17 INFO  : Boot mode is read from the target.
14:12:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:18 INFO  : 'set bp_12_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:12:18 INFO  : 'con -block -timeout 60' command is executed.
14:12:18 INFO  : 'bpremove $bp_12_18_fsbl_bp' command is executed.
14:12:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:18 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_12_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:18 INFO  : 'con' command is executed.
14:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:18 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
14:12:55 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
14:13:17 INFO  : Disconnected from the channel tcfchan#15.
14:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:13:18 INFO  : 'jtag frequency' command is executed.
14:13:18 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:18 INFO  : Context for 'APU' is selected.
14:13:18 INFO  : System reset is completed.
14:13:21 INFO  : 'after 3000' command is executed.
14:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:13:25 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
14:13:25 INFO  : Context for 'APU' is selected.
14:13:25 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
14:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:25 INFO  : Context for 'APU' is selected.
14:13:25 INFO  : Boot mode is read from the target.
14:13:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:26 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:26 INFO  : 'set bp_13_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:26 INFO  : 'con -block -timeout 60' command is executed.
14:13:26 INFO  : 'bpremove $bp_13_26_fsbl_bp' command is executed.
14:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:27 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_13_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:27 INFO  : 'con' command is executed.
14:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:27 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
14:13:50 INFO  : Disconnected from the channel tcfchan#16.
14:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:13:50 INFO  : 'jtag frequency' command is executed.
14:13:50 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:50 INFO  : Context for 'APU' is selected.
14:13:51 INFO  : System reset is completed.
14:13:54 INFO  : 'after 3000' command is executed.
14:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:13:57 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
14:13:57 INFO  : Context for 'APU' is selected.
14:13:57 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
14:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:57 INFO  : Context for 'APU' is selected.
14:13:57 INFO  : Boot mode is read from the target.
14:13:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:58 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:58 INFO  : 'set bp_13_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:58 INFO  : 'con -block -timeout 60' command is executed.
14:13:58 INFO  : 'bpremove $bp_13_58_fsbl_bp' command is executed.
14:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:59 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_13_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:59 INFO  : 'con' command is executed.
14:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:59 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
16:09:20 INFO  : Hardware specification for platform project 'emb_system' is updated.
16:09:33 INFO  : Disconnected from the channel tcfchan#17.
16:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:09:34 INFO  : 'jtag frequency' command is executed.
16:09:34 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:09:34 INFO  : Context for 'APU' is selected.
16:09:34 INFO  : System reset is completed.
16:09:37 INFO  : 'after 3000' command is executed.
16:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:09:41 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
16:09:41 INFO  : Context for 'APU' is selected.
16:09:41 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
16:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:41 INFO  : Context for 'APU' is selected.
16:09:41 INFO  : Boot mode is read from the target.
16:09:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:42 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:42 INFO  : 'set bp_9_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:09:42 INFO  : 'con -block -timeout 60' command is executed.
16:09:42 INFO  : 'bpremove $bp_9_42_fsbl_bp' command is executed.
16:09:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:43 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_9_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:43 INFO  : 'con' command is executed.
16:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:09:43 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
16:32:31 INFO  : Result from executing command 'getProjects': emb_system
16:32:31 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
16:33:50 INFO  : Disconnected from the channel tcfchan#18.
16:33:51 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:33:51 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
16:33:51 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
16:33:51 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
16:33:52 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
16:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:33:54 INFO  : 'jtag frequency' command is executed.
16:33:54 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:33:55 INFO  : Context for 'APU' is selected.
16:33:55 INFO  : System reset is completed.
16:33:58 INFO  : 'after 3000' command is executed.
16:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:34:02 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
16:34:02 INFO  : Context for 'APU' is selected.
16:34:03 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
16:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:03 INFO  : Context for 'APU' is selected.
16:34:03 INFO  : Boot mode is read from the target.
16:34:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:03 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:03 INFO  : 'set bp_34_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:04 INFO  : 'con -block -timeout 60' command is executed.
16:34:04 INFO  : 'bpremove $bp_34_3_fsbl_bp' command is executed.
16:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_34_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_3_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

16:34:04 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/debugger_emp_bare_code-default.tcl'
16:35:54 INFO  : Disconnected from the channel tcfchan#20.
16:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:35:55 INFO  : 'jtag frequency' command is executed.
16:35:55 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:55 INFO  : Context for 'APU' is selected.
16:35:56 INFO  : System reset is completed.
16:35:59 INFO  : 'after 3000' command is executed.
16:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:36:02 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
16:36:02 INFO  : Context for 'APU' is selected.
16:36:02 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
16:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:02 INFO  : Context for 'APU' is selected.
16:36:02 INFO  : Boot mode is read from the target.
16:36:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:03 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:03 INFO  : 'set bp_36_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:36:03 INFO  : 'con -block -timeout 60' command is executed.
16:36:03 INFO  : 'bpremove $bp_36_3_fsbl_bp' command is executed.
16:36:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:04 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_36_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:04 INFO  : 'con' command is executed.
16:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:36:04 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
16:38:07 INFO  : Hardware specification for platform project 'emb_system' is updated.
16:38:24 INFO  : Disconnected from the channel tcfchan#21.
16:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:38:24 INFO  : 'jtag frequency' command is executed.
16:38:24 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:38:24 INFO  : Context for 'APU' is selected.
16:38:25 INFO  : System reset is completed.
16:38:28 INFO  : 'after 3000' command is executed.
16:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:38:31 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
16:38:31 INFO  : Context for 'APU' is selected.
16:38:31 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
16:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : Boot mode is read from the target.
16:38:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:32 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:32 INFO  : 'set bp_38_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:38:33 INFO  : 'con -block -timeout 60' command is executed.
16:38:33 INFO  : 'bpremove $bp_38_32_fsbl_bp' command is executed.
16:38:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:33 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_38_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:33 INFO  : 'con' command is executed.
16:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:38:33 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
16:39:35 INFO  : Result from executing command 'getProjects': emb_system
16:39:35 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
16:41:53 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:41:53 INFO  : Disconnected from the channel tcfchan#22.
16:42:03 INFO  : The hardware specfication used by project 'emp_bare_code' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:42:04 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit' stored in project is removed.
16:42:04 INFO  : The updated bitstream files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream' in project 'emp_bare_code'.
16:42:04 INFO  : The file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit/psu_init.tcl' stored in project is removed.
16:42:05 INFO  : The updated ps init files are copied from platform to folder '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/psinit' in project 'emp_bare_code'.
16:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:42:07 INFO  : 'jtag frequency' command is executed.
16:42:07 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:07 INFO  : Context for 'APU' is selected.
16:42:08 INFO  : System reset is completed.
16:42:11 INFO  : 'after 3000' command is executed.
16:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:42:14 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
16:42:14 INFO  : Context for 'APU' is selected.
16:42:15 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
16:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:15 INFO  : Context for 'APU' is selected.
16:42:15 INFO  : Boot mode is read from the target.
16:42:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:16 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:16 INFO  : 'set bp_42_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:42:16 INFO  : 'con -block -timeout 60' command is executed.
16:42:16 INFO  : 'bpremove $bp_42_16_fsbl_bp' command is executed.
16:42:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:17 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_42_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:17 INFO  : 'con' command is executed.
16:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:17 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
16:59:45 ERROR : Failed to update hardware specification for project 'emb_system'.
Reason: Failed to execute command 'platform config -updatehw {/home/steffen/emb_my/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xsa}'. Click on details for more information.
16:59:58 INFO  : Disconnected from the channel tcfchan#24.
16:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:59:58 INFO  : 'jtag frequency' command is executed.
16:59:58 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:58 INFO  : Context for 'APU' is selected.
16:59:59 INFO  : System reset is completed.
17:00:02 INFO  : 'after 3000' command is executed.
17:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:00:06 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:00:06 INFO  : Context for 'APU' is selected.
17:00:06 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:06 INFO  : Context for 'APU' is selected.
17:00:06 INFO  : Boot mode is read from the target.
17:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:07 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:07 INFO  : 'set bp_0_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:00:07 INFO  : 'con -block -timeout 60' command is executed.
17:00:07 INFO  : 'bpremove $bp_0_7_fsbl_bp' command is executed.
17:00:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:07 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_0_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:07 INFO  : 'con' command is executed.
17:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:00:07 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:01:56 INFO  : Result from executing command 'getProjects': emb_system
17:01:56 INFO  : Result from executing command 'getPlatforms': emb_system|/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/emb_system.xpfm
17:01:59 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:06:22 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
17:06:22 INFO  : Disconnected from the channel tcfchan#25.
17:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:06:24 INFO  : 'jtag frequency' command is executed.
17:06:24 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:24 INFO  : Context for 'APU' is selected.
17:06:24 INFO  : System reset is completed.
17:06:27 INFO  : 'after 3000' command is executed.
17:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:06:31 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:06:31 INFO  : Context for 'APU' is selected.
17:06:32 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:32 INFO  : Context for 'APU' is selected.
17:06:32 INFO  : Boot mode is read from the target.
17:06:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:06:32 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:06:32 INFO  : 'set bp_6_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:06:33 INFO  : 'con -block -timeout 60' command is executed.
17:06:33 INFO  : 'bpremove $bp_6_32_fsbl_bp' command is executed.
17:06:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:06:33 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_6_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:33 INFO  : 'con' command is executed.
17:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:06:33 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:07:05 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:07:13 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:07:24 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:09:29 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:09:35 INFO  : Disconnected from the channel tcfchan#27.
17:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:09:36 INFO  : 'jtag frequency' command is executed.
17:09:36 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:36 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : System reset is completed.
17:09:40 INFO  : 'after 3000' command is executed.
17:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:09:43 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : Boot mode is read from the target.
17:09:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:44 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:44 INFO  : 'set bp_9_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:44 INFO  : 'con -block -timeout 60' command is executed.
17:09:44 INFO  : 'bpremove $bp_9_44_fsbl_bp' command is executed.
17:09:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:45 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_9_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:45 INFO  : 'con' command is executed.
17:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:45 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:11:22 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:11:45 INFO  : Disconnected from the channel tcfchan#28.
17:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:11:46 INFO  : 'jtag frequency' command is executed.
17:11:46 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:11:46 INFO  : Context for 'APU' is selected.
17:11:46 INFO  : System reset is completed.
17:11:49 INFO  : 'after 3000' command is executed.
17:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:11:53 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:11:53 INFO  : Context for 'APU' is selected.
17:11:53 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:53 INFO  : Context for 'APU' is selected.
17:11:53 INFO  : Boot mode is read from the target.
17:11:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:53 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:53 INFO  : 'set bp_11_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:11:54 INFO  : 'con -block -timeout 60' command is executed.
17:11:54 INFO  : 'bpremove $bp_11_53_fsbl_bp' command is executed.
17:11:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:54 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_11_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:54 INFO  : 'con' command is executed.
17:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:11:54 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:12:19 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:12:25 INFO  : Disconnected from the channel tcfchan#29.
17:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:12:25 INFO  : 'jtag frequency' command is executed.
17:12:25 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:12:25 INFO  : Context for 'APU' is selected.
17:12:26 INFO  : System reset is completed.
17:12:29 INFO  : 'after 3000' command is executed.
17:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:12:32 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:12:32 INFO  : Context for 'APU' is selected.
17:12:32 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:32 INFO  : Context for 'APU' is selected.
17:12:33 INFO  : Boot mode is read from the target.
17:12:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:33 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:33 INFO  : 'set bp_12_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:12:34 INFO  : 'con -block -timeout 60' command is executed.
17:12:34 INFO  : 'bpremove $bp_12_33_fsbl_bp' command is executed.
17:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:34 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_12_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:34 INFO  : 'con' command is executed.
17:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:12:34 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:13:07 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:13:18 INFO  : Disconnected from the channel tcfchan#30.
17:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:13:19 INFO  : 'jtag frequency' command is executed.
17:13:19 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:19 INFO  : Context for 'APU' is selected.
17:13:19 INFO  : System reset is completed.
17:13:22 INFO  : 'after 3000' command is executed.
17:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:13:26 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:13:26 INFO  : Context for 'APU' is selected.
17:13:26 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:26 INFO  : Context for 'APU' is selected.
17:13:26 INFO  : Boot mode is read from the target.
17:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:27 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:27 INFO  : 'set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:27 INFO  : 'con -block -timeout 60' command is executed.
17:13:27 INFO  : 'bpremove $bp_13_27_fsbl_bp' command is executed.
17:13:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:27 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:28 INFO  : 'con' command is executed.
17:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:28 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:13:52 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:13:58 INFO  : Disconnected from the channel tcfchan#31.
17:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:13:58 INFO  : 'jtag frequency' command is executed.
17:13:58 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:58 INFO  : Context for 'APU' is selected.
17:13:59 INFO  : System reset is completed.
17:14:02 INFO  : 'after 3000' command is executed.
17:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:14:05 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:14:05 INFO  : Context for 'APU' is selected.
17:14:05 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:05 INFO  : Context for 'APU' is selected.
17:14:05 INFO  : Boot mode is read from the target.
17:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:06 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:06 INFO  : 'set bp_14_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:14:06 INFO  : 'con -block -timeout 60' command is executed.
17:14:06 INFO  : 'bpremove $bp_14_6_fsbl_bp' command is executed.
17:14:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:07 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_14_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:07 INFO  : 'con' command is executed.
17:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:14:07 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:14:26 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:14:38 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:15:06 INFO  : Disconnected from the channel tcfchan#32.
17:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:15:06 INFO  : 'jtag frequency' command is executed.
17:15:06 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:15:06 INFO  : Context for 'APU' is selected.
17:15:07 INFO  : System reset is completed.
17:15:10 INFO  : 'after 3000' command is executed.
17:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:15:13 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:15:13 INFO  : Context for 'APU' is selected.
17:15:13 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:13 INFO  : Context for 'APU' is selected.
17:15:13 INFO  : Boot mode is read from the target.
17:15:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:14 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:14 INFO  : 'set bp_15_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:15:15 INFO  : 'con -block -timeout 60' command is executed.
17:15:15 INFO  : 'bpremove $bp_15_14_fsbl_bp' command is executed.
17:15:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:15 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_15_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:15 INFO  : 'con' command is executed.
17:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:15:15 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:16:29 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:16:34 INFO  : Disconnected from the channel tcfchan#33.
17:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:16:35 INFO  : 'jtag frequency' command is executed.
17:16:35 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:35 INFO  : Context for 'APU' is selected.
17:16:36 INFO  : System reset is completed.
17:16:39 INFO  : 'after 3000' command is executed.
17:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:16:42 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : Boot mode is read from the target.
17:16:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:43 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:43 INFO  : 'set bp_16_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:16:43 INFO  : 'con -block -timeout 60' command is executed.
17:16:43 INFO  : 'bpremove $bp_16_43_fsbl_bp' command is executed.
17:16:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:44 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_16_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:44 INFO  : 'con' command is executed.
17:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:16:44 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:22:33 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
17:23:52 INFO  : Disconnected from the channel tcfchan#34.
17:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:23:52 INFO  : 'jtag frequency' command is executed.
17:23:52 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : System reset is completed.
17:23:56 INFO  : 'after 3000' command is executed.
17:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:23:59 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:23:59 INFO  : Context for 'APU' is selected.
17:23:59 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:59 INFO  : Context for 'APU' is selected.
17:23:59 INFO  : Boot mode is read from the target.
17:23:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:00 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:00 INFO  : 'set bp_24_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:24:00 INFO  : 'con -block -timeout 60' command is executed.
17:24:00 INFO  : 'bpremove $bp_24_0_fsbl_bp' command is executed.
17:24:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:01 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_24_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:01 INFO  : 'con' command is executed.
17:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:24:01 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:34:03 INFO  : Disconnected from the channel tcfchan#35.
17:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:34:03 INFO  : 'jtag frequency' command is executed.
17:34:03 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:03 INFO  : Context for 'APU' is selected.
17:34:04 INFO  : System reset is completed.
17:34:07 INFO  : 'after 3000' command is executed.
17:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:34:10 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:34:10 INFO  : Context for 'APU' is selected.
17:34:10 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:11 INFO  : Context for 'APU' is selected.
17:34:11 INFO  : Boot mode is read from the target.
17:34:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:11 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:11 INFO  : 'set bp_34_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:12 INFO  : 'con -block -timeout 60' command is executed.
17:34:12 INFO  : 'bpremove $bp_34_11_fsbl_bp' command is executed.
17:34:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:12 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_34_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:12 INFO  : 'con' command is executed.
17:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:12 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:58:06 INFO  : Disconnected from the channel tcfchan#36.
17:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:58:07 INFO  : 'jtag frequency' command is executed.
17:58:07 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:58:07 INFO  : Context for 'APU' is selected.
17:58:08 INFO  : System reset is completed.
17:58:11 INFO  : 'after 3000' command is executed.
17:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:58:15 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:58:15 INFO  : Context for 'APU' is selected.
17:58:15 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:15 INFO  : Context for 'APU' is selected.
17:58:16 INFO  : Boot mode is read from the target.
17:58:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:16 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:16 INFO  : 'set bp_58_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:58:17 INFO  : 'con -block -timeout 60' command is executed.
17:58:17 INFO  : 'bpremove $bp_58_16_fsbl_bp' command is executed.
17:58:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:17 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_58_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:17 INFO  : 'con' command is executed.
17:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:58:17 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:58:50 INFO  : Disconnected from the channel tcfchan#37.
17:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:58:51 INFO  : 'jtag frequency' command is executed.
17:58:51 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:58:51 INFO  : Context for 'APU' is selected.
17:58:52 INFO  : System reset is completed.
17:58:55 INFO  : 'after 3000' command is executed.
17:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:58:58 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:58:58 INFO  : Context for 'APU' is selected.
17:58:58 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:58 INFO  : Context for 'APU' is selected.
17:58:58 INFO  : Boot mode is read from the target.
17:58:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:59 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:59 INFO  : 'set bp_58_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:59:00 INFO  : 'con -block -timeout 60' command is executed.
17:59:00 INFO  : 'bpremove $bp_58_59_fsbl_bp' command is executed.
17:59:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:00 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_58_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:00 INFO  : 'con' command is executed.
17:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:59:00 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
17:59:31 INFO  : Disconnected from the channel tcfchan#38.
17:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:59:31 INFO  : 'jtag frequency' command is executed.
17:59:31 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:59:31 INFO  : Context for 'APU' is selected.
17:59:32 INFO  : System reset is completed.
17:59:35 INFO  : 'after 3000' command is executed.
17:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:59:39 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
17:59:39 INFO  : Context for 'APU' is selected.
17:59:39 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
17:59:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:39 INFO  : Context for 'APU' is selected.
17:59:39 INFO  : Boot mode is read from the target.
17:59:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:40 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:40 INFO  : 'set bp_59_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:59:40 INFO  : 'con -block -timeout 60' command is executed.
17:59:40 INFO  : 'bpremove $bp_59_40_fsbl_bp' command is executed.
17:59:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:40 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_59_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:40 INFO  : 'con' command is executed.
17:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:59:40 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
18:18:06 INFO  : Checking for BSP changes to sync application flags for project 'emp_bare_code'...
18:18:42 INFO  : Disconnected from the channel tcfchan#39.
18:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:18:43 INFO  : 'jtag frequency' command is executed.
18:18:43 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:43 INFO  : Context for 'APU' is selected.
18:18:44 INFO  : System reset is completed.
18:18:47 INFO  : 'after 3000' command is executed.
18:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:18:50 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
18:18:50 INFO  : Context for 'APU' is selected.
18:18:50 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
18:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:51 INFO  : Context for 'APU' is selected.
18:18:51 INFO  : Boot mode is read from the target.
18:18:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:51 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:51 INFO  : 'set bp_18_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:51 INFO  : 'con -block -timeout 60' command is executed.
18:18:51 INFO  : 'bpremove $bp_18_51_fsbl_bp' command is executed.
18:18:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:52 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_18_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:52 INFO  : 'con' command is executed.
18:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:18:52 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
18:19:47 INFO  : Disconnected from the channel tcfchan#40.
18:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:19:47 INFO  : 'jtag frequency' command is executed.
18:19:47 INFO  : Sourcing of '/home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:19:47 INFO  : Context for 'APU' is selected.
18:19:48 INFO  : System reset is completed.
18:19:51 INFO  : 'after 3000' command is executed.
18:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:19:55 INFO  : Device configured successfully with "/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit"
18:19:55 INFO  : Context for 'APU' is selected.
18:19:55 INFO  : Hardware design and registers information is loaded from '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa'.
18:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:55 INFO  : Context for 'APU' is selected.
18:19:55 INFO  : Boot mode is read from the target.
18:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:56 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:56 INFO  : 'set bp_19_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:19:56 INFO  : 'con -block -timeout 60' command is executed.
18:19:56 INFO  : 'bpremove $bp_19_56_fsbl_bp' command is executed.
18:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:57 INFO  : The application '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/steffen/tools/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/_ide/bitstream/u96v2_sbc_mp4d.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/hw/u96v2_sbc_mp4d.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emb_system/export/emb_system/sw/emb_system/boot/fsbl.elf
set bp_19_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code/Debug/emp_bare_code.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:57 INFO  : 'con' command is executed.
18:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:57 INFO  : Launch script is exported to file '/home/steffen/emb_my/MPSoC4Drones/VITIS_my/emp_bare_code_system/_ide/scripts/systemdebugger_emp_bare_code_system_standalone.tcl'
