/**
 * \file IfxCpucfi_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CPU/V0.2.1.1.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cpucfi_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Cpucfi_Registers
 * 
 */
#ifndef IFXCPUCFI_BF_H
#define IFXCPUCFI_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cpucfi_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CPUCFI_PROT_Bits.STATE */
#define IFX_CPUCFI_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.STATE */
#define IFX_CPUCFI_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.STATE */
#define IFX_CPUCFI_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.SWEN */
#define IFX_CPUCFI_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.SWEN */
#define IFX_CPUCFI_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.SWEN */
#define IFX_CPUCFI_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.VM */
#define IFX_CPUCFI_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.VM */
#define IFX_CPUCFI_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.VM */
#define IFX_CPUCFI_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.VMEN */
#define IFX_CPUCFI_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.VMEN */
#define IFX_CPUCFI_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.VMEN */
#define IFX_CPUCFI_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.PRS */
#define IFX_CPUCFI_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.PRS */
#define IFX_CPUCFI_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.PRS */
#define IFX_CPUCFI_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.PRSEN */
#define IFX_CPUCFI_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.PRSEN */
#define IFX_CPUCFI_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.PRSEN */
#define IFX_CPUCFI_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.TAGID */
#define IFX_CPUCFI_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.TAGID */
#define IFX_CPUCFI_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.TAGID */
#define IFX_CPUCFI_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.ODEF */
#define IFX_CPUCFI_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.ODEF */
#define IFX_CPUCFI_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.ODEF */
#define IFX_CPUCFI_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CPUCFI_PROT_Bits.OWEN */
#define IFX_CPUCFI_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_Bits.OWEN */
#define IFX_CPUCFI_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_Bits.OWEN */
#define IFX_CPUCFI_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.STATE */
#define IFX_CPUCFI_PROT_SEL8_STATE_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.STATE */
#define IFX_CPUCFI_PROT_SEL8_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.STATE */
#define IFX_CPUCFI_PROT_SEL8_STATE_OFF (0u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.SWEN */
#define IFX_CPUCFI_PROT_SEL8_SWEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.SWEN */
#define IFX_CPUCFI_PROT_SEL8_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.SWEN */
#define IFX_CPUCFI_PROT_SEL8_SWEN_OFF (3u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.SEL */
#define IFX_CPUCFI_PROT_SEL8_SEL_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.SEL */
#define IFX_CPUCFI_PROT_SEL8_SEL_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.SEL */
#define IFX_CPUCFI_PROT_SEL8_SEL_OFF (8u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.VM */
#define IFX_CPUCFI_PROT_SEL8_VM_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.VM */
#define IFX_CPUCFI_PROT_SEL8_VM_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.VM */
#define IFX_CPUCFI_PROT_SEL8_VM_OFF (16u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.VMEN */
#define IFX_CPUCFI_PROT_SEL8_VMEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.VMEN */
#define IFX_CPUCFI_PROT_SEL8_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.VMEN */
#define IFX_CPUCFI_PROT_SEL8_VMEN_OFF (19u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.PRS */
#define IFX_CPUCFI_PROT_SEL8_PRS_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.PRS */
#define IFX_CPUCFI_PROT_SEL8_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.PRS */
#define IFX_CPUCFI_PROT_SEL8_PRS_OFF (20u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.PRSEN */
#define IFX_CPUCFI_PROT_SEL8_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.PRSEN */
#define IFX_CPUCFI_PROT_SEL8_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.PRSEN */
#define IFX_CPUCFI_PROT_SEL8_PRSEN_OFF (23u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.TAGID */
#define IFX_CPUCFI_PROT_SEL8_TAGID_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.TAGID */
#define IFX_CPUCFI_PROT_SEL8_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.TAGID */
#define IFX_CPUCFI_PROT_SEL8_TAGID_OFF (24u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.ODEF */
#define IFX_CPUCFI_PROT_SEL8_ODEF_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.ODEF */
#define IFX_CPUCFI_PROT_SEL8_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.ODEF */
#define IFX_CPUCFI_PROT_SEL8_ODEF_OFF (30u)

/** \brief Length for Ifx_CPUCFI_PROT_SEL8_Bits.OWEN */
#define IFX_CPUCFI_PROT_SEL8_OWEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PROT_SEL8_Bits.OWEN */
#define IFX_CPUCFI_PROT_SEL8_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PROT_SEL8_Bits.OWEN */
#define IFX_CPUCFI_PROT_SEL8_OWEN_OFF (31u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_VM_NOWR_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_ACCEN_PRS_NOWR_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDR_LEN (13u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDR_MSK (0x1fffu)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDR_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNLA16_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDR_LEN (13u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDR_MSK (0x1fffu)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDR_OFF (16u)

/** \brief Length for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPUCFI_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_ACCEN_RGNUA16_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPUCFI_RO_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPUCFI_RO_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_VM_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_VM_NOWR_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD00_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD00 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD00_OFF (0u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD01_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD01 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD01_OFF (1u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD02_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD02 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD02_OFF (2u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD03_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD03 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD03_OFF (3u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD04_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD04 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD04_OFF (4u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD05_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD05 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD05_OFF (5u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD06_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD06 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD06_OFF (6u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD07_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_PRS_NOWR_Bits.RD07 */
#define IFX_CPUCFI_RO_ACCEN_PRS_NOWR_RD07_OFF (7u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDR_LEN (13u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDR_MSK (0x1fffu)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDR_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RGNLA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNLA16_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDR_LEN (13u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDR_MSK (0x1fffu)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDR */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDR_OFF (16u)

/** \brief Length for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPUCFI_RO_ACCEN_RGNUA16_89_Bits.ADDRH */
#define IFX_CPUCFI_RO_ACCEN_RGNUA16_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG1 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG1_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG1 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG1_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG1 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG1_OFF (0u)

/** \brief Length for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG2 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG2_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG2 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG2_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG2 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG2_OFF (8u)

/** \brief Length for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG3 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG3_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG3 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG3_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG3 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG3_OFF (16u)

/** \brief Length for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG4 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG4_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG4 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG4_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_PFI_FLASHCON0_Bits.TAG4 */
#define IFX_CPUCFI_PFI_FLASHCON0_TAG4_OFF (24u)

/** \brief Length for Ifx_CPUCFI_PFI_FLASHCON1_Bits.STALL */
#define IFX_CPUCFI_PFI_FLASHCON1_STALL_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_PFI_FLASHCON1_Bits.STALL */
#define IFX_CPUCFI_PFI_FLASHCON1_STALL_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_PFI_FLASHCON1_Bits.STALL */
#define IFX_CPUCFI_PFI_FLASHCON1_STALL_OFF (0u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGS */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGS_LEN (2u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGS */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGS_MSK (0x3u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGS */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGS_OFF (0u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGB */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGB_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGB */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGB_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TGB */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TGB_OFF (2u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VM0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VM0_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VM0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VM0_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VM0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VM0_OFF (16u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VMEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VMEN0_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VMEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VMEN0_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.VMEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_VMEN0_OFF (19u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGID0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGID0_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGID0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGID0_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGID0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGID0_OFF (24u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGEN0_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGEN0_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL0_Bits.TAGEN0 */
#define IFX_CPUCFI_TS16P_NVM_CTRL0_TAGEN0_OFF (30u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM1_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM1_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM1_OFF (0u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN1_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN1_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN1_OFF (3u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID1_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID1_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID1_OFF (8u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN1_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN1_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN1 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN1_OFF (14u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM2_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM2_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VM2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VM2_OFF (16u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN2_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN2_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.VMEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_VMEN2_OFF (19u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID2_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID2_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGID2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGID2_OFF (24u)

/** \brief Length for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN2_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN2_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_TS16P_NVM_CTRL1_Bits.TAGEN2 */
#define IFX_CPUCFI_TS16P_NVM_CTRL1_TAGEN2_OFF (30u)

/** \brief Length for Ifx_CPUCFI_LCLCON_RO_Bits.LS */
#define IFX_CPUCFI_LCLCON_RO_LS_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_LCLCON_RO_Bits.LS */
#define IFX_CPUCFI_LCLCON_RO_LS_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_LCLCON_RO_Bits.LS */
#define IFX_CPUCFI_LCLCON_RO_LS_OFF (0u)

/** \brief Length for Ifx_CPUCFI_LCLCON_RO_Bits.LSEN */
#define IFX_CPUCFI_LCLCON_RO_LSEN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_LCLCON_RO_Bits.LSEN */
#define IFX_CPUCFI_LCLCON_RO_LSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_LCLCON_RO_Bits.LSEN */
#define IFX_CPUCFI_LCLCON_RO_LSEN_OFF (15u)

/** \brief Length for Ifx_CPUCFI_CFILCLTEST_Bits.LCLT */
#define IFX_CPUCFI_CFILCLTEST_LCLT_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFILCLTEST_Bits.LCLT */
#define IFX_CPUCFI_CFILCLTEST_LCLT_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFILCLTEST_Bits.LCLT */
#define IFX_CPUCFI_CFILCLTEST_LCLT_OFF (0u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.ED */
#define IFX_CPUCFI_CFIERR_ED_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.ED */
#define IFX_CPUCFI_CFIERR_ED_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.ED */
#define IFX_CPUCFI_CFIERR_ED_OFF (0u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_IE */
#define IFX_CPUCFI_CFIERR_E_IE_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_IE */
#define IFX_CPUCFI_CFIERR_E_IE_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_IE */
#define IFX_CPUCFI_CFIERR_E_IE_OFF (4u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_TAG */
#define IFX_CPUCFI_CFIERR_E_TAG_LEN (6u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_TAG */
#define IFX_CPUCFI_CFIERR_E_TAG_MSK (0x3fu)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_TAG */
#define IFX_CPUCFI_CFIERR_E_TAG_OFF (5u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_SP */
#define IFX_CPUCFI_CFIERR_E_SP_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_SP */
#define IFX_CPUCFI_CFIERR_E_SP_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_SP */
#define IFX_CPUCFI_CFIERR_E_SP_OFF (12u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_SOTA */
#define IFX_CPUCFI_CFIERR_E_SOTA_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_SOTA */
#define IFX_CPUCFI_CFIERR_E_SOTA_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_SOTA */
#define IFX_CPUCFI_CFIERR_E_SOTA_OFF (13u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_WS */
#define IFX_CPUCFI_CFIERR_E_WS_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_WS */
#define IFX_CPUCFI_CFIERR_E_WS_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_WS */
#define IFX_CPUCFI_CFIERR_E_WS_OFF (14u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_REG */
#define IFX_CPUCFI_CFIERR_E_REG_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_REG */
#define IFX_CPUCFI_CFIERR_E_REG_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_REG */
#define IFX_CPUCFI_CFIERR_E_REG_OFF (15u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_PRS */
#define IFX_CPUCFI_CFIERR_E_PRS_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_PRS */
#define IFX_CPUCFI_CFIERR_E_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_PRS */
#define IFX_CPUCFI_CFIERR_E_PRS_OFF (20u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_PRS_EN */
#define IFX_CPUCFI_CFIERR_E_PRS_EN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_PRS_EN */
#define IFX_CPUCFI_CFIERR_E_PRS_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_PRS_EN */
#define IFX_CPUCFI_CFIERR_E_PRS_EN_OFF (23u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_VMN */
#define IFX_CPUCFI_CFIERR_E_VMN_LEN (3u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_VMN */
#define IFX_CPUCFI_CFIERR_E_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_VMN */
#define IFX_CPUCFI_CFIERR_E_VMN_OFF (24u)

/** \brief Length for Ifx_CPUCFI_CFIERR_Bits.E_VMN_EN */
#define IFX_CPUCFI_CFIERR_E_VMN_EN_LEN (1u)

/** \brief Mask for Ifx_CPUCFI_CFIERR_Bits.E_VMN_EN */
#define IFX_CPUCFI_CFIERR_E_VMN_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPUCFI_CFIERR_Bits.E_VMN_EN */
#define IFX_CPUCFI_CFIERR_E_VMN_EN_OFF (27u)

/** \brief Length for Ifx_CPUCFI_CFIERRAR_Bits.TA */
#define IFX_CPUCFI_CFIERRAR_TA_LEN (32u)

/** \brief Mask for Ifx_CPUCFI_CFIERRAR_Bits.TA */
#define IFX_CPUCFI_CFIERRAR_TA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPUCFI_CFIERRAR_Bits.TA */
#define IFX_CPUCFI_CFIERRAR_TA_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCPUCFI_BF_H */
