.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* E */
.set E__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set E__0__MASK, 0x08
.set E__0__PC, CYREG_PRT0_PC3
.set E__0__PORT, 0
.set E__0__SHIFT, 3
.set E__AG, CYREG_PRT0_AG
.set E__AMUX, CYREG_PRT0_AMUX
.set E__BIE, CYREG_PRT0_BIE
.set E__BIT_MASK, CYREG_PRT0_BIT_MASK
.set E__BYP, CYREG_PRT0_BYP
.set E__CTL, CYREG_PRT0_CTL
.set E__DM0, CYREG_PRT0_DM0
.set E__DM1, CYREG_PRT0_DM1
.set E__DM2, CYREG_PRT0_DM2
.set E__DR, CYREG_PRT0_DR
.set E__INP_DIS, CYREG_PRT0_INP_DIS
.set E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set E__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set E__LCD_EN, CYREG_PRT0_LCD_EN
.set E__MASK, 0x08
.set E__PORT, 0
.set E__PRT, CYREG_PRT0_PRT
.set E__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set E__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set E__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set E__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set E__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set E__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set E__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set E__PS, CYREG_PRT0_PS
.set E__SHIFT, 3
.set E__SLW, CYREG_PRT0_SLW

/* D4 */
.set D4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set D4__0__MASK, 0x10
.set D4__0__PC, CYREG_PRT0_PC4
.set D4__0__PORT, 0
.set D4__0__SHIFT, 4
.set D4__AG, CYREG_PRT0_AG
.set D4__AMUX, CYREG_PRT0_AMUX
.set D4__BIE, CYREG_PRT0_BIE
.set D4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D4__BYP, CYREG_PRT0_BYP
.set D4__CTL, CYREG_PRT0_CTL
.set D4__DM0, CYREG_PRT0_DM0
.set D4__DM1, CYREG_PRT0_DM1
.set D4__DM2, CYREG_PRT0_DM2
.set D4__DR, CYREG_PRT0_DR
.set D4__INP_DIS, CYREG_PRT0_INP_DIS
.set D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D4__LCD_EN, CYREG_PRT0_LCD_EN
.set D4__MASK, 0x10
.set D4__PORT, 0
.set D4__PRT, CYREG_PRT0_PRT
.set D4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D4__PS, CYREG_PRT0_PS
.set D4__SHIFT, 4
.set D4__SLW, CYREG_PRT0_SLW

/* D5 */
.set D5__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set D5__0__MASK, 0x20
.set D5__0__PC, CYREG_PRT0_PC5
.set D5__0__PORT, 0
.set D5__0__SHIFT, 5
.set D5__AG, CYREG_PRT0_AG
.set D5__AMUX, CYREG_PRT0_AMUX
.set D5__BIE, CYREG_PRT0_BIE
.set D5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D5__BYP, CYREG_PRT0_BYP
.set D5__CTL, CYREG_PRT0_CTL
.set D5__DM0, CYREG_PRT0_DM0
.set D5__DM1, CYREG_PRT0_DM1
.set D5__DM2, CYREG_PRT0_DM2
.set D5__DR, CYREG_PRT0_DR
.set D5__INP_DIS, CYREG_PRT0_INP_DIS
.set D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D5__LCD_EN, CYREG_PRT0_LCD_EN
.set D5__MASK, 0x20
.set D5__PORT, 0
.set D5__PRT, CYREG_PRT0_PRT
.set D5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D5__PS, CYREG_PRT0_PS
.set D5__SHIFT, 5
.set D5__SLW, CYREG_PRT0_SLW

/* D6 */
.set D6__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set D6__0__MASK, 0x40
.set D6__0__PC, CYREG_PRT0_PC6
.set D6__0__PORT, 0
.set D6__0__SHIFT, 6
.set D6__AG, CYREG_PRT0_AG
.set D6__AMUX, CYREG_PRT0_AMUX
.set D6__BIE, CYREG_PRT0_BIE
.set D6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D6__BYP, CYREG_PRT0_BYP
.set D6__CTL, CYREG_PRT0_CTL
.set D6__DM0, CYREG_PRT0_DM0
.set D6__DM1, CYREG_PRT0_DM1
.set D6__DM2, CYREG_PRT0_DM2
.set D6__DR, CYREG_PRT0_DR
.set D6__INP_DIS, CYREG_PRT0_INP_DIS
.set D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D6__LCD_EN, CYREG_PRT0_LCD_EN
.set D6__MASK, 0x40
.set D6__PORT, 0
.set D6__PRT, CYREG_PRT0_PRT
.set D6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D6__PS, CYREG_PRT0_PS
.set D6__SHIFT, 6
.set D6__SLW, CYREG_PRT0_SLW

/* D7 */
.set D7__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set D7__0__MASK, 0x80
.set D7__0__PC, CYREG_PRT0_PC7
.set D7__0__PORT, 0
.set D7__0__SHIFT, 7
.set D7__AG, CYREG_PRT0_AG
.set D7__AMUX, CYREG_PRT0_AMUX
.set D7__BIE, CYREG_PRT0_BIE
.set D7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D7__BYP, CYREG_PRT0_BYP
.set D7__CTL, CYREG_PRT0_CTL
.set D7__DM0, CYREG_PRT0_DM0
.set D7__DM1, CYREG_PRT0_DM1
.set D7__DM2, CYREG_PRT0_DM2
.set D7__DR, CYREG_PRT0_DR
.set D7__INP_DIS, CYREG_PRT0_INP_DIS
.set D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D7__LCD_EN, CYREG_PRT0_LCD_EN
.set D7__MASK, 0x80
.set D7__PORT, 0
.set D7__PRT, CYREG_PRT0_PRT
.set D7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D7__PS, CYREG_PRT0_PS
.set D7__SHIFT, 7
.set D7__SLW, CYREG_PRT0_SLW

/* RS */
.set RS__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set RS__0__MASK, 0x02
.set RS__0__PC, CYREG_PRT0_PC1
.set RS__0__PORT, 0
.set RS__0__SHIFT, 1
.set RS__AG, CYREG_PRT0_AG
.set RS__AMUX, CYREG_PRT0_AMUX
.set RS__BIE, CYREG_PRT0_BIE
.set RS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RS__BYP, CYREG_PRT0_BYP
.set RS__CTL, CYREG_PRT0_CTL
.set RS__DM0, CYREG_PRT0_DM0
.set RS__DM1, CYREG_PRT0_DM1
.set RS__DM2, CYREG_PRT0_DM2
.set RS__DR, CYREG_PRT0_DR
.set RS__INP_DIS, CYREG_PRT0_INP_DIS
.set RS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RS__LCD_EN, CYREG_PRT0_LCD_EN
.set RS__MASK, 0x02
.set RS__PORT, 0
.set RS__PRT, CYREG_PRT0_PRT
.set RS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RS__PS, CYREG_PRT0_PS
.set RS__SHIFT, 1
.set RS__SLW, CYREG_PRT0_SLW

/* LCD1_Cntl_Port */
.set LCD1_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD1_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD1_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD1_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LCD1_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD1_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD1_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD1_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD1_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD1_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD1_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD1_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD1_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LCD1_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* I2C_1_I2C_FF */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* UART_1_RXInternalInterrupt */
.set UART_1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_1_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* SERVO_1 */
.set SERVO_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SERVO_1__0__MASK, 0x04
.set SERVO_1__0__PC, CYREG_PRT0_PC2
.set SERVO_1__0__PORT, 0
.set SERVO_1__0__SHIFT, 2
.set SERVO_1__AG, CYREG_PRT0_AG
.set SERVO_1__AMUX, CYREG_PRT0_AMUX
.set SERVO_1__BIE, CYREG_PRT0_BIE
.set SERVO_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SERVO_1__BYP, CYREG_PRT0_BYP
.set SERVO_1__CTL, CYREG_PRT0_CTL
.set SERVO_1__DM0, CYREG_PRT0_DM0
.set SERVO_1__DM1, CYREG_PRT0_DM1
.set SERVO_1__DM2, CYREG_PRT0_DM2
.set SERVO_1__DR, CYREG_PRT0_DR
.set SERVO_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SERVO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SERVO_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SERVO_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SERVO_1__MASK, 0x04
.set SERVO_1__PORT, 0
.set SERVO_1__PRT, CYREG_PRT0_PRT
.set SERVO_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SERVO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SERVO_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SERVO_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SERVO_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SERVO_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SERVO_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SERVO_1__PS, CYREG_PRT0_PS
.set SERVO_1__SHIFT, 2
.set SERVO_1__SLW, CYREG_PRT0_SLW

/* SERVO_2 */
.set SERVO_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SERVO_2__0__MASK, 0x01
.set SERVO_2__0__PC, CYREG_PRT0_PC0
.set SERVO_2__0__PORT, 0
.set SERVO_2__0__SHIFT, 0
.set SERVO_2__AG, CYREG_PRT0_AG
.set SERVO_2__AMUX, CYREG_PRT0_AMUX
.set SERVO_2__BIE, CYREG_PRT0_BIE
.set SERVO_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SERVO_2__BYP, CYREG_PRT0_BYP
.set SERVO_2__CTL, CYREG_PRT0_CTL
.set SERVO_2__DM0, CYREG_PRT0_DM0
.set SERVO_2__DM1, CYREG_PRT0_DM1
.set SERVO_2__DM2, CYREG_PRT0_DM2
.set SERVO_2__DR, CYREG_PRT0_DR
.set SERVO_2__INP_DIS, CYREG_PRT0_INP_DIS
.set SERVO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SERVO_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SERVO_2__LCD_EN, CYREG_PRT0_LCD_EN
.set SERVO_2__MASK, 0x01
.set SERVO_2__PORT, 0
.set SERVO_2__PRT, CYREG_PRT0_PRT
.set SERVO_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SERVO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SERVO_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SERVO_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SERVO_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SERVO_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SERVO_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SERVO_2__PS, CYREG_PRT0_PS
.set SERVO_2__SHIFT, 0
.set SERVO_2__SLW, CYREG_PRT0_SLW

/* emFile_1_Clock_1 */
.set emFile_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_1_Clock_1__INDEX, 0x00
.set emFile_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_1_Clock_1__PM_ACT_MSK, 0x01
.set emFile_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_1_Clock_1__PM_STBY_MSK, 0x01

/* emFile_1_miso0 */
.set emFile_1_miso0__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set emFile_1_miso0__0__MASK, 0x08
.set emFile_1_miso0__0__PC, CYREG_PRT12_PC3
.set emFile_1_miso0__0__PORT, 12
.set emFile_1_miso0__0__SHIFT, 3
.set emFile_1_miso0__AG, CYREG_PRT12_AG
.set emFile_1_miso0__BIE, CYREG_PRT12_BIE
.set emFile_1_miso0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set emFile_1_miso0__BYP, CYREG_PRT12_BYP
.set emFile_1_miso0__DM0, CYREG_PRT12_DM0
.set emFile_1_miso0__DM1, CYREG_PRT12_DM1
.set emFile_1_miso0__DM2, CYREG_PRT12_DM2
.set emFile_1_miso0__DR, CYREG_PRT12_DR
.set emFile_1_miso0__INP_DIS, CYREG_PRT12_INP_DIS
.set emFile_1_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set emFile_1_miso0__MASK, 0x08
.set emFile_1_miso0__PORT, 12
.set emFile_1_miso0__PRT, CYREG_PRT12_PRT
.set emFile_1_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set emFile_1_miso0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set emFile_1_miso0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set emFile_1_miso0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set emFile_1_miso0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set emFile_1_miso0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set emFile_1_miso0__PS, CYREG_PRT12_PS
.set emFile_1_miso0__SHIFT, 3
.set emFile_1_miso0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set emFile_1_miso0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set emFile_1_miso0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set emFile_1_miso0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set emFile_1_miso0__SLW, CYREG_PRT12_SLW

/* emFile_1_mosi0 */
.set emFile_1_mosi0__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set emFile_1_mosi0__0__MASK, 0x10
.set emFile_1_mosi0__0__PC, CYREG_IO_PC_PRT15_PC4
.set emFile_1_mosi0__0__PORT, 15
.set emFile_1_mosi0__0__SHIFT, 4
.set emFile_1_mosi0__AG, CYREG_PRT15_AG
.set emFile_1_mosi0__AMUX, CYREG_PRT15_AMUX
.set emFile_1_mosi0__BIE, CYREG_PRT15_BIE
.set emFile_1_mosi0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_1_mosi0__BYP, CYREG_PRT15_BYP
.set emFile_1_mosi0__CTL, CYREG_PRT15_CTL
.set emFile_1_mosi0__DM0, CYREG_PRT15_DM0
.set emFile_1_mosi0__DM1, CYREG_PRT15_DM1
.set emFile_1_mosi0__DM2, CYREG_PRT15_DM2
.set emFile_1_mosi0__DR, CYREG_PRT15_DR
.set emFile_1_mosi0__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_1_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_1_mosi0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_1_mosi0__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_1_mosi0__MASK, 0x10
.set emFile_1_mosi0__PORT, 15
.set emFile_1_mosi0__PRT, CYREG_PRT15_PRT
.set emFile_1_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_1_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_1_mosi0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_1_mosi0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_1_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_1_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_1_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_1_mosi0__PS, CYREG_PRT15_PS
.set emFile_1_mosi0__SHIFT, 4
.set emFile_1_mosi0__SLW, CYREG_PRT15_SLW

/* emFile_1_sclk0 */
.set emFile_1_sclk0__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set emFile_1_sclk0__0__MASK, 0x40
.set emFile_1_sclk0__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set emFile_1_sclk0__0__PORT, 15
.set emFile_1_sclk0__0__SHIFT, 6
.set emFile_1_sclk0__AG, CYREG_PRT15_AG
.set emFile_1_sclk0__AMUX, CYREG_PRT15_AMUX
.set emFile_1_sclk0__BIE, CYREG_PRT15_BIE
.set emFile_1_sclk0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_1_sclk0__BYP, CYREG_PRT15_BYP
.set emFile_1_sclk0__CTL, CYREG_PRT15_CTL
.set emFile_1_sclk0__DM0, CYREG_PRT15_DM0
.set emFile_1_sclk0__DM1, CYREG_PRT15_DM1
.set emFile_1_sclk0__DM2, CYREG_PRT15_DM2
.set emFile_1_sclk0__DR, CYREG_PRT15_DR
.set emFile_1_sclk0__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_1_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_1_sclk0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_1_sclk0__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_1_sclk0__MASK, 0x40
.set emFile_1_sclk0__PORT, 15
.set emFile_1_sclk0__PRT, CYREG_PRT15_PRT
.set emFile_1_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_1_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_1_sclk0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_1_sclk0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_1_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_1_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_1_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_1_sclk0__PS, CYREG_PRT15_PS
.set emFile_1_sclk0__SHIFT, 6
.set emFile_1_sclk0__SLW, CYREG_PRT15_SLW

/* emFile_1_SPI0_BSPIM */
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_1_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_1_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_1_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_1_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_1_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_1_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set emFile_1_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_1_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_1_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_1_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_1_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB11_ST

/* emFile_1_SPI0_CS */
.set emFile_1_SPI0_CS__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set emFile_1_SPI0_CS__0__MASK, 0x80
.set emFile_1_SPI0_CS__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set emFile_1_SPI0_CS__0__PORT, 15
.set emFile_1_SPI0_CS__0__SHIFT, 7
.set emFile_1_SPI0_CS__AG, CYREG_PRT15_AG
.set emFile_1_SPI0_CS__AMUX, CYREG_PRT15_AMUX
.set emFile_1_SPI0_CS__BIE, CYREG_PRT15_BIE
.set emFile_1_SPI0_CS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_1_SPI0_CS__BYP, CYREG_PRT15_BYP
.set emFile_1_SPI0_CS__CTL, CYREG_PRT15_CTL
.set emFile_1_SPI0_CS__DM0, CYREG_PRT15_DM0
.set emFile_1_SPI0_CS__DM1, CYREG_PRT15_DM1
.set emFile_1_SPI0_CS__DM2, CYREG_PRT15_DM2
.set emFile_1_SPI0_CS__DR, CYREG_PRT15_DR
.set emFile_1_SPI0_CS__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_1_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_1_SPI0_CS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_1_SPI0_CS__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_1_SPI0_CS__MASK, 0x80
.set emFile_1_SPI0_CS__PORT, 15
.set emFile_1_SPI0_CS__PRT, CYREG_PRT15_PRT
.set emFile_1_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_1_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_1_SPI0_CS__PS, CYREG_PRT15_PS
.set emFile_1_SPI0_CS__SHIFT, 7
.set emFile_1_SPI0_CS__SLW, CYREG_PRT15_SLW

/* System_LED */
.set System_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set System_LED__0__MASK, 0x02
.set System_LED__0__PC, CYREG_PRT2_PC1
.set System_LED__0__PORT, 2
.set System_LED__0__SHIFT, 1
.set System_LED__AG, CYREG_PRT2_AG
.set System_LED__AMUX, CYREG_PRT2_AMUX
.set System_LED__BIE, CYREG_PRT2_BIE
.set System_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set System_LED__BYP, CYREG_PRT2_BYP
.set System_LED__CTL, CYREG_PRT2_CTL
.set System_LED__DM0, CYREG_PRT2_DM0
.set System_LED__DM1, CYREG_PRT2_DM1
.set System_LED__DM2, CYREG_PRT2_DM2
.set System_LED__DR, CYREG_PRT2_DR
.set System_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set System_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set System_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set System_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set System_LED__MASK, 0x02
.set System_LED__PORT, 2
.set System_LED__PRT, CYREG_PRT2_PRT
.set System_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set System_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set System_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set System_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set System_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set System_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set System_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set System_LED__PS, CYREG_PRT2_PS
.set System_LED__SHIFT, 1
.set System_LED__SLW, CYREG_PRT2_SLW

/* Pin_SD_Detect */
.set Pin_SD_Detect__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Pin_SD_Detect__0__MASK, 0x04
.set Pin_SD_Detect__0__PC, CYREG_IO_PC_PRT15_PC2
.set Pin_SD_Detect__0__PORT, 15
.set Pin_SD_Detect__0__SHIFT, 2
.set Pin_SD_Detect__AG, CYREG_PRT15_AG
.set Pin_SD_Detect__AMUX, CYREG_PRT15_AMUX
.set Pin_SD_Detect__BIE, CYREG_PRT15_BIE
.set Pin_SD_Detect__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_SD_Detect__BYP, CYREG_PRT15_BYP
.set Pin_SD_Detect__CTL, CYREG_PRT15_CTL
.set Pin_SD_Detect__DM0, CYREG_PRT15_DM0
.set Pin_SD_Detect__DM1, CYREG_PRT15_DM1
.set Pin_SD_Detect__DM2, CYREG_PRT15_DM2
.set Pin_SD_Detect__DR, CYREG_PRT15_DR
.set Pin_SD_Detect__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_SD_Detect__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_SD_Detect__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_SD_Detect__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_SD_Detect__MASK, 0x04
.set Pin_SD_Detect__PORT, 15
.set Pin_SD_Detect__PRT, CYREG_PRT15_PRT
.set Pin_SD_Detect__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_SD_Detect__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_SD_Detect__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_SD_Detect__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_SD_Detect__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_SD_Detect__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_SD_Detect__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_SD_Detect__PS, CYREG_PRT15_PS
.set Pin_SD_Detect__SHIFT, 2
.set Pin_SD_Detect__SLW, CYREG_PRT15_SLW

/* System_Switch */
.set System_Switch__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set System_Switch__0__MASK, 0x04
.set System_Switch__0__PC, CYREG_PRT2_PC2
.set System_Switch__0__PORT, 2
.set System_Switch__0__SHIFT, 2
.set System_Switch__AG, CYREG_PRT2_AG
.set System_Switch__AMUX, CYREG_PRT2_AMUX
.set System_Switch__BIE, CYREG_PRT2_BIE
.set System_Switch__BIT_MASK, CYREG_PRT2_BIT_MASK
.set System_Switch__BYP, CYREG_PRT2_BYP
.set System_Switch__CTL, CYREG_PRT2_CTL
.set System_Switch__DM0, CYREG_PRT2_DM0
.set System_Switch__DM1, CYREG_PRT2_DM1
.set System_Switch__DM2, CYREG_PRT2_DM2
.set System_Switch__DR, CYREG_PRT2_DR
.set System_Switch__INP_DIS, CYREG_PRT2_INP_DIS
.set System_Switch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set System_Switch__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set System_Switch__LCD_EN, CYREG_PRT2_LCD_EN
.set System_Switch__MASK, 0x04
.set System_Switch__PORT, 2
.set System_Switch__PRT, CYREG_PRT2_PRT
.set System_Switch__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set System_Switch__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set System_Switch__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set System_Switch__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set System_Switch__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set System_Switch__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set System_Switch__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set System_Switch__PS, CYREG_PRT2_PS
.set System_Switch__SHIFT, 2
.set System_Switch__SLW, CYREG_PRT2_SLW

/* ISR_Co_Op_10ms */
.set ISR_Co_Op_10ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Co_Op_10ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Co_Op_10ms__INTC_MASK, 0x20000
.set ISR_Co_Op_10ms__INTC_NUMBER, 17
.set ISR_Co_Op_10ms__INTC_PRIOR_NUM, 7
.set ISR_Co_Op_10ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set ISR_Co_Op_10ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Co_Op_10ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_Pre_Emp_1ms */
.set ISR_Pre_Emp_1ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Pre_Emp_1ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Pre_Emp_1ms__INTC_MASK, 0x40000
.set ISR_Pre_Emp_1ms__INTC_NUMBER, 18
.set ISR_Pre_Emp_1ms__INTC_PRIOR_NUM, 7
.set ISR_Pre_Emp_1ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set ISR_Pre_Emp_1ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Pre_Emp_1ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TMR_Os_Tmr_Co_Op_TimerHW */
.set TMR_Os_Tmr_Co_Op_TimerHW__CAP0, CYREG_TMR0_CAP0
.set TMR_Os_Tmr_Co_Op_TimerHW__CAP1, CYREG_TMR0_CAP1
.set TMR_Os_Tmr_Co_Op_TimerHW__CFG0, CYREG_TMR0_CFG0
.set TMR_Os_Tmr_Co_Op_TimerHW__CFG1, CYREG_TMR0_CFG1
.set TMR_Os_Tmr_Co_Op_TimerHW__CFG2, CYREG_TMR0_CFG2
.set TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set TMR_Os_Tmr_Co_Op_TimerHW__PER0, CYREG_TMR0_PER0
.set TMR_Os_Tmr_Co_Op_TimerHW__PER1, CYREG_TMR0_PER1
.set TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_MSK, 0x01
.set TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_MSK, 0x01
.set TMR_Os_Tmr_Co_Op_TimerHW__RT0, CYREG_TMR0_RT0
.set TMR_Os_Tmr_Co_Op_TimerHW__RT1, CYREG_TMR0_RT1
.set TMR_Os_Tmr_Co_Op_TimerHW__SR0, CYREG_TMR0_SR0

/* TMR_Os_Tmr_Pre_Emp_TimerHW */
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CAP0, CYREG_TMR1_CAP0
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CAP1, CYREG_TMR1_CAP1
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CFG0, CYREG_TMR1_CFG0
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CFG1, CYREG_TMR1_CFG1
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CFG2, CYREG_TMR1_CFG2
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PER0, CYREG_TMR1_PER0
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PER1, CYREG_TMR1_PER1
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_MSK, 0x02
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_MSK, 0x02
.set TMR_Os_Tmr_Pre_Emp_TimerHW__RT0, CYREG_TMR1_RT0
.set TMR_Os_Tmr_Pre_Emp_TimerHW__RT1, CYREG_TMR1_RT1
.set TMR_Os_Tmr_Pre_Emp_TimerHW__SR0, CYREG_TMR1_SR0

/* CLK_Co_Op_Timer_Clock */
.set CLK_Co_Op_Timer_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set CLK_Co_Op_Timer_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set CLK_Co_Op_Timer_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set CLK_Co_Op_Timer_Clock__CFG2_SRC_SEL_MASK, 0x07
.set CLK_Co_Op_Timer_Clock__INDEX, 0x04
.set CLK_Co_Op_Timer_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK_Co_Op_Timer_Clock__PM_ACT_MSK, 0x10
.set CLK_Co_Op_Timer_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK_Co_Op_Timer_Clock__PM_STBY_MSK, 0x10

/* CLK_pre_emp_timer_clock */
.set CLK_pre_emp_timer_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set CLK_pre_emp_timer_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set CLK_pre_emp_timer_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set CLK_pre_emp_timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set CLK_pre_emp_timer_clock__INDEX, 0x03
.set CLK_pre_emp_timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK_pre_emp_timer_clock__PM_ACT_MSK, 0x08
.set CLK_pre_emp_timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK_pre_emp_timer_clock__PM_STBY_MSK, 0x08

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00068003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
