<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="prototype00.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prototype00.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="prototype00.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="prototype00.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="prototype00.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="prototype00.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="prototype00.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prototype00.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="prototype00.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="prototype00.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="prototype00.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="prototype00.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="prototype00.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="prototype00.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prototype00.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="prototype00.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="prototype00.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="prototype00.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="prototype00.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="prototype00.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="prototype00.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prototype00.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="prototype00.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="prototype00.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prototype00_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="prototype00_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prototype00_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prototype00_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prototype00_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prototype00_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="prototype00_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prototype00_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prototype00_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="prototype00_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="prototype00_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prototype00_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prototype00_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="prototype00_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prototype00_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prototype00_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prototype00_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="prototype00_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prototype00_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541969940" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541969940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542277624" xil_pn:in_ck="8211249711285168449" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542277624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="prototype00.vhd"/>
      <outfile xil_pn:name="prototype00_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542277218" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8109808578962399585" xil_pn:start_ts="1542277218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542277218" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1150396246278936543" xil_pn:start_ts="1542277218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541969940" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1590787091854917256" xil_pn:start_ts="1541969940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542277624" xil_pn:in_ck="8211249711285168449" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542277624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="prototype00.vhd"/>
      <outfile xil_pn:name="prototype00_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542277630" xil_pn:in_ck="8211249711285168449" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9132908161432541598" xil_pn:start_ts="1542277624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="prototype00_tb_beh.prj"/>
      <outfile xil_pn:name="prototype00_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542277631" xil_pn:in_ck="5198448840610359167" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3951626383584307633" xil_pn:start_ts="1542277630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="prototype00_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1541975607" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1541975607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541975607" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7760935889053163575" xil_pn:start_ts="1541975607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541975607" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1590787091854917256" xil_pn:start_ts="1541975607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541975607" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1541975607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541975607" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9220693754947405433" xil_pn:start_ts="1541975607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541976106" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1541976106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541976106" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3853483409908756270" xil_pn:start_ts="1541976106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542278383" xil_pn:in_ck="7868828967533375174" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1727210663666209375" xil_pn:start_ts="1542278357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="prototype00.lso"/>
      <outfile xil_pn:name="prototype00.ngc"/>
      <outfile xil_pn:name="prototype00.ngr"/>
      <outfile xil_pn:name="prototype00.prj"/>
      <outfile xil_pn:name="prototype00.stx"/>
      <outfile xil_pn:name="prototype00.syr"/>
      <outfile xil_pn:name="prototype00.xst"/>
      <outfile xil_pn:name="prototype00_tb_beh.prj"/>
      <outfile xil_pn:name="prototype00_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1542278383" xil_pn:in_ck="7868828967533373922" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5858016357378584718" xil_pn:start_ts="1542278383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542278398" xil_pn:in_ck="4976196447096818430" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2458050801924143437" xil_pn:start_ts="1542278383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="prototype00.bld"/>
      <outfile xil_pn:name="prototype00.ngd"/>
      <outfile xil_pn:name="prototype00_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542278424" xil_pn:in_ck="-7996544243525390113" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1542278398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="prototype00.pcf"/>
      <outfile xil_pn:name="prototype00_map.map"/>
      <outfile xil_pn:name="prototype00_map.mrp"/>
      <outfile xil_pn:name="prototype00_map.ncd"/>
      <outfile xil_pn:name="prototype00_map.ngm"/>
      <outfile xil_pn:name="prototype00_map.xrpt"/>
      <outfile xil_pn:name="prototype00_summary.xml"/>
      <outfile xil_pn:name="prototype00_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1542278464" xil_pn:in_ck="-8065165204134896424" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1542278424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="prototype00.ncd"/>
      <outfile xil_pn:name="prototype00.pad"/>
      <outfile xil_pn:name="prototype00.par"/>
      <outfile xil_pn:name="prototype00.ptwx"/>
      <outfile xil_pn:name="prototype00.unroutes"/>
      <outfile xil_pn:name="prototype00.xpi"/>
      <outfile xil_pn:name="prototype00_pad.csv"/>
      <outfile xil_pn:name="prototype00_pad.txt"/>
      <outfile xil_pn:name="prototype00_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542278491" xil_pn:in_ck="7868828967533366297" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1542278464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prototype00.bgn"/>
      <outfile xil_pn:name="prototype00.bit"/>
      <outfile xil_pn:name="prototype00.drc"/>
      <outfile xil_pn:name="prototype00.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1542278464" xil_pn:in_ck="7304772137327388891" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1542278450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="prototype00.twr"/>
      <outfile xil_pn:name="prototype00.twx"/>
    </transform>
  </transforms>

</generated_project>
