Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 31 20:49:59 2019
| Host         : DESKTOP-B1D4GR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 129 register/latch pins with no clock driven by root clock pin: cd4/num_reg[1]/Q (HIGH)

 There are 16149 register/latch pins with no clock driven by root clock pin: cd600/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gbp/bird_pos_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_X_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe1_Y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_X_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpp/pipe2_Y_reg[8]/Q (HIGH)

 There are 182 register/latch pins with no clock driven by root clock pin: ql/current_FSM_state_reg[0]/Q (HIGH)

 There are 182 register/latch pins with no clock driven by root clock pin: ql/current_FSM_state_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[0]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[2]_rep/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[3]_rep__0/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[4]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ql/init_X_reg[5]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_action_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_action_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[3]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[4]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_X_reg[5]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[0]_rep/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[1]_rep/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[3]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[4]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: ql/prev_bird_state_Y_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[6]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[7]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[8]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33590 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.188        0.000                      0                  234        0.176        0.000                      0                  234        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.188        0.000                      0                  234        0.176        0.000                      0                  234        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.014ns (23.988%)  route 3.213ns (76.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.828     9.489    ex_1/count[21]_i_1_n_0
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[1]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y141        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.014ns (23.988%)  route 3.213ns (76.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.828     9.489    ex_1/count[21]_i_1_n_0
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[2]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y141        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.014ns (23.988%)  route 3.213ns (76.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.828     9.489    ex_1/count[21]_i_1_n_0
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[3]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y141        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.014ns (23.988%)  route 3.213ns (76.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.828     9.489    ex_1/count[21]_i_1_n_0
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y141        FDRE                                         r  ex_1/count_reg[4]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y141        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.014ns (24.815%)  route 3.072ns (75.185%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.687     9.348    ex_1/count[21]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[5]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y142        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.014ns (24.815%)  route 3.072ns (75.185%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.687     9.348    ex_1/count[21]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[6]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y142        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.014ns (24.815%)  route 3.072ns (75.185%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.687     9.348    ex_1/count[21]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[7]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y142        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.014ns (24.815%)  route 3.072ns (75.185%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.687     9.348    ex_1/count[21]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.614    14.955    ex_1/clk
    SLICE_X10Y142        FDRE                                         r  ex_1/count_reg[8]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y142        FDRE (Setup_fdre_C_R)       -0.524    14.677    ex_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.014ns (24.896%)  route 3.059ns (75.104%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.674     9.335    ex_1/count[21]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  ex_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.615    14.956    ex_1/clk
    SLICE_X10Y143        FDRE                                         r  ex_1/count_reg[10]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524    14.678    ex_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 ex_1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.014ns (24.896%)  route 3.059ns (75.104%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.741     5.262    ex_1/clk
    SLICE_X10Y146        FDRE                                         r  ex_1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.518     5.780 f  ex_1/count_reg[21]/Q
                         net (fo=2, routed)           0.954     6.735    ex_1/count_reg_n_0_[21]
    SLICE_X11Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.859 f  ex_1/count[0]_i_6/O
                         net (fo=1, routed)           0.402     7.261    ex_1/count[0]_i_6_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124     7.385 f  ex_1/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.790    ex_1/count[0]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  ex_1/count[0]_i_2/O
                         net (fo=3, routed)           0.624     8.537    ex_1/count[0]_i_2_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  ex_1/count[21]_i_1/O
                         net (fo=21, routed)          0.674     9.335    ex_1/count[21]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  ex_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.615    14.956    ex_1/clk
    SLICE_X10Y143        FDRE                                         r  ex_1/count_reg[11]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524    14.678    ex_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.676     1.560    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y147         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.094     1.794    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y147         LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X0Y147         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.951     2.079    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y147         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.506     1.573    
    SLICE_X0Y147         FDCE (Hold_fdce_C_D)         0.091     1.664    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.926%)  route 0.152ns (48.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.676     1.560    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y147         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.152     1.875    key_de/inst/inst/rx_data[3]
    SLICE_X4Y147         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/inst/inst/clk
    SLICE_X4Y147         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.482     1.595    
    SLICE_X4Y147         FDCE (Hold_fdce_C_D)         0.047     1.642    key_de/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.012%)  route 0.158ns (45.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.675     1.559    key_de/inst/inst/clk
    SLICE_X4Y147         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  key_de/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.158     1.858    key_de/key_in[2]
    SLICE_X5Y147         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  key_de/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    key_de/key0_in[2]
    SLICE_X5Y147         FDCE                                         r  key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/clk
    SLICE_X5Y147         FDCE                                         r  key_de/key_reg[2]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X5Y147         FDCE (Hold_fdce_C_D)         0.092     1.664    key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.062%)  route 0.186ns (49.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.676     1.560    key_de/inst/inst/clk
    SLICE_X3Y149         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.186     1.886    key_de/valid
    SLICE_X7Y148         LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.931    key_de/FSM_sequential_state[1]_i_1_n_0
    SLICE_X7Y148         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/clk
    SLICE_X7Y148         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.482     1.595    
    SLICE_X7Y148         FDCE (Hold_fdce_C_D)         0.092     1.687    key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.825%)  route 0.186ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.676     1.560    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y147         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.186     1.910    key_de/inst/inst/rx_data[0]
    SLICE_X4Y147         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/inst/inst/clk
    SLICE_X4Y147         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.482     1.595    
    SLICE_X4Y147         FDCE (Hold_fdce_C_D)         0.070     1.665    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.010%)  route 0.158ns (40.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.674     1.558    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y142         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDPE (Prop_fdpe_C_Q)         0.128     1.686 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.158     1.843    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X2Y143         LUT6 (Prop_lut6_I4_O)        0.099     1.942 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.942    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X2Y143         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.950     2.078    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y143         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y143         FDPE (Hold_fdpe_C_D)         0.121     1.696    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.674     1.558    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y142         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDPE (Prop_fdpe_C_Q)         0.128     1.686 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.112     1.798    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.099     1.897 r  key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y142         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.092     1.650    key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.246ns (69.371%)  route 0.109ns (30.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.647     1.531    key_de/clk
    SLICE_X8Y148         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.148     1.679 f  key_de/key_reg[8]/Q
                         net (fo=1, routed)           0.109     1.787    key_de/op/Q[0]
    SLICE_X9Y147         LUT5 (Prop_lut5_I2_O)        0.098     1.885 r  key_de/op/key_down[41]_i_1/O
                         net (fo=1, routed)           0.000     1.885    key_de/op_n_1
    SLICE_X9Y147         FDCE                                         r  key_de/key_down_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.922     2.050    key_de/clk
    SLICE_X9Y147         FDCE                                         r  key_de/key_down_reg[41]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X9Y147         FDCE (Hold_fdce_C_D)         0.091     1.638    key_de/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.468%)  route 0.165ns (46.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.675     1.559    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y146         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/Q
                         net (fo=8, routed)           0.165     1.865    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[1]
    SLICE_X1Y146         LUT5 (Prop_lut5_I2_O)        0.049     1.914 r  key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.914    key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2_n_0
    SLICE_X1Y146         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.950     2.078    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y146         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X1Y146         FDCE (Hold_fdce_C_D)         0.107     1.666    key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.673%)  route 0.113ns (33.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.674     1.558    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y142         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDPE (Prop_fdpe_C_Q)         0.128     1.686 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.113     1.799    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.099     1.898 r  key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.949     2.077    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y142         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.091     1.649    key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y148   key_de/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y148   key_de/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y148   key_de/been_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y148   key_de/been_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y148   key_de/been_ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y149   key_de/inst/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y149   key_de/inst/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y148   key_de/inst/inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   key_de/inst/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   key_de/inst/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y147   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y145   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y145   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y146   key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y146   key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y146   key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C



