// (c) Copyright 1995-2023 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:ip:versal_cips:3.1
// IP Revision: 0

(* X_CORE_INFO = "bd_70da,Vivado 2021.2" *)
(* CHECK_LICENSE_TYPE = "design_1_versal_cips_0_0,bd_70da,{}" *)
(* CORE_GENERATION_INFO = "design_1_versal_cips_0_0,bd_70da,{x_ipProduct=Vivado 2021.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=versal_cips,x_ipVersion=3.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,PS_PMC_CONFIG=CLOCK_MODE _REF CLK 33.33 MHz_ PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL5_\
REF_CTRL_FREQMHZ 400 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_NUM_FABRIC_RESETS 1 PS_PL_CONNECTIVITY_MODE Custom PS_USE_M_AXI_FPD 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_IRO_CLK 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 ,PS_PMC_CONFIG_INTERNAL=SMON_OT __THRESHOLD_LOWER 70_ _THRESHOLD_UPPER 125__ SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AV\
ERAGING_SAMPLES 0 SMON_USER_TEMP __THRESHOLD_LOWER 70_ _THRESHOLD_UPPER 125_ _USER_ALARM_TYPE hysteresis__ SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_VOLTAGE_AVERAGING_SAMPLES None SMON_ALARMS Set_Alarms_On SMON_INTERFACE_TO_USE None SMON_REFERENCE_SOURCE Internal SMON_MEAS0 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_103_ _SUPPLY_NUM 0__ SMON_MEAS1 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ \
_ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_104_ _SUPPLY_NUM 0__ SMON_MEAS2 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_105_ _SUPPLY_NUM 0__ SMON_MEAS3 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_106_ _SUPPLY_NUM 0__ SMON_MEAS4 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME\
 GTY_AVCCAUX_200_ _SUPPLY_NUM 0__ SMON_MEAS5 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_201_ _SUPPLY_NUM 0__ SMON_MEAS6 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_202_ _SUPPLY_NUM 0__ SMON_MEAS7 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_203_ _SUPPLY_NUM 0__ SMON\
_MEAS8 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_204_ _SUPPLY_NUM 0__ SMON_MEAS9 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_205_ _SUPPLY_NUM 0__ SMON_MEAS10 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCCAUX_206_ _SUPPLY_NUM 0__ SMON_MEAS11 __ALARM_ENABLE 0_ _ALARM_LOWE\
R 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_103_ _SUPPLY_NUM 0__ SMON_MEAS12 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_104_ _SUPPLY_NUM 0__ SMON_MEAS13 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_105_ _SUPPLY_NUM 0__ SMON_MEAS14 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _E\
NABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_106_ _SUPPLY_NUM 0__ SMON_MEAS15 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_200_ _SUPPLY_NUM 0__ SMON_MEAS16 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_201_ _SUPPLY_NUM 0__ SMON_MEAS17 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVC\
C_202_ _SUPPLY_NUM 0__ SMON_MEAS18 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_203_ _SUPPLY_NUM 0__ SMON_MEAS19 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_204_ _SUPPLY_NUM 0__ SMON_MEAS20 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_205_ _SUPPLY_NUM 0__ SMON_MEAS21 __ALARM_E\
NABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVCC_206_ _SUPPLY_NUM 0__ SMON_MEAS22 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_103_ _SUPPLY_NUM 0__ SMON_MEAS23 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_104_ _SUPPLY_NUM 0__ SMON_MEAS24 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.0\
0_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_105_ _SUPPLY_NUM 0__ SMON_MEAS25 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_106_ _SUPPLY_NUM 0__ SMON_MEAS26 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_200_ _SUPPLY_NUM 0__ SMON_MEAS27 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unip\
olar__ _NAME GTY_AVTT_201_ _SUPPLY_NUM 0__ SMON_MEAS28 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_202_ _SUPPLY_NUM 0__ SMON_MEAS29 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_203_ _SUPPLY_NUM 0__ SMON_MEAS30 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_204_ _SUPPLY_NUM 0__ S\
MON_MEAS31 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_205_ _SUPPLY_NUM 0__ SMON_MEAS32 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY_AVTT_206_ _SUPPLY_NUM 0__ SMON_MEAS33 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_ _SUPPLY_NUM 0__ SMON_MEAS34 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _A\
LARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_PMC_ _SUPPLY_NUM 0__ SMON_MEAS35 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_SMON_ _SUPPLY_NUM 0__ SMON_MEAS36 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCINT_ _SUPPLY_NUM 0__ SMON_MEAS37 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V\
 unipolar__ _NAME VCCO_306_ _SUPPLY_NUM 0__ SMON_MEAS38 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_406_ _SUPPLY_NUM 0__ SMON_MEAS39 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_500_ _SUPPLY_NUM 0__ SMON_MEAS40 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_501_ _SUPPLY_NUM 0__ SMON_MEAS41 \
__ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_502_ _SUPPLY_NUM 0__ SMON_MEAS42 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_503_ _SUPPLY_NUM 0__ SMON_MEAS43 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_700_ _SUPPLY_NUM 0__ SMON_MEAS44 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ \
_AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_701_ _SUPPLY_NUM 0__ SMON_MEAS45 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_702_ _SUPPLY_NUM 0__ SMON_MEAS46 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_703_ _SUPPLY_NUM 0__ SMON_MEAS47 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VC\
CO_704_ _SUPPLY_NUM 0__ SMON_MEAS48 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_705_ _SUPPLY_NUM 0__ SMON_MEAS49 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_706_ _SUPPLY_NUM 0__ SMON_MEAS50 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_707_ _SUPPLY_NUM 0__ SMON_MEAS51 __ALARM_ENABLE 0_ _A\
LARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_708_ _SUPPLY_NUM 0__ SMON_MEAS52 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_709_ _SUPPLY_NUM 0__ SMON_MEAS53 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_710_ _SUPPLY_NUM 0__ SMON_MEAS54 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENAB\
LE 0_ _MODE _2 V unipolar__ _NAME VCCO_711_ _SUPPLY_NUM 0__ SMON_MEAS55 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_BATT_ _SUPPLY_NUM 0__ SMON_MEAS56 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PMC_ _SUPPLY_NUM 0__ SMON_MEAS57 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSFP_ _SUPPLY_NUM 0\
__ SMON_MEAS58 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSLP_ _SUPPLY_NUM 0__ SMON_MEAS59 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_RAM_ _SUPPLY_NUM 0__ SMON_MEAS60 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_SOC_ _SUPPLY_NUM 0__ SMON_MEAS61 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM\
_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VP_VN_ _SUPPLY_NUM 0__ SMON_MEAS62 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS63 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS64 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVA\
UX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS65 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS66 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS67 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS68 __ALARM_ENABLE 0_ _ALA\
RM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS69 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS70 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS71 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _M\
ODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS72 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS73 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS74 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS75 \
__ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS76 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS77 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS78 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERA\
GE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS79 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS80 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS81 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPL\
Y_NUM 0__ SMON_MEAS82 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS83 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS84 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS85 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _AL\
ARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS86 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS87 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS88 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT\
_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS89 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS90 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS91 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS92 __ALARM_ENABLE 0_ \
_ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS93 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS94 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS95 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0\
_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS96 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS97 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS98 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEA\
S99 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS100 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS101 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS102 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_\
 _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS103 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS104 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS105 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_1\
03_ _SUPPLY_NUM 0__ SMON_MEAS106 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS107 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS108 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS109 __ALARM_ENABLE 0_ _ALARM_L\
OWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS110 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS111 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS112 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MO\
DE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS113 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS114 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS115 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS1\
16 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS117 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS118 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS119 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ \
_AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS120 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS121 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS122 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_10\
3_ _SUPPLY_NUM 0__ SMON_MEAS123 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS124 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS125 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS126 __ALARM_ENABLE 0_ _ALARM_LO\
WER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS127 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS128 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS129 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MOD\
E None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS130 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS131 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS132 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS13\
3 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS134 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS135 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS136 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _\
AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS137 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS138 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS139 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103\
_ _SUPPLY_NUM 0__ SMON_MEAS140 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS141 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS142 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS143 __ALARM_ENABLE 0_ _ALARM_LOW\
ER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS144 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS145 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS146 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE\
 None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS147 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS148 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS149 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS150\
 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS151 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS152 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS153 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _A\
VERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS154 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS155 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS156 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_\
 _SUPPLY_NUM 0__ SMON_MEAS157 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS158 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS159 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS160 __ALARM_ENABLE 0_ _ALARM_LOWE\
R 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS161 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS162 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS163 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS164 _\
_ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS165 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS166 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS167 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AV\
AUX_PKG_103__ SMON_MEAS168 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS169 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS170 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS171 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABL\
E 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS172 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS173 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS174 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS175 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER\
 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_VAUX_CH0 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH0_ _SUPPLY_NUM 0__ SMON_VAUX_CH1 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH1_ _SUPPLY_NUM 0__ SMON_VAUX_CH2 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0\
_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH2_ _SUPPLY_NUM 0__ SMON_VAUX_CH3 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH3_ _SUPPLY_NUM 0__ SMON_VAUX_CH4 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH4_ _SUPPLY_NUM 0__ SMON_VAUX_\
CH5 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH5_ _SUPPLY_NUM 0__ SMON_VAUX_CH6 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH6_ _SUPPLY_NUM 0__ SMON_VAUX_CH7 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V u\
nipolar__ _NAME VAUX_CH7_ _SUPPLY_NUM 0__ SMON_VAUX_CH8 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH8_ _SUPPLY_NUM 0__ SMON_VAUX_CH9 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH9_ _SUPPLY_NUM 0__ SMON_VAUX_CH10 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_\
 _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH10_ _SUPPLY_NUM 0__ SMON_VAUX_CH11 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH11_ _SUPPLY_NUM 0__ SMON_VAUX_CH12 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH12_ _SUPPLY_NUM 0__ SMON_VAUX_CH13 __ALARM_ENABLE 0_\
 _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH13_ _SUPPLY_NUM 0__ SMON_VAUX_CH14 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH14_ _SUPPLY_NUM 0__ SMON_VAUX_CH15 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 0_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME V\
AUX_CH15_ _SUPPLY_NUM 0__ SMON_MEASUREMENT_LIST BANK_VOLTAGE_GTY_AVTT-GTY_AVTT_103_GTY_AVTT_104_GTY_AVTT_105_GTY_AVTT_106_GTY_AVTT_200_GTY_AVTT_201_GTY_AVTT_202_GTY_AVTT_203_GTY_AVTT_204_GTY_AVTT_205_GTY_AVTT_206#VCC-GTY_AVCC_103_GTY_AVCC_104_GTY_AVCC_105_GTY_AVCC_106_GTY_AVCC_200_GTY_AVCC_201_GTY_AVCC_202_GTY_AVCC_203_GTY_AVCC_204_GTY_AVCC_205_GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103_GTY_AVCCAUX_104_GTY_AVCCAUX_105_GTY_AVCCAUX_106_GTY_AVCCAUX_200_GTY_AVCCAUX_201_GTY_AVCCAUX_202_GTY_AVCCAUX_203_GTY_A\
VCCAUX_204_GTY_AVCCAUX_205_GTY_AVCCAUX_206#VCCO-VCCO_306_VCCO_406_VCCO_500_VCCO_501_VCCO_502_VCCO_503_VCCO_700_VCCO_701_VCCO_702_VCCO_703_VCCO_704_VCCO_705_VCCO_706_VCCO_707_VCCO_708_VCCO_709_VCCO_710_VCCO_711|DEDICATED_PAD_VP-VP_VN|SUPPLY_VOLTAGE_VCC-VCC_BATT_VCC_PMC_VCC_PSFP_VCC_PSLP_VCC_RAM_VCC_SOC#VCCAUX-VCCAUX_VCCAUX_PMC_VCCAUX_SMON#VCCINT-VCCINT SMON_MEASUREMENT_COUNT 62 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_INT_MEASUREMENT_TH_HIGH 0 S\
MON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 PS_I2CSYSMON_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 23 .. 24___ PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PS_SMON_PL_PORTS_ENABLE 0 SMON_TEMP_THRESHOLD 0 SMON_VAUX_IO_BANK MIO_BANK0 PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ \
300 PMC_QSPI_FBCLK __ENABLE 1_ _IO _PMC_MIO 6___ PMC_QSPI_COHERENCY 0 PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_REF_CLK_FREQMHZ 33.333 PMC_OSPI_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 11__ _MODE Single__ PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_OSPI_COHERENCY 0 PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_SD0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 13 .\
. 25___ PMC_SD0_SLOT_TYPE _SD 2.0_ PMC_SD0_COHERENCY 0 PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_SPEED_MODE _default speed_ PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_SD1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 11___ PMC_SD1_SLOT_TYPE _SD 2.0_ PMC_SD1_COHERENCY 0 PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_SPEED_MODE _default speed_ PMC_CRP_SD\
IO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_SMAP_PERIPHERAL __ENABLE 0_ _IO _32 Bit___ BOOT_SECONDARY_PCIE_ENABLE 0 USE_UART0_IN_DEVICE_BOOT 0 PMC_MIO0 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO1 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Una\
ssigned__ PMC_MIO2 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO3 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO4 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO5 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ \
_PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO6 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Unassigned__ PMC_MIO7 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO8 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO9 __AUX_IO 0_ _DIRECTI\
ON in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO10 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO11 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO12 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow\
_ _USAGE Unassigned__ PMC_MIO13 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPU\
T_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO20 __\
AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO21 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCH\
MITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO26 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO27 __AUX_IO 0_ _DIRECTION in_ _DRIVE_ST\
RENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO28 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO29 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO30 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassig\
ned__ PMC_MIO31 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO32 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO33 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO34 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ \
_PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO35 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO36 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO37 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO38 __AUX_IO 0_ _DIREC\
TION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO39 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO40 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO41 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW sl\
ow_ _USAGE Unassigned__ PMC_MIO42 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO43 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO44 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO45 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUT\
PUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO46 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO47 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO48 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO49 \
__AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO50 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO51 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO0 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCH\
MITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO1 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO2 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO3 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO4 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8\
mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO5 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO6 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO7 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO8 \
__AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO9 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO10 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO11 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMI\
TT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO12 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO13 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH\
 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_\
MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO20 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO21 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_\
 _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_SD0 __CD_ENABLE 0_ _CD_IO _PMC_MIO 24__ \
_POW_ENABLE 0_ _POW_IO _PMC_MIO 17__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 17__ _WP_ENABLE 0_ _WP_IO _PMC_MIO 25___ PMC_SD1 __CD_ENABLE 0_ _CD_IO _PMC_MIO 2__ _POW_ENABLE 0_ _POW_IO _PMC_MIO 12__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 12__ _WP_ENABLE 0_ _WP_IO _PMC_MIO 1___ PS_USB3_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 13 .. 25___ PMC_I2CPMC_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 2 .. 3___ PS_SPI0 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PMC_MIO 15__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PMC_MIO 14__ _GRP_SS2_ENABLE 0_\
 _GRP_SS2_IO _PMC_MIO 13__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PMC_MIO 12 .. 17___ PS_SPI1 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PS_MIO 9__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PS_MIO 8__ _GRP_SS2_ENABLE 0_ _GRP_SS2_IO _PS_MIO 7__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PS_MIO 6 .. 11___ PMC_EXTERNAL_TAMPER __ENABLE 0_ _IO NONE__ PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_T\
AMPER_GLITCHDETECT_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_TRIGGER_REGISTER 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM 0 PMC_TAMPER_TRIGGER_RESPONSE _SYS INTERRUPT_ PMC_EXTERNAL_TAMPER_1 __ENABLE 0_ _IO None__ PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 \
0 PMC_TAMPER_GLITCHDETECT_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_TRIGGER_REGISTER_1 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_1 0 PMC_TAMPER_TRIGGER_RESPONSE_1 _SYS INTERRUPT_ PMC_EXTERNAL_TAMPER_2 __ENABLE 0_ _IO None__ PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_\
GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_TRIGGER_REGISTER_2 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_2 0 PMC_TAMPER_TRIGGER_RESPONSE_2 _SYS INTERRUPT_ PMC_EXTERNAL_TAMPER_3 __ENABLE 0_ _IO None__ PMC_TAMPER_GLITCHDE\
TECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_TRIGGER_REGISTER_3 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_3 0 PMC_TAMPER_TRIGGER_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMP\
ER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_32_63_ENABLE 0 PMC_TAMPER_SUP_32_63_ERASE_BBRAM 0 PMC_TAMPER_SUP_32_63_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_64_95_ENABLE 0 PMC_TAMPER_SUP_64_95_ERASE_BBRAM 0 PMC_TAMPER_SUP_64_95_ERASE_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_64_95_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_96_127_ENABLE 0 PMC_TAMPER_SUP_96_127_ERASE_BBRAM 0 PMC_TAMPER_SUP_96_127_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_128_151_ENABLE 0 PMC_TAMPE\
R_SUP_128_151_ERASE_BBRAM 0 PMC_TAMPER_SUP_128_151_RESPONSE _SYS INTERRUPT_ PS_LPD_DMA_CHANNEL_ENABLE __CH0 0_ _CH1 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ _CH6 0_ _CH7 0__ PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NUM_FABRIC_RESETS 1 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_US\
E_S_AXI_LPD 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_MASTER PSM PS_USE_APU_INTERRU\
PT 0 PS_USE_FTM_GPI 0 PS_IRQ_USAGE __CH0 0_ _CH1 0_ _CH10 0_ _CH11 0_ _CH12 0_ _CH13 0_ _CH14 0_ _CH15 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ _CH6 0_ _CH7 0_ _CH8 0_ _CH9 0__ PS_USE_APU_EVENT_BUS 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PMC_NOC_AXI3 0 PS_USE_NOC_FPD\
_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_NOC_LPD_AXI0 0 AURORA_LINE_RATE_GPBS 12.5 DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_HSDP0_R\
EFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_TRACE_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 30 .. 47___ PS_TRACE_WIDTH 2Bit PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_STM 0 PS_USE_TRACE_ATB 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 399.996002 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CR\
P_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.332001 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC\
_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPL\
L_CTRL_FBDIV 115 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PM\
C_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PM\
C_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PSPMC_MANUAL_CLK_ENABLE 0 PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1399.985962 PS_CRF_ACPU_CTRL_D\
IVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMH\
Z 149.998505 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.991760 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.991760 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_\
DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TST\
MP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 4 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 4 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 2 PS_CRL_GEM_TSU_REF_CTRL\
_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 239.997604 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 5 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL PPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FRE\
QMHZ 149.998505 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL \
REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT\
_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL\
_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_TTC0_REF_CTRL_ACT_FREQMHZ 100 PS_TTC0_REF_CTRL_FREQMHZ 100 PS_TTC1_REF_CTRL_ACT_FREQMHZ 100 PS_TTC1_REF_CTRL_FREQMHZ 100 PS_TTC2_REF_CTRL_ACT_FREQMHZ 100 PS_TTC2_REF_CTRL_FREQMHZ 100 PS_TTC3_REF_CTRL_ACT_FREQMHZ 100 PS_TTC3_REF_CTRL_FREQMHZ 100 PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STA\
NDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 958.323730 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_GPIO0_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 25___ PMC_GPIO1_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 51___ PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS ##################\
########################################################### PMC_MIO_TREE_SIGNALS ############################################################################# PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_USE_CFU_SEU 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PS_LPD_DMA_CH_TZ __CH0 NonSecure_ _CH1 NonSecure_ _CH2 NonSecure_ _CH3 NonSecure_ _CH4 NonSecure_ _CH5 NonSecure_ _CH6 NonSecure_ _CH7 NonSecure__ PS_LPD_DMA_ENABLE 0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 \
PS_CAN0_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_CAN0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 8 .. 9___ PS_CAN1_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_CAN1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 16 .. 17___ PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 37___ PS_ENET1_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 38 .. 49__\
_ PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEM_TSU __ENABLE 0_ _IO _PS_MIO 24___ PS_GPIO2_MIO_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 25___ PMC_GPO_WIDTH 32 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPI_ENABLE 0 PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP_SAME\
_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_I2C1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 P\
S_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET __ENABLE 0__ PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARI\
TY _Active Low_ PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY _Active Low_ PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_AC\
P_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TRISTATE_INVERTED 1 PS_TTC0_CLK __ENABLE 0_ _IO _PS_MIO 6___ PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_WAVEOUT __ENABLE 0_ _IO _PS_MIO 7___ PS_TTC1_CLK __ENABLE 0_ _IO _PS_MIO 12___ PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_WAVEOUT __ENABLE 0_ _IO _PS_MIO 13___ PS_TTC2_CLK __ENABLE 0_ _IO _PS_MIO 2___ PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_WAVEOUT __ENABLE 0_ _IO _PS_MIO 3___ PS_TTC3_CLK __ENABLE 0_ _IO _PS_MIO 16___ PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_WAVEOUT __\
ENABLE 0_ _IO _PS_MIO 17___ PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_UART0_RTS_CTS __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 4 .. 5___ PS_UART1_RTS_CTS __ENABLE 0_ _IO _PMC_MIO 6 .. 7___ PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_\
AXI_LPD 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 1 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FR\
EQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_WWDT0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 5___ PS_WWDT1_CLK __ENABLE 0_ _IO _PMC_MIO 6___ PS_WWDT1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 6 .. 11___ SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 PL_SEM_GPIO_ENABLE 0 SEM_ERROR_HANDLE_OPTIONS _Detect & Correct_ SEM_EVENT_LOG_OPTIONS _Log & Notify_ SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER 0 SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0\
 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER 0 SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 0 SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 preset None SUBPRESET1 Custom PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_CORE_SUBSYSTEM_LOAD 10 PS_R5_LOAD 90 PS_LPD_INTERCONNECT_LOAD 90 PS_FPD_INTERCONNECT_LOAD 90 PS_A72_LOAD 90 PS_R5_ACTIVE_BLOCKS 2 PS_TCM_ACTIVE\
_BLOCKS 2 PS_OCM_ACTIVE_BLOCKS 1 PS_A72_ACTIVE_BLOCKS 2 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_FIXED_IO 0 PS_BOARD_INTERFACE Custom DESIGN_MODE 1 BOOT_MODE Custom CLOCK_MODE _REF CLK 33.33 MHz_ DDR_MEMORY_MODE Custom DEBUG_MODE Custom IO_CONFIG_MODE Custom PS_PL_CONNECTIVITY_MODE Custom DEVICE_INTEGRITY_MODE Custom PS_UNITS_MODE Custom COHERENCY_MODE Custom PERFORMANCE_MODE Custom POWER_REPORTING_MODE Custom PCIE_APERTURES_SINGLE_ENABLE 0 PCIE_APERTURES_DUAL_ENA\
BLE 0 PMC_WDT_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0___ PMC_WDT_PERIOD 100 PS_PL_PASS_AXPROT_VALUE 0 CPM_PCIE0_TANDEM None PS_TIE_MJTAG_TCK_TO_GND 1 PS_USE_MJTAG_TCK_TIE_OFF 0 OT_EAM_RESP SRST JTAG_USERCODE 0x0 ,PS_PMC_CONFIG_APPLIED=1,CPM_CONFIG=CPM_PCIE0_MODES None ,CPM_CONFIG_INTERNAL=PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_PCIE_RESET_ENABLE 0 PS_HSDP_REFCLK_LOC Auto PS_HSDP_MODE NONE PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_EGRESS_TRAFFIC JTAG AURORA_LINE_RATE_GPBS 10.0 GT_REFC\
LK_MHZ 156.25 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 CPM_DESIGN_USE_MODE 0 CPM_USE_MODES None BOOT_SECONDARY_PCIE_ENABLE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_CLRERR_LANE_MARGIN 0 CPM_SHARE_GTREFCLK 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_PERIPHERAL_EN 0 CPM_CDO_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_ME\
MBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_DMA_IS_MM_ONLY 0 CPM_CCIX_IS_MM_ONLY 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CP\
M_CORE_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_BRI\
DGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_CCIX_RP_EN 0 CPM_CCIX_SELECT_AGENT None CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL\
_INTERNAL 0 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVR\
D_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CC\
IX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_M\
EMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_AT\
TRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_XPIPE_0_MODE 0 CPM_XPIPE_1_MODE 0 CPM_XPIPE_2_MODE 0 CPM_XPIPE_3_MODE 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_RSVD 0 CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_\
XPIPE_2_CLK_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_0_INSTANTIATED 0 CPM_X\
PIPE_1_INSTANTIATED 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE0_MODES None CPM_PCIE1_MODES None CPM_PCIE0_TANDEM None CPM_PCIE1_TANDEM None CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE0_EN_PARITY 0 CPM_PCIE1_EN_PARITY 0 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_P\
CIE1_AXIBAR_NUM 1 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_MO\
DE_SELECTION Basic CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_TYPE1_MEMBA\
SE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_C\
ORE_EDR_CLK_FREQ 625 CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCI\
E1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELA\
Y 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_\
CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE0_PF1_CLASS_CODE 0x000 CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF3_CLASS_C\
ODE 0x000 CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_\
VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB\
_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_ME\
NU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_C\
AP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE0_PF3_VEN\
D_ID 10EE CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCI\
E0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE C\
PM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CAPAB\
ILITY_POINTER 80 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC0_CAPAB\
ILITY_POINTER 80 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE0_PASID_IF 0 CP\
M_PCIE1_PASID_IF 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENA\
BLED 1 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_\
ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XD\
MA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_P\
F1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 C\
PM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA\
_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0\
_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CP\
M_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_\
ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF0\
_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 C\
PM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4\
_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PC\
IE1_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCI\
E1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILI\
TE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0\
_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM\
_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_AXC\
ACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXC\
ACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0\
_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BA\
R2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_P\
CIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE \
0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFET\
CHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR\
0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRI\
OV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QD\
MA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_\
PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE \
0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_P\
REFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CP\
M_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF\
1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_PRE\
FETCHABLE 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_\
PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PC\
IE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE \
4 CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_\
SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_SIZE\
 4 CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 C\
PM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_\
QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCI\
E0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF\
2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SR\
IOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_\
BAR2_SIZE 4 CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR4_SIZE \
4 CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE\
0_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_EXPANSION_RO\
M_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_AXILITE_MASTER\
_SIZE 128 CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Mem\
ory CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_\
SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_\
XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CP\
M_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI\
_Bridge_Master CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_B\
AR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memor\
y CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_TYP\
E Memory CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_B\
AR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_\
SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCI\
E1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_TYPE Memory \
CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64\
BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_\
BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CP\
M_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDM\
A_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CP\
M_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_\
64BIT 0 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE0_PF\
1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_P\
CIE1_PF1_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_64BIT \
0 CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4\
_64BIT 0 CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE1_P\
F2_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS\
_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_S\
CALE Kilobytes CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobyte\
s CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4\
_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobyte\
s CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4\
_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CP\
M_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kiloby\
tes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SCALE Kilobytes\
 CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SCALE Kiloby\
tes CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes\
 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_\
SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SCAL\
E Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SCALE Kilobyt\
es CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SCALE Kilo\
bytes CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS\
_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CP\
M_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilo\
bytes CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x000000\
0000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000\
000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x000000000\
0000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIO\
V_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRI\
OV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1\
_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x00000000000\
00000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 \
0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4\
 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PC\
IEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x00000000000000\
00 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXI\
L_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x000\
0000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SRIOV_VF_DEVICE_\
ID C33F CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_\
PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED\
 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_TOTA\
L_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCI\
E1_PF0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_CAP_TAB\
LE_SIZE 007 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_CAP_TA\
BLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2\
_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MS\
IX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_\
CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_\
VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CA\
P_PBA_BIR BAR_0 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_MSI_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF\
2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_CAP_\
VER 1 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_\
PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE\
0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ARI_CAP_NEXT_F\
UNC 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_AER_CA\
P_ENABLED 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_DS\
N_CAP_ENABLE 0 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_ACS_CAP_ON 0 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE1\
_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0\
_PRI_CAP_ON 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG\
0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_\
IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_\
RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTE\
N_IF_WIDTH 64 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRAD\
DLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_\
DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_XDMA_TL_PF_VISIBLE 1 CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_WNU\
M_RIDS 2 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE1_PFx_MSI_ENABLED 4 ,XRAM_CONFIG=XRAM_USE_S_AXI_XRAM0 0,XRAM_CONFIG_INTERNAL=XRAM_USE_S_AXI_XRAM0 0,PS_BOARD_INTERFACE=Custom,DESIGN_MODE=1,BOOT_MODE=Custom,CLOCK_MODE=REF CLK 33.33 MHz,DDR_MEMORY_MODE=Custom,DDR_MEMORY_MODE_1=Custom,DEBUG_MODE=Custom,IO_CONFIG_MODE=Custom,PS_PL_CONNECTIVITY_MODE=Custom,DEVICE_INTEGRITY_MODE=Custom,preset=None,Component_Name=design_1_vers\
al_cips_0_0}" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
(* DONT_TOUCH = "true" *)
module design_1_versal_cips_0_0 (
  pl0_ref_clk,
  pmc_iro_clk,
  pl0_resetn,
  m_axi_fpd_aclk,
  M_AXI_FPD_awid,
  M_AXI_FPD_awaddr,
  M_AXI_FPD_awlen,
  M_AXI_FPD_awsize,
  M_AXI_FPD_awburst,
  M_AXI_FPD_awlock,
  M_AXI_FPD_awcache,
  M_AXI_FPD_awprot,
  M_AXI_FPD_awvalid,
  M_AXI_FPD_awuser,
  M_AXI_FPD_awready,
  M_AXI_FPD_wlast,
  M_AXI_FPD_wvalid,
  M_AXI_FPD_wready,
  M_AXI_FPD_bid,
  M_AXI_FPD_bresp,
  M_AXI_FPD_bvalid,
  M_AXI_FPD_bready,
  M_AXI_FPD_arid,
  M_AXI_FPD_araddr,
  M_AXI_FPD_arlen,
  M_AXI_FPD_arsize,
  M_AXI_FPD_arburst,
  M_AXI_FPD_arlock,
  M_AXI_FPD_arcache,
  M_AXI_FPD_arprot,
  M_AXI_FPD_arvalid,
  M_AXI_FPD_aruser,
  M_AXI_FPD_arready,
  M_AXI_FPD_rid,
  M_AXI_FPD_rresp,
  M_AXI_FPD_rlast,
  M_AXI_FPD_rvalid,
  M_AXI_FPD_rready,
  M_AXI_FPD_awqos,
  M_AXI_FPD_arqos,
  M_AXI_FPD_wdata,
  M_AXI_FPD_wstrb,
  M_AXI_FPD_rdata
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.pl0_ref_clk, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_70da_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.pl0_ref_clk CLK" *)
output wire pl0_ref_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.pmc_iro_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_70da_pspmc_0_0_pmc_iro_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.pmc_iro_clk CLK" *)
output wire pmc_iro_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.pl0_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.pl0_resetn RST" *)
output wire pl0_resetn;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.m_axi_fpd_aclk, FREQ_HZ 299996999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wizard_0_0_clk_out1, ASSOCIATED_BUSIF M_AXI_FPD, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.m_axi_fpd_aclk CLK" *)
input wire m_axi_fpd_aclk;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWID" *)
output wire [15 : 0] M_AXI_FPD_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWADDR" *)
output wire [43 : 0] M_AXI_FPD_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWLEN" *)
output wire [7 : 0] M_AXI_FPD_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWSIZE" *)
output wire [2 : 0] M_AXI_FPD_awsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWBURST" *)
output wire [1 : 0] M_AXI_FPD_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWLOCK" *)
output wire M_AXI_FPD_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWCACHE" *)
output wire [3 : 0] M_AXI_FPD_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWPROT" *)
output wire [2 : 0] M_AXI_FPD_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWVALID" *)
output wire M_AXI_FPD_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWUSER" *)
output wire [15 : 0] M_AXI_FPD_awuser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWREADY" *)
input wire M_AXI_FPD_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WLAST" *)
output wire M_AXI_FPD_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WVALID" *)
output wire M_AXI_FPD_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WREADY" *)
input wire M_AXI_FPD_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BID" *)
input wire [15 : 0] M_AXI_FPD_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BRESP" *)
input wire [1 : 0] M_AXI_FPD_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BVALID" *)
input wire M_AXI_FPD_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BREADY" *)
output wire M_AXI_FPD_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARID" *)
output wire [15 : 0] M_AXI_FPD_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARADDR" *)
output wire [43 : 0] M_AXI_FPD_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARLEN" *)
output wire [7 : 0] M_AXI_FPD_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARSIZE" *)
output wire [2 : 0] M_AXI_FPD_arsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARBURST" *)
output wire [1 : 0] M_AXI_FPD_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARLOCK" *)
output wire M_AXI_FPD_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARCACHE" *)
output wire [3 : 0] M_AXI_FPD_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARPROT" *)
output wire [2 : 0] M_AXI_FPD_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARVALID" *)
output wire M_AXI_FPD_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARUSER" *)
output wire [15 : 0] M_AXI_FPD_aruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARREADY" *)
input wire M_AXI_FPD_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RID" *)
input wire [15 : 0] M_AXI_FPD_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RRESP" *)
input wire [1 : 0] M_AXI_FPD_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RLAST" *)
input wire M_AXI_FPD_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RVALID" *)
input wire M_AXI_FPD_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RREADY" *)
output wire M_AXI_FPD_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWQOS" *)
output wire [3 : 0] M_AXI_FPD_awqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARQOS" *)
output wire [3 : 0] M_AXI_FPD_arqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WDATA" *)
output wire [127 : 0] M_AXI_FPD_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WSTRB" *)
output wire [15 : 0] M_AXI_FPD_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_FPD, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 299996999, ID_WIDTH 16, ADDR_WIDTH 44, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_clk_wizard_0_0_clk_out1, NUM_READ_THREADS 1, \
NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, CATEGORY pl, MY_CATEGORY ps" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RDATA" *)
input wire [127 : 0] M_AXI_FPD_rdata;

  bd_70da inst (
    .pl0_ref_clk(pl0_ref_clk),
    .pmc_iro_clk(pmc_iro_clk),
    .pl0_resetn(pl0_resetn),
    .m_axi_fpd_aclk(m_axi_fpd_aclk),
    .M_AXI_FPD_awid(M_AXI_FPD_awid),
    .M_AXI_FPD_awaddr(M_AXI_FPD_awaddr),
    .M_AXI_FPD_awlen(M_AXI_FPD_awlen),
    .M_AXI_FPD_awsize(M_AXI_FPD_awsize),
    .M_AXI_FPD_awburst(M_AXI_FPD_awburst),
    .M_AXI_FPD_awlock(M_AXI_FPD_awlock),
    .M_AXI_FPD_awcache(M_AXI_FPD_awcache),
    .M_AXI_FPD_awprot(M_AXI_FPD_awprot),
    .M_AXI_FPD_awvalid(M_AXI_FPD_awvalid),
    .M_AXI_FPD_awuser(M_AXI_FPD_awuser),
    .M_AXI_FPD_awready(M_AXI_FPD_awready),
    .M_AXI_FPD_wlast(M_AXI_FPD_wlast),
    .M_AXI_FPD_wvalid(M_AXI_FPD_wvalid),
    .M_AXI_FPD_wready(M_AXI_FPD_wready),
    .M_AXI_FPD_bid(M_AXI_FPD_bid),
    .M_AXI_FPD_bresp(M_AXI_FPD_bresp),
    .M_AXI_FPD_bvalid(M_AXI_FPD_bvalid),
    .M_AXI_FPD_bready(M_AXI_FPD_bready),
    .M_AXI_FPD_arid(M_AXI_FPD_arid),
    .M_AXI_FPD_araddr(M_AXI_FPD_araddr),
    .M_AXI_FPD_arlen(M_AXI_FPD_arlen),
    .M_AXI_FPD_arsize(M_AXI_FPD_arsize),
    .M_AXI_FPD_arburst(M_AXI_FPD_arburst),
    .M_AXI_FPD_arlock(M_AXI_FPD_arlock),
    .M_AXI_FPD_arcache(M_AXI_FPD_arcache),
    .M_AXI_FPD_arprot(M_AXI_FPD_arprot),
    .M_AXI_FPD_arvalid(M_AXI_FPD_arvalid),
    .M_AXI_FPD_aruser(M_AXI_FPD_aruser),
    .M_AXI_FPD_arready(M_AXI_FPD_arready),
    .M_AXI_FPD_rid(M_AXI_FPD_rid),
    .M_AXI_FPD_rresp(M_AXI_FPD_rresp),
    .M_AXI_FPD_rlast(M_AXI_FPD_rlast),
    .M_AXI_FPD_rvalid(M_AXI_FPD_rvalid),
    .M_AXI_FPD_rready(M_AXI_FPD_rready),
    .M_AXI_FPD_awqos(M_AXI_FPD_awqos),
    .M_AXI_FPD_arqos(M_AXI_FPD_arqos),
    .M_AXI_FPD_wdata(M_AXI_FPD_wdata),
    .M_AXI_FPD_wstrb(M_AXI_FPD_wstrb),
    .M_AXI_FPD_rdata(M_AXI_FPD_rdata)
  );
endmodule
