Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 10:43:10 2025
| Host         : DESKTOP-5PFD2IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file micro_timing_summary_routed.rpt -pb micro_timing_summary_routed.pb -rpx micro_timing_summary_routed.rpx -warn_on_violation
| Design       : micro
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6936)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2400)
---------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk_external (HIGH)

 There are 2356 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6936)
---------------------------------------------------
 There are 6936 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6963          inf        0.000                      0                 6963           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6963 Endpoints
Min Delay          6963 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.638ns  (logic 9.033ns (38.213%)  route 14.605ns (61.787%))
  Logic Levels:           34  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.030    19.450    alu_inst/data3[1]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.782 r  alu_inst/i___211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    19.782    alu_inst/i___211_carry__0_i_4_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.332 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.603 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.569    21.172    alu_inst/data3[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.373    21.545 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.664    22.209    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.333 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.398    22.731    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.855 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.855    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X59Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    23.067 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.572    23.638    alu_inst_n_7
    SLICE_X59Y17         FDRE                                         r  mem_in_b_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.449ns  (logic 9.033ns (38.522%)  route 14.416ns (61.478%))
  Logic Levels:           34  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.030    19.450    alu_inst/data3[1]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.782 r  alu_inst/i___211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    19.782    alu_inst/i___211_carry__0_i_4_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.332 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.603 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.569    21.172    alu_inst/data3[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.373    21.545 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.664    22.209    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.333 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.398    22.731    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.855 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.855    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X59Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    23.067 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.382    23.449    alu_inst_n_7
    SLICE_X59Y17         FDRE                                         r  mem_in_b_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.067ns  (logic 9.033ns (39.161%)  route 14.034ns (60.839%))
  Logic Levels:           34  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.030    19.450    alu_inst/data3[1]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.782 r  alu_inst/i___211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    19.782    alu_inst/i___211_carry__0_i_4_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.332 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.603 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.569    21.172    alu_inst/data3[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.373    21.545 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.664    22.209    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.333 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.398    22.731    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.855 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.855    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X59Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    23.067 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.000    23.067    alu_inst_n_7
    SLICE_X59Y17         FDRE                                         r  mem_in_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.167ns  (logic 7.715ns (34.804%)  route 14.452ns (65.196%))
  Logic Levels:           30  (CARRY4=18 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.181    19.601    alu_inst/data3[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.332    19.933 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           1.180    21.113    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    21.237 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    21.237    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    21.449 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.718    22.167    alu_inst_n_6
    SLICE_X52Y17         FDRE                                         r  mem_in_b_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.978ns  (logic 7.715ns (35.103%)  route 14.263ns (64.897%))
  Logic Levels:           30  (CARRY4=18 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.181    19.601    alu_inst/data3[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.332    19.933 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           1.180    21.113    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    21.237 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    21.237    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    21.449 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.528    21.978    alu_inst_n_6
    SLICE_X52Y17         FDRE                                         r  mem_in_b_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.948ns  (logic 7.715ns (35.151%)  route 14.233ns (64.849%))
  Logic Levels:           30  (CARRY4=18 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.344    17.284    alu_inst/data3[2]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    17.613 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.613    alu_inst/i___211_carry_i_14_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.146 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.146    alu_inst/i___211_carry_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.263 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.263    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.420 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.181    19.601    alu_inst/data3[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.332    19.933 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           1.180    21.113    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    21.237 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    21.237    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    21.449 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.499    21.948    alu_inst_n_6
    SLICE_X55Y16         FDRE                                         r  mem_in_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.407ns  (logic 6.573ns (33.870%)  route 12.834ns (66.130%))
  Logic Levels:           26  (CARRY4=15 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.119    17.060    alu_inst/data3[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.389 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.530    17.919    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.043 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.043    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    18.252 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           1.155    19.407    alu_inst_n_5
    SLICE_X51Y18         FDRE                                         r  mem_in_b_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.235ns  (logic 6.573ns (34.172%)  route 12.662ns (65.828%))
  Logic Levels:           26  (CARRY4=15 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.119    17.060    alu_inst/data3[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.389 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.530    17.919    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.043 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.043    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    18.252 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           0.983    19.235    alu_inst_n_5
    SLICE_X54Y18         FDRE                                         r  mem_in_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.170ns  (logic 6.573ns (34.289%)  route 12.597ns (65.711%))
  Logic Levels:           26  (CARRY4=15 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  ex_in_c_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[0]/Q
                         net (fo=33, routed)          2.337     2.793    alu_inst/tmp0_inferred__3/i__carry_0[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.917 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.680     3.597    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.721 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.486     5.207    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.331 r  alu_inst/i___7_carry_i_2/O
                         net (fo=1, routed)           0.588     5.920    alu_inst/i___7_carry_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.305 r  alu_inst/tmp0_inferred__2/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    alu_inst/tmp0_inferred__2/i___7_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.419    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.690 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.349     8.039    alu_inst/data3[6]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373     8.412 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     8.412    alu_inst/i___211_carry_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.945 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.945    alu_inst/i___211_carry_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.062    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.358    10.577    alu_inst/data3[5]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    10.909 r  alu_inst/i___211_carry_i_43/O
                         net (fo=1, routed)           0.000    10.909    alu_inst/i___211_carry_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.285 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.285    alu_inst/i___211_carry_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.402 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.402    alu_inst/i___211_carry_i_27_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.559 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.214    12.773    alu_inst/data3[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.105 r  alu_inst/i___211_carry_i_36/O
                         net (fo=1, routed)           0.000    13.105    alu_inst/i___211_carry_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.503 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.503    alu_inst/i___211_carry_i_19_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.617    alu_inst/i___211_carry_i_16_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.774 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.016    14.790    alu_inst/data3[3]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329    15.119 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.119    alu_inst/i___211_carry_i_26_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.669 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.669    alu_inst/i___211_carry_i_11_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.783    alu_inst/i___211_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.940 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.119    17.060    alu_inst/data3[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.389 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.530    17.919    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.043 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.043    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    18.252 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           0.918    19.170    alu_inst_n_5
    SLICE_X51Y18         FDRE                                         r  mem_in_b_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            registers_inst/regs_reg[9][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.333ns  (logic 1.580ns (8.619%)  route 16.753ns (91.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.103     3.560    ram_inst/rst_IBUF
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.684 r  ram_inst/regs[0][7]_i_1/O
                         net (fo=2200, routed)       14.649    18.333    registers_inst/SR[0]
    SLICE_X64Y18         FDRE                                         r  registers_inst/regs_reg[9][4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 di_in_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  di_in_a_reg[2]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  di_in_a_reg[2]/Q
                         net (fo=1, routed)           0.112     0.240    di_in_a[2]
    SLICE_X60Y23         FDRE                                         r  ex_in_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  di_in_a_reg[4]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  di_in_a_reg[4]/Q
                         net (fo=1, routed)           0.114     0.242    di_in_a[4]
    SLICE_X60Y23         FDRE                                         r  ex_in_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  di_in_a_reg[3]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_a_reg[3]/Q
                         net (fo=1, routed)           0.113     0.254    di_in_a[3]
    SLICE_X60Y23         FDRE                                         r  ex_in_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  di_in_a_reg[0]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_a_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    di_in_a[0]
    SLICE_X61Y22         FDRE                                         r  ex_in_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_op_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  di_in_op_reg[1]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_op_reg[1]/Q
                         net (fo=8, routed)           0.122     0.263    di_in_op[1]
    SLICE_X63Y22         FDRE                                         r  ex_in_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  rom_inst/dout_reg[18]/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[18]/Q
                         net (fo=2, routed)           0.122     0.263    rom_inst_n_13
    SLICE_X61Y25         FDRE                                         r  rom_fetched_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_op_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.873%)  route 0.139ns (52.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  di_in_op_reg[2]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  di_in_op_reg[2]/Q
                         net (fo=12, routed)          0.139     0.267    di_in_op[2]
    SLICE_X63Y22         FDRE                                         r  ex_in_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  rom_inst/dout_reg[21]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[21]/Q
                         net (fo=2, routed)           0.131     0.272    rom_inst_n_10
    SLICE_X61Y23         FDRE                                         r  rom_fetched_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_base_pointer_change_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/base_pointer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  mem_base_pointer_change_reg/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_base_pointer_change_reg/Q
                         net (fo=265, routed)         0.136     0.277    ram_inst/mem_base_pointer_change
    SLICE_X54Y15         FDRE                                         r  ram_inst/base_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_base_pointer_change_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/base_pointer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  mem_base_pointer_change_reg/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_base_pointer_change_reg/Q
                         net (fo=265, routed)         0.136     0.277    ram_inst/mem_base_pointer_change
    SLICE_X54Y15         FDRE                                         r  ram_inst/base_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------





