module sn7402 (
   output reg P1, P4, P10, P13, 
   input P2, P3, P5, P6, P8, P9, P11, P12, P7, P14 
);
   always @(P2, P3, P7, P14) begin
      if ((P14 == 1'b1) && (P7 == 1'b0)) begin
         P1 = ~(P2 | P3);
      end
   end
   always @(P5, P6, P7, P14) begin
      if ((P14 == 1'b1) && (P7 == 1'b0)) begin
         P4 = ~(P5 | P6);
      end
   end
   always @(P8, P9, P7, P14) begin
      if ((P14 == 1'b1) && (P7 == 1'b0)) begin
         P10 = ~(P8 | P9);
      end
   end
   always @(P11, P12, P7, P14) begin
      if ((P14 == 1'b1) && (P7 == 1'b0)) begin
         P13 = ~(P11 | P12);
      end
   end
endmodule 