
Bootloader_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000000  08000200  08000200  0000902c  2**0
                  CONTENTS
  2 .text         00006758  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000f7c  080068f0  080068f0  000078f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800786c  0800786c  0000902c  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0800786c  0800786c  0000886c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08007874  08007874  0000902c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08007874  08007874  00008874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08007878  08007878  00008878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000002c  20000000  0800787c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000078  2000002c  080078a8  0000902c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000a4  080078a8  000090a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000902c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dc37  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e8c  00000000  00000000  00016c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd0  00000000  00000000  00019b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008d2  00000000  00000000  0001a6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016d80  00000000  00000000  0001afc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010d29  00000000  00000000  00031d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087091  00000000  00000000  00042a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c9afc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d94  00000000  00000000  000c9b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  000cc8d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000002c 	.word	0x2000002c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080068d8 	.word	0x080068d8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000030 	.word	0x20000030
 80001d4:	080068d8 	.word	0x080068d8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <BL_ReadConfig>:
 * @brief  Reads the Bootloader Configuration from Flash.
 * @note   If the Magic Number is invalid, initializes the config with defaults.
 * @param  cfg Pointer to the BootConfig_t structure to populate.
 * @retval 0 if config was valid, 1 if defaults were loaded.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 800050c:	220c      	movs	r2, #12
 800050e:	490c      	ldr	r1, [pc, #48]	@ (8000540 <BL_ReadConfig+0x3c>)
 8000510:	6878      	ldr	r0, [r7, #4]
 8000512:	f006 f9d3 	bl	80068bc <memcpy>
    if (cfg->magic_number != 0xDEADBEEF) {
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a0a      	ldr	r2, [pc, #40]	@ (8000544 <BL_ReadConfig+0x40>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d00a      	beq.n	8000536 <BL_ReadConfig+0x32>
        // Set Defaults
        cfg->magic_number = 0xDEADBEEF;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4a08      	ldr	r2, [pc, #32]	@ (8000544 <BL_ReadConfig+0x40>)
 8000524:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2204      	movs	r2, #4
 800052a:	711a      	strb	r2, [r3, #4]
        cfg->current_version = 0;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
        return 1; // Config was empty/invalid
 8000532:	2301      	movs	r3, #1
 8000534:	e000      	b.n	8000538 <BL_ReadConfig+0x34>
    }
    return 0; // Config valid
 8000536:	2300      	movs	r3, #0
}
 8000538:	4618      	mov	r0, r3
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	08008000 	.word	0x08008000
 8000544:	deadbeef 	.word	0xdeadbeef

08000548 <BL_WriteConfig>:
 * @brief  Writes the Bootloader Configuration to Flash.
 * @note   Erases the Config Sector (Sector 2) before writing.
 * @param  cfg Pointer to the BootConfig_t structure to write.
 * @retval 1 on success, 0 on failure.
 */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000548:	b5b0      	push	{r4, r5, r7, lr}
 800054a:	b08c      	sub	sp, #48	@ 0x30
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;
    HAL_FLASH_Unlock();
 8000550:	f001 fca8 	bl	8001ea4 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase_init = {0};
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000568:	2302      	movs	r3, #2
 800056a:	61fb      	str	r3, [r7, #28]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 800056c:	2302      	movs	r3, #2
 800056e:	617b      	str	r3, [r7, #20]
    erase_init.NbSectors    = 1;
 8000570:	2301      	movs	r3, #1
 8000572:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 8000574:	f107 0220 	add.w	r2, r7, #32
 8000578:	f107 030c 	add.w	r3, r7, #12
 800057c:	4611      	mov	r1, r2
 800057e:	4618      	mov	r0, r3
 8000580:	f001 fe0e 	bl	80021a0 <HAL_FLASHEx_Erase>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d003      	beq.n	8000592 <BL_WriteConfig+0x4a>
        HAL_FLASH_Lock(); return 0;
 800058a:	f001 fcad 	bl	8001ee8 <HAL_FLASH_Lock>
 800058e:	2300      	movs	r3, #0
 8000590:	e02b      	b.n	80005ea <BL_WriteConfig+0xa2>
    }

    uint32_t *data_ptr = (uint32_t *)cfg;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	62bb      	str	r3, [r7, #40]	@ 0x28
    int num_words = sizeof(BootConfig_t) / 4;
 8000596:	2303      	movs	r3, #3
 8000598:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int i = 0; i < num_words; i++) {
 800059a:	2300      	movs	r3, #0
 800059c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800059e:	e01d      	b.n	80005dc <BL_WriteConfig+0x94>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CONFIG_SECTOR_ADDR + (i*4), data_ptr[i]) != HAL_OK) {
 80005a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005a2:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 80005a6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	4619      	mov	r1, r3
 80005ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80005b4:	4413      	add	r3, r2
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2200      	movs	r2, #0
 80005ba:	461c      	mov	r4, r3
 80005bc:	4615      	mov	r5, r2
 80005be:	4622      	mov	r2, r4
 80005c0:	462b      	mov	r3, r5
 80005c2:	2002      	movs	r0, #2
 80005c4:	f001 fc1c 	bl	8001e00 <HAL_FLASH_Program>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d003      	beq.n	80005d6 <BL_WriteConfig+0x8e>
            HAL_FLASH_Lock(); return 0;
 80005ce:	f001 fc8b 	bl	8001ee8 <HAL_FLASH_Lock>
 80005d2:	2300      	movs	r3, #0
 80005d4:	e009      	b.n	80005ea <BL_WriteConfig+0xa2>
    for (int i = 0; i < num_words; i++) {
 80005d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005d8:	3301      	adds	r3, #1
 80005da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80005dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80005de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e0:	429a      	cmp	r2, r3
 80005e2:	dbdd      	blt.n	80005a0 <BL_WriteConfig+0x58>
        }
    }
    HAL_FLASH_Lock(); return 1;
 80005e4:	f001 fc80 	bl	8001ee8 <HAL_FLASH_Lock>
 80005e8:	2301      	movs	r3, #1
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3730      	adds	r7, #48	@ 0x30
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080005f4 <BL_Raw_Copy>:
 * @param  src_addr  Source address in Flash.
 * @param  dest_addr Destination address in Flash.
 * @param  size      Number of bytes to copy.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr, uint32_t size){
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b08c      	sub	sp, #48	@ 0x30
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 8000600:	f001 fc50 	bl	8001ea4 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    // Select Sector based on Address
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	4a39      	ldr	r2, [pc, #228]	@ (80006ec <BL_Raw_Copy+0xf8>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d102      	bne.n	8000612 <BL_Raw_Copy+0x1e>
 800060c:	2305      	movs	r3, #5
 800060e:	61fb      	str	r3, [r7, #28]
 8000610:	e008      	b.n	8000624 <BL_Raw_Copy+0x30>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	4a36      	ldr	r2, [pc, #216]	@ (80006f0 <BL_Raw_Copy+0xfc>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d102      	bne.n	8000620 <BL_Raw_Copy+0x2c>
 800061a:	2306      	movs	r3, #6
 800061c:	61fb      	str	r3, [r7, #28]
 800061e:	e001      	b.n	8000624 <BL_Raw_Copy+0x30>
    else erase.Sector = FLASH_SECTOR_7;
 8000620:	2307      	movs	r3, #7
 8000622:	61fb      	str	r3, [r7, #28]
    printf("  [DEBUG] Destination addr 0x0%x \r\n", dest_addr);
 8000624:	68b9      	ldr	r1, [r7, #8]
 8000626:	4833      	ldr	r0, [pc, #204]	@ (80006f4 <BL_Raw_Copy+0x100>)
 8000628:	f001 f8b6 	bl	8001798 <tfp_printf>

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800062c:	2300      	movs	r3, #0
 800062e:	617b      	str	r3, [r7, #20]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000630:	2302      	movs	r3, #2
 8000632:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000634:	2301      	movs	r3, #1
 8000636:	623b      	str	r3, [r7, #32]

    printf("  [DEBUG] Erasing Sector %d... ", (int)erase.Sector);
 8000638:	69fb      	ldr	r3, [r7, #28]
 800063a:	4619      	mov	r1, r3
 800063c:	482e      	ldr	r0, [pc, #184]	@ (80006f8 <BL_Raw_Copy+0x104>)
 800063e:	f001 f8ab 	bl	8001798 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000642:	f107 0210 	add.w	r2, r7, #16
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	4611      	mov	r1, r2
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fda7 	bl	80021a0 <HAL_FLASHEx_Erase>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d00a      	beq.n	800066e <BL_Raw_Copy+0x7a>
        printf("FAILED! HAL Error: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 8000658:	f001 fc56 	bl	8001f08 <HAL_FLASH_GetError>
 800065c:	4603      	mov	r3, r0
 800065e:	4619      	mov	r1, r3
 8000660:	4826      	ldr	r0, [pc, #152]	@ (80006fc <BL_Raw_Copy+0x108>)
 8000662:	f001 f899 	bl	8001798 <tfp_printf>
        HAL_FLASH_Lock(); return 0;
 8000666:	f001 fc3f 	bl	8001ee8 <HAL_FLASH_Lock>
 800066a:	2300      	movs	r3, #0
 800066c:	e039      	b.n	80006e2 <BL_Raw_Copy+0xee>
    }
    printf("OK\r\n");
 800066e:	4824      	ldr	r0, [pc, #144]	@ (8000700 <BL_Raw_Copy+0x10c>)
 8000670:	f001 f892 	bl	8001798 <tfp_printf>

    printf("  [DEBUG] Writing %d bytes to 0x%x... ", (int)size, (unsigned int)dest_addr);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	68ba      	ldr	r2, [r7, #8]
 8000678:	4619      	mov	r1, r3
 800067a:	4822      	ldr	r0, [pc, #136]	@ (8000704 <BL_Raw_Copy+0x110>)
 800067c:	f001 f88c 	bl	8001798 <tfp_printf>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 8000680:	2300      	movs	r3, #0
 8000682:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000684:	e022      	b.n	80006cc <BL_Raw_Copy+0xd8>
        uint32_t data = *(uint32_t*)(src_addr + (i * 4));
 8000686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000688:	009a      	lsls	r2, r3, #2
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	4413      	add	r3, r2
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + (i * 4), data) != HAL_OK) {
 8000692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000694:	009a      	lsls	r2, r3, #2
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	18d1      	adds	r1, r2, r3
 800069a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800069c:	2200      	movs	r2, #0
 800069e:	461c      	mov	r4, r3
 80006a0:	4615      	mov	r5, r2
 80006a2:	4622      	mov	r2, r4
 80006a4:	462b      	mov	r3, r5
 80006a6:	2002      	movs	r0, #2
 80006a8:	f001 fbaa 	bl	8001e00 <HAL_FLASH_Program>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d009      	beq.n	80006c6 <BL_Raw_Copy+0xd2>
            printf("FAILED at offset %d!\r\n", (int)(i*4));
 80006b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4619      	mov	r1, r3
 80006b8:	4813      	ldr	r0, [pc, #76]	@ (8000708 <BL_Raw_Copy+0x114>)
 80006ba:	f001 f86d 	bl	8001798 <tfp_printf>
            HAL_FLASH_Lock(); return 0;
 80006be:	f001 fc13 	bl	8001ee8 <HAL_FLASH_Lock>
 80006c2:	2300      	movs	r3, #0
 80006c4:	e00d      	b.n	80006e2 <BL_Raw_Copy+0xee>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c8:	3301      	adds	r3, #1
 80006ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d8d7      	bhi.n	8000686 <BL_Raw_Copy+0x92>
        }
    }
    printf("OK\r\n");
 80006d6:	480a      	ldr	r0, [pc, #40]	@ (8000700 <BL_Raw_Copy+0x10c>)
 80006d8:	f001 f85e 	bl	8001798 <tfp_printf>
    HAL_FLASH_Lock(); return 1;
 80006dc:	f001 fc04 	bl	8001ee8 <HAL_FLASH_Lock>
 80006e0:	2301      	movs	r3, #1
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3730      	adds	r7, #48	@ 0x30
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bdb0      	pop	{r4, r5, r7, pc}
 80006ea:	bf00      	nop
 80006ec:	08020000 	.word	0x08020000
 80006f0:	08040000 	.word	0x08040000
 80006f4:	080068f0 	.word	0x080068f0
 80006f8:	08006914 	.word	0x08006914
 80006fc:	08006934 	.word	0x08006934
 8000700:	08006950 	.word	0x08006950
 8000704:	08006958 	.word	0x08006958
 8000708:	08006980 	.word	0x08006980

0800070c <BL_Decrypt_Update_Image>:
 * @param  src_slot_addr Start address of the encrypted image.
 * @param  dest_addr     Destination address (Scratchpad).
 * @param  payload_size  Total size of IV + Ciphertext.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Update_Image(uint32_t src_slot_addr, uint32_t dest_addr, uint32_t payload_size) {
 800070c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000710:	b0c9      	sub	sp, #292	@ 0x124
 8000712:	af00      	add	r7, sp, #0
 8000714:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000718:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800071c:	6018      	str	r0, [r3, #0]
 800071e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000722:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000726:	6019      	str	r1, [r3, #0]
 8000728:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800072c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000730:	601a      	str	r2, [r3, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16], buffer_dec[16], current_iv[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000732:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000736:	4970      	ldr	r1, [pc, #448]	@ (80008f8 <BL_Decrypt_Update_Image+0x1ec>)
 8000738:	4618      	mov	r0, r3
 800073a:	f003 f8e9 	bl	8003910 <tc_aes128_set_decrypt_key>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <BL_Decrypt_Update_Image+0x3c>
 8000744:	2300      	movs	r3, #0
 8000746:	e0d0      	b.n	80008ea <BL_Decrypt_Update_Image+0x1de>

    memcpy(current_iv, (void*)src_slot_addr, 16); // Read IV
 8000748:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800074c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000756:	6818      	ldr	r0, [r3, #0]
 8000758:	6859      	ldr	r1, [r3, #4]
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    HAL_FLASH_Unlock();
 8000760:	f001 fba0 	bl	8001ea4 <HAL_FLASH_Unlock>
    erase.Sector = FLASH_SECTOR_7;
 8000764:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800076c:	2207      	movs	r2, #7
 800076e:	609a      	str	r2, [r3, #8]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000770:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000774:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800077c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000780:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000784:	2202      	movs	r2, #2
 8000786:	611a      	str	r2, [r3, #16]
    erase.NbSectors = 1;
 8000788:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800078c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000790:	2201      	movs	r2, #1
 8000792:	60da      	str	r2, [r3, #12]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000794:	f107 0214 	add.w	r2, r7, #20
 8000798:	f107 0318 	add.w	r3, r7, #24
 800079c:	4611      	mov	r1, r2
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 fcfe 	bl	80021a0 <HAL_FLASHEx_Erase>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d003      	beq.n	80007b2 <BL_Decrypt_Update_Image+0xa6>
        HAL_FLASH_Lock(); return 0;
 80007aa:	f001 fb9d 	bl	8001ee8 <HAL_FLASH_Lock>
 80007ae:	2300      	movs	r3, #0
 80007b0:	e09b      	b.n	80008ea <BL_Decrypt_Update_Image+0x1de>
    }

    uint32_t encrypted_data_size = payload_size - 16;
 80007b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	3b10      	subs	r3, #16
 80007be:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint32_t data_start_offset = 16;
 80007c2:	2310      	movs	r3, #16
 80007c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007ce:	e082      	b.n	80008d6 <BL_Decrypt_Update_Image+0x1ca>
        memcpy(buffer_enc, (void*)(src_slot_addr + data_start_offset + i), 16);
 80007d0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007d4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007de:	441a      	add	r2, r3
 80007e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007e4:	4413      	add	r3, r2
 80007e6:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80007ea:	6818      	ldr	r0, [r3, #0]
 80007ec:	6859      	ldr	r1, [r3, #4]
 80007ee:	689a      	ldr	r2, [r3, #8]
 80007f0:	68db      	ldr	r3, [r3, #12]
 80007f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        tc_aes_decrypt(buffer_dec, buffer_enc, &s);
 80007f4:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80007f8:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80007fc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000800:	4618      	mov	r0, r3
 8000802:	f003 fc04 	bl	800400e <tc_aes_decrypt>
        for(int j=0; j<16; j++) buffer_dec[j] ^= current_iv[j]; // CBC XOR
 8000806:	2300      	movs	r3, #0
 8000808:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800080c:	e019      	b.n	8000842 <BL_Decrypt_Update_Image+0x136>
 800080e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000812:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000816:	4413      	add	r3, r2
 8000818:	781a      	ldrb	r2, [r3, #0]
 800081a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800081e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000822:	440b      	add	r3, r1
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	4053      	eors	r3, r2
 8000828:	b2d9      	uxtb	r1, r3
 800082a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800082e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000832:	4413      	add	r3, r2
 8000834:	460a      	mov	r2, r1
 8000836:	701a      	strb	r2, [r3, #0]
 8000838:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800083c:	3301      	adds	r3, #1
 800083e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000842:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000846:	2b0f      	cmp	r3, #15
 8000848:	dde1      	ble.n	800080e <BL_Decrypt_Update_Image+0x102>
        memcpy(current_iv, buffer_enc, 16);
 800084a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800084e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000852:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000854:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        for (int k = 0; k < 4; k++) {
 8000858:	2300      	movs	r3, #0
 800085a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800085e:	e031      	b.n	80008c4 <BL_Decrypt_Update_Image+0x1b8>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800086a:	4413      	add	r3, r2
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000874:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000878:	601a      	str	r2, [r3, #0]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + i + (k*4), data_word) != HAL_OK) {
 800087a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800087e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000888:	4413      	add	r3, r2
 800088a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800088e:	0092      	lsls	r2, r2, #2
 8000890:	1899      	adds	r1, r3, r2
 8000892:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000896:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2200      	movs	r2, #0
 800089e:	4698      	mov	r8, r3
 80008a0:	4691      	mov	r9, r2
 80008a2:	4642      	mov	r2, r8
 80008a4:	464b      	mov	r3, r9
 80008a6:	2002      	movs	r0, #2
 80008a8:	f001 faaa 	bl	8001e00 <HAL_FLASH_Program>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d003      	beq.n	80008ba <BL_Decrypt_Update_Image+0x1ae>
                HAL_FLASH_Lock(); return 0;
 80008b2:	f001 fb19 	bl	8001ee8 <HAL_FLASH_Lock>
 80008b6:	2300      	movs	r3, #0
 80008b8:	e017      	b.n	80008ea <BL_Decrypt_Update_Image+0x1de>
        for (int k = 0; k < 4; k++) {
 80008ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008be:	3301      	adds	r3, #1
 80008c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008c8:	2b03      	cmp	r3, #3
 80008ca:	ddc9      	ble.n	8000860 <BL_Decrypt_Update_Image+0x154>
    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80008cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008d0:	3310      	adds	r3, #16
 80008d2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80008d6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80008da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80008de:	429a      	cmp	r2, r3
 80008e0:	f4ff af76 	bcc.w	80007d0 <BL_Decrypt_Update_Image+0xc4>
            }
        }
    }
    HAL_FLASH_Lock(); return 1;
 80008e4:	f001 fb00 	bl	8001ee8 <HAL_FLASH_Lock>
 80008e8:	2301      	movs	r3, #1
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80008f0:	46bd      	mov	sp, r7
 80008f2:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 80008f6:	bf00      	nop
 80008f8:	08007454 	.word	0x08007454

080008fc <BL_Encrypt_Backup>:
 * @details Reads plaintext from S5, encrypts it, and writes to S6.
 * @param  src_addr  Source address (Active App).
 * @param  dest_addr Destination address (Backup Slot).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Encrypt_Backup(uint32_t src_addr, uint32_t dest_addr) {
 80008fc:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000900:	b0c1      	sub	sp, #260	@ 0x104
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
 8000906:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800090a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800090e:	6019      	str	r1, [r3, #0]
    uint8_t buffer_plain[16];
    uint8_t buffer_enc[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_encrypt_key(&s, AES_SECRET_KEY) == 0) {
 8000910:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000914:	4955      	ldr	r1, [pc, #340]	@ (8000a6c <BL_Encrypt_Backup+0x170>)
 8000916:	4618      	mov	r0, r3
 8000918:	f003 fbf2 	bl	8004100 <tc_aes128_set_encrypt_key>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d104      	bne.n	800092c <BL_Encrypt_Backup+0x30>
        printf("Error: AES Key Init Failed.\r\n"); return 0;
 8000922:	4853      	ldr	r0, [pc, #332]	@ (8000a70 <BL_Encrypt_Backup+0x174>)
 8000924:	f000 ff38 	bl	8001798 <tfp_printf>
 8000928:	2300      	movs	r3, #0
 800092a:	e099      	b.n	8000a60 <BL_Encrypt_Backup+0x164>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800092c:	b672      	cpsid	i
}
 800092e:	bf00      	nop
    }

    __disable_irq();
    HAL_FLASH_Unlock();
 8000930:	f001 fab8 	bl	8001ea4 <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_6; // Backup Sector
 8000934:	2306      	movs	r3, #6
 8000936:	61fb      	str	r3, [r7, #28]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800093c:	2302      	movs	r3, #2
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000940:	2301      	movs	r3, #1
 8000942:	623b      	str	r3, [r7, #32]

    printf("  [DEBUG] Erasing Backup Sector (S6)... ");
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <BL_Encrypt_Backup+0x178>)
 8000946:	f000 ff27 	bl	8001798 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800094a:	f107 0210 	add.w	r2, r7, #16
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4611      	mov	r1, r2
 8000954:	4618      	mov	r0, r3
 8000956:	f001 fc23 	bl	80021a0 <HAL_FLASHEx_Erase>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00c      	beq.n	800097a <BL_Encrypt_Backup+0x7e>
        printf("FAILED! HAL Err: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 8000960:	f001 fad2 	bl	8001f08 <HAL_FLASH_GetError>
 8000964:	4603      	mov	r3, r0
 8000966:	4619      	mov	r1, r3
 8000968:	4843      	ldr	r0, [pc, #268]	@ (8000a78 <BL_Encrypt_Backup+0x17c>)
 800096a:	f000 ff15 	bl	8001798 <tfp_printf>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 800096e:	f001 fabb 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000972:	b662      	cpsie	i
}
 8000974:	bf00      	nop
 8000976:	2300      	movs	r3, #0
 8000978:	e072      	b.n	8000a60 <BL_Encrypt_Backup+0x164>
    }
    printf("OK\r\n");
 800097a:	4840      	ldr	r0, [pc, #256]	@ (8000a7c <BL_Encrypt_Backup+0x180>)
 800097c:	f000 ff0c 	bl	8001798 <tfp_printf>

    printf("  [DEBUG] Encrypting & Backing up %d bytes... \r\n", SLOT_SIZE);
 8000980:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000984:	483e      	ldr	r0, [pc, #248]	@ (8000a80 <BL_Encrypt_Backup+0x184>)
 8000986:	f000 ff07 	bl	8001798 <tfp_printf>

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 800098a:	2300      	movs	r3, #0
 800098c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000990:	e059      	b.n	8000a46 <BL_Encrypt_Backup+0x14a>
        memcpy(buffer_plain, (void*)(src_addr + offset), 16);
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000998:	4413      	add	r3, r2
 800099a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	6859      	ldr	r1, [r3, #4]
 80009a2:	689a      	ldr	r2, [r3, #8]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_encrypt(buffer_enc, buffer_plain, &s) == 0) {
 80009a8:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80009ac:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80009b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009b4:	4618      	mov	r0, r3
 80009b6:	f003 fe35 	bl	8004624 <tc_aes_encrypt>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d105      	bne.n	80009cc <BL_Encrypt_Backup+0xd0>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 80009c0:	f001 fa92 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80009c4:	b662      	cpsie	i
}
 80009c6:	bf00      	nop
 80009c8:	2300      	movs	r3, #0
 80009ca:	e049      	b.n	8000a60 <BL_Encrypt_Backup+0x164>
        }

        for (int i = 0; i < 4; i++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80009d2:	e02f      	b.n	8000a34 <BL_Encrypt_Backup+0x138>
            uint32_t data_word;
            memcpy(&data_word, &buffer_enc[i*4], 4);
 80009d4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80009de:	4413      	add	r3, r2
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	60fb      	str	r3, [r7, #12]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 80009e4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80009e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80009f2:	4413      	add	r3, r2
 80009f4:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 80009f8:	0092      	lsls	r2, r2, #2
 80009fa:	1899      	adds	r1, r3, r2
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2200      	movs	r2, #0
 8000a00:	4698      	mov	r8, r3
 8000a02:	4691      	mov	r9, r2
 8000a04:	4642      	mov	r2, r8
 8000a06:	464b      	mov	r3, r9
 8000a08:	2002      	movs	r0, #2
 8000a0a:	f001 f9f9 	bl	8001e00 <HAL_FLASH_Program>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d00a      	beq.n	8000a2a <BL_Encrypt_Backup+0x12e>
                printf("Backup Write Failed at offset 0x%x\r\n", (unsigned int)offset);
 8000a14:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8000a18:	481a      	ldr	r0, [pc, #104]	@ (8000a84 <BL_Encrypt_Backup+0x188>)
 8000a1a:	f000 febd 	bl	8001798 <tfp_printf>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000a1e:	f001 fa63 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a22:	b662      	cpsie	i
}
 8000a24:	bf00      	nop
 8000a26:	2300      	movs	r3, #0
 8000a28:	e01a      	b.n	8000a60 <BL_Encrypt_Backup+0x164>
        for (int i = 0; i < 4; i++) {
 8000a2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000a2e:	3301      	adds	r3, #1
 8000a30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000a34:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000a38:	2b03      	cmp	r3, #3
 8000a3a:	ddcb      	ble.n	80009d4 <BL_Encrypt_Backup+0xd8>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000a3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000a40:	3310      	adds	r3, #16
 8000a42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000a4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000a4e:	d3a0      	bcc.n	8000992 <BL_Encrypt_Backup+0x96>
            }
        }
    }

    HAL_FLASH_Lock(); __enable_irq();
 8000a50:	f001 fa4a 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a54:	b662      	cpsie	i
}
 8000a56:	bf00      	nop
    printf("  Backup Complete.\r\n");
 8000a58:	480b      	ldr	r0, [pc, #44]	@ (8000a88 <BL_Encrypt_Backup+0x18c>)
 8000a5a:	f000 fe9d 	bl	8001798 <tfp_printf>
    return 1;
 8000a5e:	2301      	movs	r3, #1
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	f507 7782 	add.w	r7, r7, #260	@ 0x104
 8000a66:	46bd      	mov	sp, r7
 8000a68:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000a6c:	08007454 	.word	0x08007454
 8000a70:	08006998 	.word	0x08006998
 8000a74:	080069b8 	.word	0x080069b8
 8000a78:	080069e4 	.word	0x080069e4
 8000a7c:	08006950 	.word	0x08006950
 8000a80:	080069fc 	.word	0x080069fc
 8000a84:	08006a30 	.word	0x08006a30
 8000a88:	08006a58 	.word	0x08006a58

08000a8c <BL_Decrypt_Backup_Image>:
 * @details Reads encrypted backup from S6, decrypts it, and writes to S7.
 * @param  src_addr  Source address (Backup Slot).
 * @param  dest_addr Destination address (Scratchpad).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Backup_Image(uint32_t src_addr, uint32_t dest_addr) {
 8000a8c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000a90:	b0c1      	sub	sp, #260	@ 0x104
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000a9a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000a9e:	6019      	str	r1, [r3, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16];
    uint8_t buffer_dec[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;
    printf("backup started");
 8000aa0:	484e      	ldr	r0, [pc, #312]	@ (8000bdc <BL_Decrypt_Backup_Image+0x150>)
 8000aa2:	f000 fe79 	bl	8001798 <tfp_printf>

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000aa6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000aaa:	494d      	ldr	r1, [pc, #308]	@ (8000be0 <BL_Decrypt_Backup_Image+0x154>)
 8000aac:	4618      	mov	r0, r3
 8000aae:	f002 ff2f 	bl	8003910 <tc_aes128_set_decrypt_key>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d101      	bne.n	8000abc <BL_Decrypt_Backup_Image+0x30>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e088      	b.n	8000bce <BL_Decrypt_Backup_Image+0x142>
  __ASM volatile ("cpsid i" : : : "memory");
 8000abc:	b672      	cpsid	i
}
 8000abe:	bf00      	nop

    __disable_irq();
    HAL_FLASH_Unlock();
 8000ac0:	f001 f9f0 	bl	8001ea4 <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_7; // Scratch
 8000ac4:	2307      	movs	r3, #7
 8000ac6:	61fb      	str	r3, [r7, #28]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000acc:	2302      	movs	r3, #2
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	623b      	str	r3, [r7, #32]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000ad4:	f107 0210 	add.w	r2, r7, #16
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4611      	mov	r1, r2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 fb5e 	bl	80021a0 <HAL_FLASHEx_Erase>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d008      	beq.n	8000afc <BL_Decrypt_Backup_Image+0x70>
        HAL_FLASH_Lock(); __enable_irq();
 8000aea:	f001 f9fd 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000aee:	b662      	cpsie	i
}
 8000af0:	bf00      	nop
        printf("Erase not completed!!");
 8000af2:	483c      	ldr	r0, [pc, #240]	@ (8000be4 <BL_Decrypt_Backup_Image+0x158>)
 8000af4:	f000 fe50 	bl	8001798 <tfp_printf>
        return 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	e068      	b.n	8000bce <BL_Decrypt_Backup_Image+0x142>
    }

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000afc:	2300      	movs	r3, #0
 8000afe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000b02:	e05a      	b.n	8000bba <BL_Decrypt_Backup_Image+0x12e>
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 8000b04:	687a      	ldr	r2, [r7, #4]
 8000b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000b0a:	4413      	add	r3, r2
 8000b0c:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	6859      	ldr	r1, [r3, #4]
 8000b14:	689a      	ldr	r2, [r3, #8]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 8000b1a:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8000b1e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000b22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b26:	4618      	mov	r0, r3
 8000b28:	f003 fa71 	bl	800400e <tc_aes_decrypt>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d108      	bne.n	8000b44 <BL_Decrypt_Backup_Image+0xb8>
             HAL_FLASH_Lock(); __enable_irq();
 8000b32:	f001 f9d9 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b36:	b662      	cpsie	i
}
 8000b38:	bf00      	nop
             printf("AES error");
 8000b3a:	482b      	ldr	r0, [pc, #172]	@ (8000be8 <BL_Decrypt_Backup_Image+0x15c>)
 8000b3c:	f000 fe2c 	bl	8001798 <tfp_printf>
             return 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	e044      	b.n	8000bce <BL_Decrypt_Backup_Image+0x142>
        }

        for (int k = 0; k < 4; k++) {
 8000b44:	2300      	movs	r3, #0
 8000b46:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000b4a:	e02d      	b.n	8000ba8 <BL_Decrypt_Backup_Image+0x11c>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000b4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000b56:	4413      	add	r3, r2
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	60fb      	str	r3, [r7, #12]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (k*4), data_word) != HAL_OK) {
 8000b5c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000b60:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000b6a:	4413      	add	r3, r2
 8000b6c:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8000b70:	0092      	lsls	r2, r2, #2
 8000b72:	1899      	adds	r1, r3, r2
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2200      	movs	r2, #0
 8000b78:	4698      	mov	r8, r3
 8000b7a:	4691      	mov	r9, r2
 8000b7c:	4642      	mov	r2, r8
 8000b7e:	464b      	mov	r3, r9
 8000b80:	2002      	movs	r0, #2
 8000b82:	f001 f93d 	bl	8001e00 <HAL_FLASH_Program>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d008      	beq.n	8000b9e <BL_Decrypt_Backup_Image+0x112>
                HAL_FLASH_Lock(); __enable_irq();
 8000b8c:	f001 f9ac 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b90:	b662      	cpsie	i
}
 8000b92:	bf00      	nop
                printf("FLASH programming error");
 8000b94:	4815      	ldr	r0, [pc, #84]	@ (8000bec <BL_Decrypt_Backup_Image+0x160>)
 8000b96:	f000 fdff 	bl	8001798 <tfp_printf>
                return 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e017      	b.n	8000bce <BL_Decrypt_Backup_Image+0x142>
        for (int k = 0; k < 4; k++) {
 8000b9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000ba8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000bac:	2b03      	cmp	r3, #3
 8000bae:	ddcd      	ble.n	8000b4c <BL_Decrypt_Backup_Image+0xc0>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000bb4:	3310      	adds	r3, #16
 8000bb6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000bbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000bc2:	d39f      	bcc.n	8000b04 <BL_Decrypt_Backup_Image+0x78>
            }
        }
    }
    HAL_FLASH_Lock(); __enable_irq(); return 1;
 8000bc4:	f001 f990 	bl	8001ee8 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000bc8:	b662      	cpsie	i
}
 8000bca:	bf00      	nop
 8000bcc:	2301      	movs	r3, #1
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f507 7782 	add.w	r7, r7, #260	@ 0x104
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000bda:	bf00      	nop
 8000bdc:	08006a70 	.word	0x08006a70
 8000be0:	08007454 	.word	0x08007454
 8000be4:	08006a80 	.word	0x08006a80
 8000be8:	08006a98 	.word	0x08006a98
 8000bec:	08006aa4 	.word	0x08006aa4

08000bf0 <BL_Swap_NoBuffer>:
 * 2. Decrypt Image (S6) -> Scratchpad (S7).
 * 3. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 4. Install New App (S7) -> Active Slot (S5).
 * 5. Reset System.
 */
void BL_Swap_NoBuffer(void) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b09e      	sub	sp, #120	@ 0x78
 8000bf4:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000bf6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fc82 	bl	8000504 <BL_ReadConfig>

    uint32_t footer_addr = Find_Footer_Address(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000c00:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000c04:	4855      	ldr	r0, [pc, #340]	@ (8000d5c <BL_Swap_NoBuffer+0x16c>)
 8000c06:	f000 fa19 	bl	800103c <Find_Footer_Address>
 8000c0a:	6778      	str	r0, [r7, #116]	@ 0x74
    if (footer_addr == 0) {
 8000c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d10b      	bne.n	8000c2a <BL_Swap_NoBuffer+0x3a>
        printf("Error: No Footer found in S6.\r\n");
 8000c12:	4853      	ldr	r0, [pc, #332]	@ (8000d60 <BL_Swap_NoBuffer+0x170>)
 8000c14:	f000 fdc0 	bl	8001798 <tfp_printf>
        cfg.system_status = STATE_NORMAL;
 8000c18:	2304      	movs	r3, #4
 8000c1a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
        BL_WriteConfig(&cfg);
 8000c1e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fc90 	bl	8000548 <BL_WriteConfig>
        return;
 8000c28:	e095      	b.n	8000d56 <BL_Swap_NoBuffer+0x166>
    }

    fw_footer_t footer;
    memcpy(&footer, (void*)footer_addr, sizeof(fw_footer_t));
 8000c2a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000c2c:	f107 0318 	add.w	r3, r7, #24
 8000c30:	224c      	movs	r2, #76	@ 0x4c
 8000c32:	4618      	mov	r0, r3
 8000c34:	f005 fe42 	bl	80068bc <memcpy>

    printf("[BL] Verifying Signature... ");
 8000c38:	484a      	ldr	r0, [pc, #296]	@ (8000d64 <BL_Swap_NoBuffer+0x174>)
 8000c3a:	f000 fdad 	bl	8001798 <tfp_printf>
    FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000c3e:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000c42:	4846      	ldr	r0, [pc, #280]	@ (8000d5c <BL_Swap_NoBuffer+0x16c>)
 8000c44:	f000 fa2a 	bl	800109c <Firmware_Is_Valid>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

	if (status != BL_OK) {
 8000c4e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d035      	beq.n	8000cc2 <BL_Swap_NoBuffer+0xd2>
		printf("FAIL! Error Code: %d\r\n", status);
 8000c56:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4842      	ldr	r0, [pc, #264]	@ (8000d68 <BL_Swap_NoBuffer+0x178>)
 8000c5e:	f000 fd9b 	bl	8001798 <tfp_printf>

		//Erase the Download Slot since the Firmware is not valid.
		FLASH_EraseInitTypeDef erase = {0};
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
		uint32_t error;
		HAL_FLASH_Unlock();
 8000c70:	f001 f918 	bl	8001ea4 <HAL_FLASH_Unlock>
		erase.Sector = FLASH_SECTOR_6;
 8000c74:	2306      	movs	r3, #6
 8000c76:	60fb      	str	r3, [r7, #12]
		erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	607b      	str	r3, [r7, #4]
		erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	617b      	str	r3, [r7, #20]
		erase.NbSectors = 1;
 8000c80:	2301      	movs	r3, #1
 8000c82:	613b      	str	r3, [r7, #16]
		HAL_FLASHEx_Erase(&erase, &error);
 8000c84:	463a      	mov	r2, r7
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 fa88 	bl	80021a0 <HAL_FLASHEx_Erase>
		HAL_FLASH_Lock();
 8000c90:	f001 f92a 	bl	8001ee8 <HAL_FLASH_Lock>

		if (status == BL_ERR_SIG_FAIL) printf("Reason: ECDSA Signature Mismatch.\r\n");
 8000c94:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c98:	2b07      	cmp	r3, #7
 8000c9a:	d102      	bne.n	8000ca2 <BL_Swap_NoBuffer+0xb2>
 8000c9c:	4833      	ldr	r0, [pc, #204]	@ (8000d6c <BL_Swap_NoBuffer+0x17c>)
 8000c9e:	f000 fd7b 	bl	8001798 <tfp_printf>
		if (status == BL_ERR_FOOTER_NOT_FOUND) printf("Reason: Footer Missing.\r\n");
 8000ca2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d102      	bne.n	8000cb0 <BL_Swap_NoBuffer+0xc0>
 8000caa:	4831      	ldr	r0, [pc, #196]	@ (8000d70 <BL_Swap_NoBuffer+0x180>)
 8000cac:	f000 fd74 	bl	8001798 <tfp_printf>

		cfg.system_status = STATE_NORMAL;
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
		BL_WriteConfig(&cfg);
 8000cb6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fc44 	bl	8000548 <BL_WriteConfig>
 8000cc0:	e049      	b.n	8000d56 <BL_Swap_NoBuffer+0x166>
		return;
	}
    printf("OK!\r\n");
 8000cc2:	482c      	ldr	r0, [pc, #176]	@ (8000d74 <BL_Swap_NoBuffer+0x184>)
 8000cc4:	f000 fd68 	bl	8001798 <tfp_printf>
    printf("[BL] Valid Update! Ver: %d, Payload: %d\r\n", (int)footer.version, (int)footer.size);
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	4619      	mov	r1, r3
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	461a      	mov	r2, r3
 8000cd0:	4829      	ldr	r0, [pc, #164]	@ (8000d78 <BL_Swap_NoBuffer+0x188>)
 8000cd2:	f000 fd61 	bl	8001798 <tfp_printf>

    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000cd6:	4829      	ldr	r0, [pc, #164]	@ (8000d7c <BL_Swap_NoBuffer+0x18c>)
 8000cd8:	f000 fd5e 	bl	8001798 <tfp_printf>
    if (!BL_Decrypt_Update_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR, footer.size)) {
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4927      	ldr	r1, [pc, #156]	@ (8000d80 <BL_Swap_NoBuffer+0x190>)
 8000ce2:	481e      	ldr	r0, [pc, #120]	@ (8000d5c <BL_Swap_NoBuffer+0x16c>)
 8000ce4:	f7ff fd12 	bl	800070c <BL_Decrypt_Update_Image>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d103      	bne.n	8000cf6 <BL_Swap_NoBuffer+0x106>
        printf("Error: Decryption Failed.\r\n"); return;
 8000cee:	4825      	ldr	r0, [pc, #148]	@ (8000d84 <BL_Swap_NoBuffer+0x194>)
 8000cf0:	f000 fd52 	bl	8001798 <tfp_printf>
 8000cf4:	e02f      	b.n	8000d56 <BL_Swap_NoBuffer+0x166>
    }

    printf("[2/3] Backing up S5 -> S6...\r\n");
 8000cf6:	4824      	ldr	r0, [pc, #144]	@ (8000d88 <BL_Swap_NoBuffer+0x198>)
 8000cf8:	f000 fd4e 	bl	8001798 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000cfc:	4917      	ldr	r1, [pc, #92]	@ (8000d5c <BL_Swap_NoBuffer+0x16c>)
 8000cfe:	4823      	ldr	r0, [pc, #140]	@ (8000d8c <BL_Swap_NoBuffer+0x19c>)
 8000d00:	f7ff fdfc 	bl	80008fc <BL_Encrypt_Backup>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d103      	bne.n	8000d12 <BL_Swap_NoBuffer+0x122>
        printf("Error: Backup Failed.\r\n"); return;
 8000d0a:	4821      	ldr	r0, [pc, #132]	@ (8000d90 <BL_Swap_NoBuffer+0x1a0>)
 8000d0c:	f000 fd44 	bl	8001798 <tfp_printf>
 8000d10:	e021      	b.n	8000d56 <BL_Swap_NoBuffer+0x166>
    }

    printf("[3/3] Installing S7 -> S5...\r\n");
 8000d12:	4820      	ldr	r0, [pc, #128]	@ (8000d94 <BL_Swap_NoBuffer+0x1a4>)
 8000d14:	f000 fd40 	bl	8001798 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000d18:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d1c:	491b      	ldr	r1, [pc, #108]	@ (8000d8c <BL_Swap_NoBuffer+0x19c>)
 8000d1e:	4818      	ldr	r0, [pc, #96]	@ (8000d80 <BL_Swap_NoBuffer+0x190>)
 8000d20:	f7ff fc68 	bl	80005f4 <BL_Raw_Copy>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d103      	bne.n	8000d32 <BL_Swap_NoBuffer+0x142>
        printf("Error: Installation Failed.\r\n"); return;
 8000d2a:	481b      	ldr	r0, [pc, #108]	@ (8000d98 <BL_Swap_NoBuffer+0x1a8>)
 8000d2c:	f000 fd34 	bl	8001798 <tfp_printf>
 8000d30:	e011      	b.n	8000d56 <BL_Swap_NoBuffer+0x166>
    }

    printf("[BL] Update Successful! Setting State to NORMAL.\r\n");
 8000d32:	481a      	ldr	r0, [pc, #104]	@ (8000d9c <BL_Swap_NoBuffer+0x1ac>)
 8000d34:	f000 fd30 	bl	8001798 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000d38:	2304      	movs	r3, #4
 8000d3a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
    cfg.current_version = footer.version;
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    BL_WriteConfig(&cfg);
 8000d42:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fbfe 	bl	8000548 <BL_WriteConfig>

    printf("Swap Complete. Resetting...\r\n");
 8000d4c:	4814      	ldr	r0, [pc, #80]	@ (8000da0 <BL_Swap_NoBuffer+0x1b0>)
 8000d4e:	f000 fd23 	bl	8001798 <tfp_printf>
    HAL_NVIC_SystemReset();
 8000d52:	f001 f844 	bl	8001dde <HAL_NVIC_SystemReset>
}
 8000d56:	3778      	adds	r7, #120	@ 0x78
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	08040000 	.word	0x08040000
 8000d60:	08006abc 	.word	0x08006abc
 8000d64:	08006adc 	.word	0x08006adc
 8000d68:	08006afc 	.word	0x08006afc
 8000d6c:	08006b14 	.word	0x08006b14
 8000d70:	08006b38 	.word	0x08006b38
 8000d74:	08006b54 	.word	0x08006b54
 8000d78:	08006b5c 	.word	0x08006b5c
 8000d7c:	08006b88 	.word	0x08006b88
 8000d80:	08060000 	.word	0x08060000
 8000d84:	08006ba8 	.word	0x08006ba8
 8000d88:	08006bc4 	.word	0x08006bc4
 8000d8c:	08020000 	.word	0x08020000
 8000d90:	08006be4 	.word	0x08006be4
 8000d94:	08006bfc 	.word	0x08006bfc
 8000d98:	08006c1c 	.word	0x08006c1c
 8000d9c:	08006c3c 	.word	0x08006c3c
 8000da0:	08006c70 	.word	0x08006c70

08000da4 <BL_Rollback>:
 * 1. Decrypt Backup (S6) -> Scratchpad (S7).
 * 2. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 3. Install Old App (S7) -> Active Slot (S5).
 * 4. Reset System.
 */
void BL_Rollback(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	@ 0x28
 8000da8:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fba8 	bl	8000504 <BL_ReadConfig>
    uint8_t error_code=BL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    printf("\r\n[BL] Starting Rollback/Toggle...\r\n");
 8000dba:	4831      	ldr	r0, [pc, #196]	@ (8000e80 <BL_Rollback+0xdc>)
 8000dbc:	f000 fcec 	bl	8001798 <tfp_printf>

    HAL_FLASH_Unlock();
 8000dc0:	f001 f870 	bl	8001ea4 <HAL_FLASH_Unlock>

    printf("[1/3] Decrypting Backup (S6 -> S7)...\r\n");
 8000dc4:	482f      	ldr	r0, [pc, #188]	@ (8000e84 <BL_Rollback+0xe0>)
 8000dc6:	f000 fce7 	bl	8001798 <tfp_printf>
    if (!BL_Decrypt_Backup_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 8000dca:	492f      	ldr	r1, [pc, #188]	@ (8000e88 <BL_Rollback+0xe4>)
 8000dcc:	482f      	ldr	r0, [pc, #188]	@ (8000e8c <BL_Rollback+0xe8>)
 8000dce:	f7ff fe5d 	bl	8000a8c <BL_Decrypt_Backup_Image>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d105      	bne.n	8000de4 <BL_Rollback+0x40>
		printf("Error: Rollback Decryption Failed.\r\n");
 8000dd8:	482d      	ldr	r0, [pc, #180]	@ (8000e90 <BL_Rollback+0xec>)
 8000dda:	f000 fcdd 	bl	8001798 <tfp_printf>
		HAL_FLASH_Lock();
 8000dde:	f001 f883 	bl	8001ee8 <HAL_FLASH_Lock>
		return 1;
 8000de2:	e049      	b.n	8000e78 <BL_Rollback+0xd4>
    }

    uint32_t *pDecryptedData = (uint32_t *)SCRATCH_ADDR; // Start of S7 (0x080C0000)
 8000de4:	4b28      	ldr	r3, [pc, #160]	@ (8000e88 <BL_Rollback+0xe4>)
 8000de6:	623b      	str	r3, [r7, #32]
   	uint32_t stackPointer = pDecryptedData[0];
 8000de8:	6a3b      	ldr	r3, [r7, #32]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	61fb      	str	r3, [r7, #28]
   	uint32_t resetVector  = pDecryptedData[1];
 8000dee:	6a3b      	ldr	r3, [r7, #32]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	61bb      	str	r3, [r7, #24]
   	// Check 1: Stack Pointer usually points to RAM (0x20xxxxxx)
   	// Check 2: Reset Vector must be within Flash range (approx 0x08040000 to 0x08080000)

   	// Simple check: Is the Reset Vector pointing to Flash?

   	if ((resetVector & 0xFF000000) != 0x08000000)
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000dfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000dfe:	d011      	beq.n	8000e24 <BL_Rollback+0x80>
   	{
		printf("[ERROR] The Backup in S6 is Empty or Invalid!\r\n");
 8000e00:	4824      	ldr	r0, [pc, #144]	@ (8000e94 <BL_Rollback+0xf0>)
 8000e02:	f000 fcc9 	bl	8001798 <tfp_printf>
		printf("[ERROR] Reset Vector: 0x%08X. Aborting Swap to protect Active App.\r\n", (unsigned int)resetVector);
 8000e06:	69b9      	ldr	r1, [r7, #24]
 8000e08:	4823      	ldr	r0, [pc, #140]	@ (8000e98 <BL_Rollback+0xf4>)
 8000e0a:	f000 fcc5 	bl	8001798 <tfp_printf>

		// Return to NORMAL state without erasing S5
		BootConfig_t cfg;
		BL_ReadConfig(&cfg);
 8000e0e:	463b      	mov	r3, r7
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fb77 	bl	8000504 <BL_ReadConfig>
		cfg.system_status = STATE_NORMAL;
 8000e16:	2304      	movs	r3, #4
 8000e18:	713b      	strb	r3, [r7, #4]
		BL_WriteConfig(&cfg);
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fb93 	bl	8000548 <BL_WriteConfig>
 8000e22:	e029      	b.n	8000e78 <BL_Rollback+0xd4>
		return 2;
   	}

    printf("[2/3] Backing up Current App (S5 -> S6)...\r\n");
 8000e24:	481d      	ldr	r0, [pc, #116]	@ (8000e9c <BL_Rollback+0xf8>)
 8000e26:	f000 fcb7 	bl	8001798 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000e2a:	4918      	ldr	r1, [pc, #96]	@ (8000e8c <BL_Rollback+0xe8>)
 8000e2c:	481c      	ldr	r0, [pc, #112]	@ (8000ea0 <BL_Rollback+0xfc>)
 8000e2e:	f7ff fd65 	bl	80008fc <BL_Encrypt_Backup>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d103      	bne.n	8000e40 <BL_Rollback+0x9c>
        printf("Error: Backup Failed.\r\n");
 8000e38:	481a      	ldr	r0, [pc, #104]	@ (8000ea4 <BL_Rollback+0x100>)
 8000e3a:	f000 fcad 	bl	8001798 <tfp_printf>
        return;
 8000e3e:	e01b      	b.n	8000e78 <BL_Rollback+0xd4>
    }

    printf("[3/3] Restoring Old App (S7 -> S5)...\r\n");
 8000e40:	4819      	ldr	r0, [pc, #100]	@ (8000ea8 <BL_Rollback+0x104>)
 8000e42:	f000 fca9 	bl	8001798 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000e46:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e4a:	4915      	ldr	r1, [pc, #84]	@ (8000ea0 <BL_Rollback+0xfc>)
 8000e4c:	480e      	ldr	r0, [pc, #56]	@ (8000e88 <BL_Rollback+0xe4>)
 8000e4e:	f7ff fbd1 	bl	80005f4 <BL_Raw_Copy>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d103      	bne.n	8000e60 <BL_Rollback+0xbc>
        printf("Error: Installation Failed.\r\n");
 8000e58:	4814      	ldr	r0, [pc, #80]	@ (8000eac <BL_Rollback+0x108>)
 8000e5a:	f000 fc9d 	bl	8001798 <tfp_printf>
        return;
 8000e5e:	e00b      	b.n	8000e78 <BL_Rollback+0xd4>
    }

    printf("[BL] Rollback Successful! Resetting...\r\n");
 8000e60:	4813      	ldr	r0, [pc, #76]	@ (8000eb0 <BL_Rollback+0x10c>)
 8000e62:	f000 fc99 	bl	8001798 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000e66:	2304      	movs	r3, #4
 8000e68:	743b      	strb	r3, [r7, #16]
    BL_WriteConfig(&cfg);
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fb6a 	bl	8000548 <BL_WriteConfig>
    HAL_NVIC_SystemReset();
 8000e74:	f000 ffb3 	bl	8001dde <HAL_NVIC_SystemReset>
}
 8000e78:	3728      	adds	r7, #40	@ 0x28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	08006c90 	.word	0x08006c90
 8000e84:	08006cb8 	.word	0x08006cb8
 8000e88:	08060000 	.word	0x08060000
 8000e8c:	08040000 	.word	0x08040000
 8000e90:	08006ce0 	.word	0x08006ce0
 8000e94:	08006d08 	.word	0x08006d08
 8000e98:	08006d38 	.word	0x08006d38
 8000e9c:	08006d80 	.word	0x08006d80
 8000ea0:	08020000 	.word	0x08020000
 8000ea4:	08006be4 	.word	0x08006be4
 8000ea8:	08006db0 	.word	0x08006db0
 8000eac:	08006c1c 	.word	0x08006c1c
 8000eb0:	08006dd8 	.word	0x08006dd8

08000eb4 <BL_ReadTerminalCommand>:

	return 1;
}

term_cmd_t BL_ReadTerminalCommand(uint32_t timeout_ms)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
    uint8_t c;

    printf("\r\n[BL] Terminal Menu:\r\n");
 8000ebc:	4836      	ldr	r0, [pc, #216]	@ (8000f98 <BL_ReadTerminalCommand+0xe4>)
 8000ebe:	f000 fc6b 	bl	8001798 <tfp_printf>
    printf("  a: auto boot (normal logic)\r\n");
 8000ec2:	4836      	ldr	r0, [pc, #216]	@ (8000f9c <BL_ReadTerminalCommand+0xe8>)
 8000ec4:	f000 fc68 	bl	8001798 <tfp_printf>
    printf("  b: boot active app (S5)\r\n");
 8000ec8:	4835      	ldr	r0, [pc, #212]	@ (8000fa0 <BL_ReadTerminalCommand+0xec>)
 8000eca:	f000 fc65 	bl	8001798 <tfp_printf>
    printf("  u: update (swap S6 -> S5)\r\n");
 8000ece:	4835      	ldr	r0, [pc, #212]	@ (8000fa4 <BL_ReadTerminalCommand+0xf0>)
 8000ed0:	f000 fc62 	bl	8001798 <tfp_printf>
    printf("  r: rollback\r\n");
 8000ed4:	4834      	ldr	r0, [pc, #208]	@ (8000fa8 <BL_ReadTerminalCommand+0xf4>)
 8000ed6:	f000 fc5f 	bl	8001798 <tfp_printf>
    printf("  i: info\r\n");
 8000eda:	4834      	ldr	r0, [pc, #208]	@ (8000fac <BL_ReadTerminalCommand+0xf8>)
 8000edc:	f000 fc5c 	bl	8001798 <tfp_printf>
    printf("[BL] Enter choice within %lu ms: ", (unsigned long)timeout_ms);
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	4833      	ldr	r0, [pc, #204]	@ (8000fb0 <BL_ReadTerminalCommand+0xfc>)
 8000ee4:	f000 fc58 	bl	8001798 <tfp_printf>

    if (HAL_UART_Receive(&huart1, &c, 1, timeout_ms) != HAL_OK) {
 8000ee8:	f107 010f 	add.w	r1, r7, #15
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2201      	movs	r2, #1
 8000ef0:	4830      	ldr	r0, [pc, #192]	@ (8000fb4 <BL_ReadTerminalCommand+0x100>)
 8000ef2:	f002 f946 	bl	8003182 <HAL_UART_Receive>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d004      	beq.n	8000f06 <BL_ReadTerminalCommand+0x52>
        printf("\r\n[BL] No input -> AUTO\r\n");
 8000efc:	482e      	ldr	r0, [pc, #184]	@ (8000fb8 <BL_ReadTerminalCommand+0x104>)
 8000efe:	f000 fc4b 	bl	8001798 <tfp_printf>
        return TERM_AUTO;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e044      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
    }

    printf("%c\r\n", c);
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	482c      	ldr	r0, [pc, #176]	@ (8000fbc <BL_ReadTerminalCommand+0x108>)
 8000f0c:	f000 fc44 	bl	8001798 <tfp_printf>

    switch (c) {
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	3b61      	subs	r3, #97	@ 0x61
 8000f14:	2b14      	cmp	r3, #20
 8000f16:	d837      	bhi.n	8000f88 <BL_ReadTerminalCommand+0xd4>
 8000f18:	a201      	add	r2, pc, #4	@ (adr r2, 8000f20 <BL_ReadTerminalCommand+0x6c>)
 8000f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1e:	bf00      	nop
 8000f20:	08000f75 	.word	0x08000f75
 8000f24:	08000f79 	.word	0x08000f79
 8000f28:	08000f89 	.word	0x08000f89
 8000f2c:	08000f89 	.word	0x08000f89
 8000f30:	08000f89 	.word	0x08000f89
 8000f34:	08000f89 	.word	0x08000f89
 8000f38:	08000f89 	.word	0x08000f89
 8000f3c:	08000f89 	.word	0x08000f89
 8000f40:	08000f85 	.word	0x08000f85
 8000f44:	08000f89 	.word	0x08000f89
 8000f48:	08000f89 	.word	0x08000f89
 8000f4c:	08000f89 	.word	0x08000f89
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f89 	.word	0x08000f89
 8000f58:	08000f89 	.word	0x08000f89
 8000f5c:	08000f89 	.word	0x08000f89
 8000f60:	08000f89 	.word	0x08000f89
 8000f64:	08000f81 	.word	0x08000f81
 8000f68:	08000f89 	.word	0x08000f89
 8000f6c:	08000f89 	.word	0x08000f89
 8000f70:	08000f7d 	.word	0x08000f7d
        case 'a': return TERM_AUTO;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e00b      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
        case 'b': return TERM_BOOT;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	e009      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
        case 'u': return TERM_UPDATE;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e007      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
        case 'r': return TERM_ROLLBACK;
 8000f80:	2304      	movs	r3, #4
 8000f82:	e005      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
        case 'i': return TERM_INFO;
 8000f84:	2305      	movs	r3, #5
 8000f86:	e003      	b.n	8000f90 <BL_ReadTerminalCommand+0xdc>
        default:
            printf("[BL] Unknown command -> AUTO\r\n");
 8000f88:	480d      	ldr	r0, [pc, #52]	@ (8000fc0 <BL_ReadTerminalCommand+0x10c>)
 8000f8a:	f000 fc05 	bl	8001798 <tfp_printf>
            return TERM_AUTO;
 8000f8e:	2301      	movs	r3, #1
    }
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	08006e64 	.word	0x08006e64
 8000f9c:	08006e7c 	.word	0x08006e7c
 8000fa0:	08006e9c 	.word	0x08006e9c
 8000fa4:	08006eb8 	.word	0x08006eb8
 8000fa8:	08006ed8 	.word	0x08006ed8
 8000fac:	08006ee8 	.word	0x08006ee8
 8000fb0:	08006ef4 	.word	0x08006ef4
 8000fb4:	20000058 	.word	0x20000058
 8000fb8:	08006f18 	.word	0x08006f18
 8000fbc:	08006f34 	.word	0x08006f34
 8000fc0:	08006f3c 	.word	0x08006f3c

08000fc4 <BL_PrintInfo>:

void BL_PrintInfo(BootConfig_t *cfg)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    printf("\r\n[BL] ===== INFO =====\r\n");
 8000fcc:	4814      	ldr	r0, [pc, #80]	@ (8001020 <BL_PrintInfo+0x5c>)
 8000fce:	f000 fbe3 	bl	8001798 <tfp_printf>
    printf("System status: %d\r\n", (int)cfg->system_status);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	791b      	ldrb	r3, [r3, #4]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4812      	ldr	r0, [pc, #72]	@ (8001024 <BL_PrintInfo+0x60>)
 8000fda:	f000 fbdd 	bl	8001798 <tfp_printf>

    FW_Status_t s5 = Firmware_Is_Valid(APP_ACTIVE_START_ADDR, SLOT_SIZE);
 8000fde:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000fe2:	4811      	ldr	r0, [pc, #68]	@ (8001028 <BL_PrintInfo+0x64>)
 8000fe4:	f000 f85a 	bl	800109c <Firmware_Is_Valid>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	73fb      	strb	r3, [r7, #15]
    FW_Status_t s6 = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000fec:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000ff0:	480e      	ldr	r0, [pc, #56]	@ (800102c <BL_PrintInfo+0x68>)
 8000ff2:	f000 f853 	bl	800109c <Firmware_Is_Valid>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	73bb      	strb	r3, [r7, #14]

    printf("S5 (Active)  @ 0x%08X : %x\r\n", (unsigned int)APP_ACTIVE_START_ADDR, (int)s5);
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	490a      	ldr	r1, [pc, #40]	@ (8001028 <BL_PrintInfo+0x64>)
 8001000:	480b      	ldr	r0, [pc, #44]	@ (8001030 <BL_PrintInfo+0x6c>)
 8001002:	f000 fbc9 	bl	8001798 <tfp_printf>
    printf("S6 (Download)@ 0x%08X : %x\r\n", (unsigned int)APP_DOWNLOAD_START_ADDR, (int)s6);
 8001006:	7bbb      	ldrb	r3, [r7, #14]
 8001008:	461a      	mov	r2, r3
 800100a:	4908      	ldr	r1, [pc, #32]	@ (800102c <BL_PrintInfo+0x68>)
 800100c:	4809      	ldr	r0, [pc, #36]	@ (8001034 <BL_PrintInfo+0x70>)
 800100e:	f000 fbc3 	bl	8001798 <tfp_printf>
    printf("====================\r\n");
 8001012:	4809      	ldr	r0, [pc, #36]	@ (8001038 <BL_PrintInfo+0x74>)
 8001014:	f000 fbc0 	bl	8001798 <tfp_printf>
}
 8001018:	bf00      	nop
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	08006f5c 	.word	0x08006f5c
 8001024:	08006f78 	.word	0x08006f78
 8001028:	08020000 	.word	0x08020000
 800102c:	08040000 	.word	0x08040000
 8001030:	08006f8c 	.word	0x08006f8c
 8001034:	08006fac 	.word	0x08006fac
 8001038:	08006fcc 	.word	0x08006fcc

0800103c <Find_Footer_Address>:
 * @param  slot_start Start address of the Flash sector/slot.
 * @param  slot_size  Size of the slot in bytes.
 * @retval Address of the fw_footer_t structure, or 0 if not found.
 */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	4413      	add	r3, r2
 800104c:	613b      	str	r3, [r7, #16]

    // Scan backwards from end of slot, 4 bytes at a time
    _Static_assert(sizeof(fw_footer_t) == 76, "Footer size mismatch!");
    for (int32_t addr = (int32_t)(slot_end - 4); addr >= (int32_t)slot_start; addr -= 4)
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	3b04      	subs	r3, #4
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	e011      	b.n	800107a <Find_Footer_Address+0x3e>
    {
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a0e      	ldr	r2, [pc, #56]	@ (8001094 <Find_Footer_Address+0x58>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d109      	bne.n	8001074 <Find_Footer_Address+0x38>
        {
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	3b48      	subs	r3, #72	@ 0x48
 8001064:	60fb      	str	r3, [r7, #12]
            if (footer_start < slot_start) continue;
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d301      	bcc.n	8001072 <Find_Footer_Address+0x36>
            return footer_start;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	e00b      	b.n	800108a <Find_Footer_Address+0x4e>
            if (footer_start < slot_start) continue;
 8001072:	bf00      	nop
    for (int32_t addr = (int32_t)(slot_end - 4); addr >= (int32_t)slot_start; addr -= 4)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	3b04      	subs	r3, #4
 8001078:	617b      	str	r3, [r7, #20]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	697a      	ldr	r2, [r7, #20]
 800107e:	429a      	cmp	r2, r3
 8001080:	dae9      	bge.n	8001056 <Find_Footer_Address+0x1a>
        }
    }
    tfp_printf("[BL] Footer is not found!!\r\n");
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <Find_Footer_Address+0x5c>)
 8001084:	f000 fb88 	bl	8001798 <tfp_printf>
    return 0; // Not found
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	454e4421 	.word	0x454e4421
 8001098:	08006fe4 	.word	0x08006fe4

0800109c <Firmware_Is_Valid>:
 * @param  start_addr Start address of the image in Flash.
 * @param  slot_size  Maximum size of the slot.
 * @retval BL_OK on success, or specific error code (e.g., BL_ERR_SIG_FAIL) on failure.
 */
FW_Status_t Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b0ad      	sub	sp, #180	@ 0xb4
 80010a0:	af02      	add	r7, sp, #8
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
    // 1. Find the footer
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 80010a6:	6839      	ldr	r1, [r7, #0]
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffc7 	bl	800103c <Find_Footer_Address>
 80010ae:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 80010b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <Firmware_Is_Valid+0x22>
        return BL_ERR_FOOTER_NOT_FOUND;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e043      	b.n	8001146 <Firmware_Is_Valid+0xaa>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 80010be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80010c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // Sanity check: Ensure payload size isn't larger than the slot
    if (footer->size > slot_size) {
 80010c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d201      	bcs.n	80010d6 <Firmware_Is_Valid+0x3a>
        return BL_ERR_IMAGE_SIZE_BAD;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e037      	b.n	8001146 <Firmware_Is_Valid+0xaa>

    // 2. Hash the Payload
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    if (tc_sha256_init(&s) != 1) return BL_ERR_HASH_FAIL;
 80010d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010da:	4618      	mov	r0, r3
 80010dc:	f005 f83a 	bl	8006154 <tc_sha256_init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d001      	beq.n	80010ea <Firmware_Is_Valid+0x4e>
 80010e6:	2306      	movs	r3, #6
 80010e8:	e02d      	b.n	8001146 <Firmware_Is_Valid+0xaa>

    // Hash the exact size specified in the footer
    tc_sha256_update(&s, (uint8_t*)start_addr, footer->size);
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f6:	4618      	mov	r0, r3
 80010f8:	f005 f868 	bl	80061cc <tc_sha256_update>

    if (tc_sha256_final(digest, &s) != 1) return BL_ERR_HASH_FAIL;
 80010fc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001100:	f107 0308 	add.w	r3, r7, #8
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f005 f8a3 	bl	8006252 <tc_sha256_final>
 800110c:	4603      	mov	r3, r0
 800110e:	2b01      	cmp	r3, #1
 8001110:	d001      	beq.n	8001116 <Firmware_Is_Valid+0x7a>
 8001112:	2306      	movs	r3, #6
 8001114:	e017      	b.n	8001146 <Firmware_Is_Valid+0xaa>
    // 3. Verify Signature
    int verify_result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8001116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800111a:	f103 0408 	add.w	r4, r3, #8
    int verify_result = uECC_verify(
 800111e:	f004 fa6d 	bl	80055fc <uECC_secp256r1>
 8001122:	4603      	mov	r3, r0
 8001124:	f107 0108 	add.w	r1, r7, #8
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	4623      	mov	r3, r4
 800112c:	2220      	movs	r2, #32
 800112e:	4808      	ldr	r0, [pc, #32]	@ (8001150 <Firmware_Is_Valid+0xb4>)
 8001130:	f004 fd3e 	bl	8005bb0 <uECC_verify>
 8001134:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    if (verify_result == 1) {
 8001138:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800113c:	2b01      	cmp	r3, #1
 800113e:	d101      	bne.n	8001144 <Firmware_Is_Valid+0xa8>
        return BL_OK; // Success!
 8001140:	2300      	movs	r3, #0
 8001142:	e000      	b.n	8001146 <Firmware_Is_Valid+0xaa>
    } else {
        return BL_ERR_SIG_FAIL; // Cryptographic failure
 8001144:	2307      	movs	r3, #7
    }
}
 8001146:	4618      	mov	r0, r3
 8001148:	37ac      	adds	r7, #172	@ 0xac
 800114a:	46bd      	mov	sp, r7
 800114c:	bd90      	pop	{r4, r7, pc}
 800114e:	bf00      	nop
 8001150:	08007464 	.word	0x08007464

08001154 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 030c 	add.w	r3, r7, #12
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	4b20      	ldr	r3, [pc, #128]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	4a1f      	ldr	r2, [pc, #124]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	6313      	str	r3, [r2, #48]	@ 0x30
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	f003 0304 	and.w	r3, r3, #4
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a18      	ldr	r2, [pc, #96]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 8001190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b16      	ldr	r3, [pc, #88]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	603b      	str	r3, [r7, #0]
 80011a6:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a11      	ldr	r2, [pc, #68]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <MX_GPIO_Init+0x9c>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011c4:	480b      	ldr	r0, [pc, #44]	@ (80011f4 <MX_GPIO_Init+0xa0>)
 80011c6:	f001 fa8f 	bl	80026e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d0:	2301      	movs	r3, #1
 80011d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	4619      	mov	r1, r3
 80011e2:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <MX_GPIO_Init+0xa0>)
 80011e4:	f001 f8fc 	bl	80023e0 <HAL_GPIO_Init>

}
 80011e8:	bf00      	nop
 80011ea:	3720      	adds	r7, #32
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40020800 	.word	0x40020800

080011f8 <Bootloader_JumpToApp>:
    }
    */

}

void Bootloader_JumpToApp(void) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 80011fe:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <Bootloader_JumpToApp+0xa0>)
 8001200:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	3304      	adds	r3, #4
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	60bb      	str	r3, [r7, #8]
    /*
    if ((app_stack_addr & 0x20000000) != 0x20000000) {
        return;
    }
	*/
    HAL_Delay(200); //waitpyhton to synchronize
 8001210:	20c8      	movs	r0, #200	@ 0xc8
 8001212:	f000 fcd1 	bl	8001bb8 <HAL_Delay>
    tfp_printf("MSP: %x\r\n",app_stack_addr);
 8001216:	68f9      	ldr	r1, [r7, #12]
 8001218:	4820      	ldr	r0, [pc, #128]	@ (800129c <Bootloader_JumpToApp+0xa4>)
 800121a:	f000 fabd 	bl	8001798 <tfp_printf>
    HAL_Delay(200); //waitpyhton to synchronize
 800121e:	20c8      	movs	r0, #200	@ 0xc8
 8001220:	f000 fcca 	bl	8001bb8 <HAL_Delay>
    tfp_printf("FLASH base address: %x\r\n",app_addr);
 8001224:	6939      	ldr	r1, [r7, #16]
 8001226:	481e      	ldr	r0, [pc, #120]	@ (80012a0 <Bootloader_JumpToApp+0xa8>)
 8001228:	f000 fab6 	bl	8001798 <tfp_printf>

    // 1. DISABLE SYSTICK
    SysTick->CTRL = 0;
 800122c:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <Bootloader_JumpToApp+0xac>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8001232:	4b1c      	ldr	r3, [pc, #112]	@ (80012a4 <Bootloader_JumpToApp+0xac>)
 8001234:	2200      	movs	r2, #0
 8001236:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8001238:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <Bootloader_JumpToApp+0xac>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 800123e:	b672      	cpsid	i
}
 8001240:	bf00      	nop
    // This will not crash now because we removed the printf in main
    __disable_irq();


    // 4. DISABLE INTERRUPTS
    HAL_DeInit();
 8001242:	f000 fc33 	bl	8001aac <HAL_DeInit>


    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	e010      	b.n	800126e <Bootloader_JumpToApp+0x76>
        NVIC->ICER[i] = 0xFFFFFFFF;
 800124c:	4a16      	ldr	r2, [pc, #88]	@ (80012a8 <Bootloader_JumpToApp+0xb0>)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3320      	adds	r3, #32
 8001252:	f04f 31ff 	mov.w	r1, #4294967295
 8001256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800125a:	4a13      	ldr	r2, [pc, #76]	@ (80012a8 <Bootloader_JumpToApp+0xb0>)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3360      	adds	r3, #96	@ 0x60
 8001260:	f04f 31ff 	mov.w	r1, #4294967295
 8001264:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	3301      	adds	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	2b07      	cmp	r3, #7
 8001272:	ddeb      	ble.n	800124c <Bootloader_JumpToApp+0x54>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <Bootloader_JumpToApp+0xb4>)
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	6093      	str	r3, [r2, #8]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f383 8808 	msr	MSP, r3
}
 8001284:	bf00      	nop


    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	607b      	str	r3, [r7, #4]
    pJump();
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4798      	blx	r3
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	08020000 	.word	0x08020000
 800129c:	08007048 	.word	0x08007048
 80012a0:	08007054 	.word	0x08007054
 80012a4:	e000e010 	.word	0xe000e010
 80012a8:	e000e100 	.word	0xe000e100
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012b6:	f000 fbd7 	bl	8001a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ba:	f000 f91b 	bl	80014f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012be:	f7ff ff49 	bl	8001154 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80012c2:	f000 fb23 	bl	800190c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
    tfp_init(&huart1);
 80012c6:	4870      	ldr	r0, [pc, #448]	@ (8001488 <main+0x1d8>)
 80012c8:	f000 f9d0 	bl	800166c <tfp_init>
    printf("\r\n========================================\r\n");
 80012cc:	486f      	ldr	r0, [pc, #444]	@ (800148c <main+0x1dc>)
 80012ce:	f000 fa63 	bl	8001798 <tfp_printf>
    printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 7); // VERIFY THIS PRINTS 1,7
 80012d2:	2207      	movs	r2, #7
 80012d4:	2101      	movs	r1, #1
 80012d6:	486e      	ldr	r0, [pc, #440]	@ (8001490 <main+0x1e0>)
 80012d8:	f000 fa5e 	bl	8001798 <tfp_printf>
    printf("========================================\r\n");
 80012dc:	486d      	ldr	r0, [pc, #436]	@ (8001494 <main+0x1e4>)
 80012de:	f000 fa5b 	bl	8001798 <tfp_printf>

    // 1. Read Config
    if (BL_ReadConfig(&config)) {
 80012e2:	486d      	ldr	r0, [pc, #436]	@ (8001498 <main+0x1e8>)
 80012e4:	f7ff f90e 	bl	8000504 <BL_ReadConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d005      	beq.n	80012fa <main+0x4a>
        printf("[BL] Config Invalid/Empty. Initialized to Defaults.\r\n");
 80012ee:	486b      	ldr	r0, [pc, #428]	@ (800149c <main+0x1ec>)
 80012f0:	f000 fa52 	bl	8001798 <tfp_printf>
        BL_WriteConfig(&config);
 80012f4:	4868      	ldr	r0, [pc, #416]	@ (8001498 <main+0x1e8>)
 80012f6:	f7ff f927 	bl	8000548 <BL_WriteConfig>
    }

    // 2. CHECK via terminal
    term_cmd_t cmd = BL_ReadTerminalCommand(HAL_MAX_DELAY); // infinitelly read the terminal unt,l resp
 80012fa:	f04f 30ff 	mov.w	r0, #4294967295
 80012fe:	f7ff fdd9 	bl	8000eb4 <BL_ReadTerminalCommand>
 8001302:	4603      	mov	r3, r0
 8001304:	75fb      	strb	r3, [r7, #23]

    if (cmd == TERM_INFO) {
 8001306:	7dfb      	ldrb	r3, [r7, #23]
 8001308:	2b05      	cmp	r3, #5
 800130a:	d109      	bne.n	8001320 <main+0x70>
        BL_PrintInfo(&config);
 800130c:	4862      	ldr	r0, [pc, #392]	@ (8001498 <main+0x1e8>)
 800130e:	f7ff fe59 	bl	8000fc4 <BL_PrintInfo>
        cmd = BL_ReadTerminalCommand(HAL_MAX_DELAY); // allow another choice after info
 8001312:	f04f 30ff 	mov.w	r0, #4294967295
 8001316:	f7ff fdcd 	bl	8000eb4 <BL_ReadTerminalCommand>
 800131a:	4603      	mov	r3, r0
 800131c:	75fb      	strb	r3, [r7, #23]
 800131e:	e04d      	b.n	80013bc <main+0x10c>
    }

    else if (cmd == TERM_UPDATE) {
 8001320:	7dfb      	ldrb	r3, [r7, #23]
 8001322:	2b03      	cmp	r3, #3
 8001324:	d11c      	bne.n	8001360 <main+0xb0>
        // Optional: only allow if S6 valid
        FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8001326:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 800132a:	485d      	ldr	r0, [pc, #372]	@ (80014a0 <main+0x1f0>)
 800132c:	f7ff feb6 	bl	800109c <Firmware_Is_Valid>
 8001330:	4603      	mov	r3, r0
 8001332:	73fb      	strb	r3, [r7, #15]
        if (status == BL_OK) {
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d109      	bne.n	800134e <main+0x9e>
            printf("[BL] Terminal requested UPDATE.\r\n");
 800133a:	485a      	ldr	r0, [pc, #360]	@ (80014a4 <main+0x1f4>)
 800133c:	f000 fa2c 	bl	8001798 <tfp_printf>
            config.system_status = STATE_UPDATE_REQ;
 8001340:	4b55      	ldr	r3, [pc, #340]	@ (8001498 <main+0x1e8>)
 8001342:	2205      	movs	r2, #5
 8001344:	711a      	strb	r2, [r3, #4]
            BL_WriteConfig(&config);
 8001346:	4854      	ldr	r0, [pc, #336]	@ (8001498 <main+0x1e8>)
 8001348:	f7ff f8fe 	bl	8000548 <BL_WriteConfig>
 800134c:	e036      	b.n	80013bc <main+0x10c>
        } else {
            printf("[BL] No valid image in S6 (err=%d). Staying NORMAL.\r\n", status);
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	4619      	mov	r1, r3
 8001352:	4855      	ldr	r0, [pc, #340]	@ (80014a8 <main+0x1f8>)
 8001354:	f000 fa20 	bl	8001798 <tfp_printf>
            config.system_status = STATE_NORMAL;
 8001358:	4b4f      	ldr	r3, [pc, #316]	@ (8001498 <main+0x1e8>)
 800135a:	2204      	movs	r2, #4
 800135c:	711a      	strb	r2, [r3, #4]
 800135e:	e02d      	b.n	80013bc <main+0x10c>
        }
    }
    else if (cmd == TERM_ROLLBACK) {
 8001360:	7dfb      	ldrb	r3, [r7, #23]
 8001362:	2b04      	cmp	r3, #4
 8001364:	d109      	bne.n	800137a <main+0xca>
        printf("[BL] Terminal requested ROLLBACK.\r\n");
 8001366:	4851      	ldr	r0, [pc, #324]	@ (80014ac <main+0x1fc>)
 8001368:	f000 fa16 	bl	8001798 <tfp_printf>
        config.system_status = STATE_ROLLBACK;
 800136c:	4b4a      	ldr	r3, [pc, #296]	@ (8001498 <main+0x1e8>)
 800136e:	2206      	movs	r2, #6
 8001370:	711a      	strb	r2, [r3, #4]
        BL_WriteConfig(&config);
 8001372:	4849      	ldr	r0, [pc, #292]	@ (8001498 <main+0x1e8>)
 8001374:	f7ff f8e8 	bl	8000548 <BL_WriteConfig>
 8001378:	e020      	b.n	80013bc <main+0x10c>
    }
    else if (cmd == TERM_BOOT) {
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d106      	bne.n	800138e <main+0xde>
        printf("[BL] Terminal requested BOOT.\r\n");
 8001380:	484b      	ldr	r0, [pc, #300]	@ (80014b0 <main+0x200>)
 8001382:	f000 fa09 	bl	8001798 <tfp_printf>
        config.system_status = STATE_NORMAL; // then fall into jump logic
 8001386:	4b44      	ldr	r3, [pc, #272]	@ (8001498 <main+0x1e8>)
 8001388:	2204      	movs	r2, #4
 800138a:	711a      	strb	r2, [r3, #4]
 800138c:	e016      	b.n	80013bc <main+0x10c>
    }
    else {
        // TERM_AUTO: keep whatever state is stored in config, your original design
        printf("[BL] AUTO mode.\r\n");
 800138e:	4849      	ldr	r0, [pc, #292]	@ (80014b4 <main+0x204>)
 8001390:	f000 fa02 	bl	8001798 <tfp_printf>
        // No New Update found.
		// We assume the user wants to SWAP (Rollback) to the other app.
		// Optional: Check if S6 is empty (0xFFFFFFFF) to prevent swapping with nothing.
		uint32_t *s6_ptr = (uint32_t*)APP_DOWNLOAD_START_ADDR;
 8001394:	4b42      	ldr	r3, [pc, #264]	@ (80014a0 <main+0x1f0>)
 8001396:	613b      	str	r3, [r7, #16]
		if (*s6_ptr == 0xFFFFFFFF) {
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a0:	d106      	bne.n	80013b0 <main+0x100>
		   printf(" -> Download Slot is Empty. Cannot Swap.\r\n");
 80013a2:	4845      	ldr	r0, [pc, #276]	@ (80014b8 <main+0x208>)
 80013a4:	f000 f9f8 	bl	8001798 <tfp_printf>
		   config.system_status = STATE_NORMAL;
 80013a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001498 <main+0x1e8>)
 80013aa:	2204      	movs	r2, #4
 80013ac:	711a      	strb	r2, [r3, #4]
 80013ae:	e005      	b.n	80013bc <main+0x10c>
		}
		else {
		   printf(" -> Download Slot has data (Backup). Requesting SWAP/ROLLBACK.\r\n");
 80013b0:	4842      	ldr	r0, [pc, #264]	@ (80014bc <main+0x20c>)
 80013b2:	f000 f9f1 	bl	8001798 <tfp_printf>
		   config.system_status = STATE_ROLLBACK; // <--- This performs the swap
 80013b6:	4b38      	ldr	r3, [pc, #224]	@ (8001498 <main+0x1e8>)
 80013b8:	2206      	movs	r2, #6
 80013ba:	711a      	strb	r2, [r3, #4]
			}
    }
 // Bootloader_Run();//Bootloader_JumpToApp(); // for f4 app}

  switch(config.system_status){
 80013bc:	4b36      	ldr	r3, [pc, #216]	@ (8001498 <main+0x1e8>)
 80013be:	791b      	ldrb	r3, [r3, #4]
 80013c0:	2b05      	cmp	r3, #5
 80013c2:	d002      	beq.n	80013ca <main+0x11a>
 80013c4:	2b06      	cmp	r3, #6
 80013c6:	d00e      	beq.n	80013e6 <main+0x136>
 80013c8:	e01a      	b.n	8001400 <main+0x150>
      case STATE_UPDATE_REQ:
          printf("[BL] State: UPDATE REQUESTED.\r\n");
 80013ca:	483d      	ldr	r0, [pc, #244]	@ (80014c0 <main+0x210>)
 80013cc:	f000 f9e4 	bl	8001798 <tfp_printf>
          BL_Swap_NoBuffer();
 80013d0:	f7ff fc0e 	bl	8000bf0 <BL_Swap_NoBuffer>

          printf("[BL] Update Failed. Reverting state.\r\n");
 80013d4:	483b      	ldr	r0, [pc, #236]	@ (80014c4 <main+0x214>)
 80013d6:	f000 f9df 	bl	8001798 <tfp_printf>
          config.system_status = STATE_NORMAL;
 80013da:	4b2f      	ldr	r3, [pc, #188]	@ (8001498 <main+0x1e8>)
 80013dc:	2204      	movs	r2, #4
 80013de:	711a      	strb	r2, [r3, #4]
          BL_WriteConfig(&config);
 80013e0:	482d      	ldr	r0, [pc, #180]	@ (8001498 <main+0x1e8>)
 80013e2:	f7ff f8b1 	bl	8000548 <BL_WriteConfig>
          // Fall through to try booting S5

      case STATE_ROLLBACK:
          // Call new Rollback Function
          BL_Rollback();
 80013e6:	f7ff fcdd 	bl	8000da4 <BL_Rollback>

          printf("[BL] Rollback Failed. Reverting state.\r\n");
 80013ea:	4837      	ldr	r0, [pc, #220]	@ (80014c8 <main+0x218>)
 80013ec:	f000 f9d4 	bl	8001798 <tfp_printf>
          config.system_status = STATE_NORMAL;
 80013f0:	4b29      	ldr	r3, [pc, #164]	@ (8001498 <main+0x1e8>)
 80013f2:	2204      	movs	r2, #4
 80013f4:	711a      	strb	r2, [r3, #4]
          BL_WriteConfig(&config);
 80013f6:	4828      	ldr	r0, [pc, #160]	@ (8001498 <main+0x1e8>)
 80013f8:	f7ff f8a6 	bl	8000548 <BL_WriteConfig>
          HAL_NVIC_SystemReset();
 80013fc:	f000 fcef 	bl	8001dde <HAL_NVIC_SystemReset>
          // Fall through

      case STATE_NORMAL:
      default:
          printf("[BL] State: NORMAL. Checking Active Application (S5)...\r\n");
 8001400:	4832      	ldr	r0, [pc, #200]	@ (80014cc <main+0x21c>)
 8001402:	f000 f9c9 	bl	8001798 <tfp_printf>

          // Check if S5 contains valid code (Reset Vector check)
          uint32_t *app_reset_vector = (uint32_t*)(APP_ACTIVE_START_ADDR + 4);
 8001406:	4b32      	ldr	r3, [pc, #200]	@ (80014d0 <main+0x220>)
 8001408:	60bb      	str	r3, [r7, #8]
          uint32_t app_entry_point = *app_reset_vector;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	607b      	str	r3, [r7, #4]
          HAL_Delay(500);
 8001410:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001414:	f000 fbd0 	bl	8001bb8 <HAL_Delay>
          printf("app_reset_vector: %x\r\n", app_reset_vector);
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	482e      	ldr	r0, [pc, #184]	@ (80014d4 <main+0x224>)
 800141c:	f000 f9bc 	bl	8001798 <tfp_printf>
          HAL_Delay(500);
 8001420:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001424:	f000 fbc8 	bl	8001bb8 <HAL_Delay>

          if (app_entry_point > APP_ACTIVE_START_ADDR && app_entry_point < (APP_ACTIVE_START_ADDR + SLOT_SIZE))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a2b      	ldr	r2, [pc, #172]	@ (80014d8 <main+0x228>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d90a      	bls.n	8001446 <main+0x196>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a2a      	ldr	r2, [pc, #168]	@ (80014dc <main+0x22c>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d806      	bhi.n	8001446 <main+0x196>
          {
              printf("[BL] Valid App found at 0x%X. Jumping...\r\n", (unsigned int)APP_ACTIVE_START_ADDR);
 8001438:	4927      	ldr	r1, [pc, #156]	@ (80014d8 <main+0x228>)
 800143a:	4829      	ldr	r0, [pc, #164]	@ (80014e0 <main+0x230>)
 800143c:	f000 f9ac 	bl	8001798 <tfp_printf>
              Bootloader_JumpToApp();
 8001440:	f7ff feda 	bl	80011f8 <Bootloader_JumpToApp>
 8001444:	e01c      	b.n	8001480 <main+0x1d0>
          }
          else
          {
              printf("[BL] S5 Empty or Invalid! Checking S6 for Auto-Provisioning...\r\n");
 8001446:	4827      	ldr	r0, [pc, #156]	@ (80014e4 <main+0x234>)
 8001448:	f000 f9a6 	bl	8001798 <tfp_printf>

              // Auto-Provision: If S5 empty, check if we uploaded file to S6
              if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) == 1)
 800144c:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001450:	4813      	ldr	r0, [pc, #76]	@ (80014a0 <main+0x1f0>)
 8001452:	f7ff fe23 	bl	800109c <Firmware_Is_Valid>
 8001456:	4603      	mov	r3, r0
 8001458:	2b01      	cmp	r3, #1
 800145a:	d10b      	bne.n	8001474 <main+0x1c4>
              {
                  printf("[BL] Valid Image found in S6! Triggering Update...\r\n");
 800145c:	4822      	ldr	r0, [pc, #136]	@ (80014e8 <main+0x238>)
 800145e:	f000 f99b 	bl	8001798 <tfp_printf>
                  config.system_status = STATE_UPDATE_REQ;
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <main+0x1e8>)
 8001464:	2205      	movs	r2, #5
 8001466:	711a      	strb	r2, [r3, #4]
                  BL_WriteConfig(&config);
 8001468:	480b      	ldr	r0, [pc, #44]	@ (8001498 <main+0x1e8>)
 800146a:	f7ff f86d 	bl	8000548 <BL_WriteConfig>
                  HAL_NVIC_SystemReset();
 800146e:	f000 fcb6 	bl	8001dde <HAL_NVIC_SystemReset>
 8001472:	e005      	b.n	8001480 <main+0x1d0>
              }
              else
              {
                  printf("[ERROR] No valid app in S5, and no update in S6.\r\n");
 8001474:	481d      	ldr	r0, [pc, #116]	@ (80014ec <main+0x23c>)
 8001476:	f000 f98f 	bl	8001798 <tfp_printf>
                  printf("[ERROR] System Halted.\r\n");
 800147a:	481d      	ldr	r0, [pc, #116]	@ (80014f0 <main+0x240>)
 800147c:	f000 f98c 	bl	8001798 <tfp_printf>
              }
          }
          break;
 8001480:	bf00      	nop

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
 8001482:	bf00      	nop
 8001484:	e7fd      	b.n	8001482 <main+0x1d2>
 8001486:	bf00      	nop
 8001488:	20000058 	.word	0x20000058
 800148c:	08007070 	.word	0x08007070
 8001490:	080070a0 	.word	0x080070a0
 8001494:	080070c8 	.word	0x080070c8
 8001498:	20000048 	.word	0x20000048
 800149c:	080070f4 	.word	0x080070f4
 80014a0:	08040000 	.word	0x08040000
 80014a4:	0800712c 	.word	0x0800712c
 80014a8:	08007150 	.word	0x08007150
 80014ac:	08007188 	.word	0x08007188
 80014b0:	080071ac 	.word	0x080071ac
 80014b4:	080071cc 	.word	0x080071cc
 80014b8:	080071e0 	.word	0x080071e0
 80014bc:	0800720c 	.word	0x0800720c
 80014c0:	08007250 	.word	0x08007250
 80014c4:	08007270 	.word	0x08007270
 80014c8:	08007298 	.word	0x08007298
 80014cc:	080072c4 	.word	0x080072c4
 80014d0:	08020004 	.word	0x08020004
 80014d4:	08007300 	.word	0x08007300
 80014d8:	08020000 	.word	0x08020000
 80014dc:	0803ffff 	.word	0x0803ffff
 80014e0:	08007318 	.word	0x08007318
 80014e4:	08007344 	.word	0x08007344
 80014e8:	08007388 	.word	0x08007388
 80014ec:	080073c0 	.word	0x080073c0
 80014f0:	080073f4 	.word	0x080073f4

080014f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b094      	sub	sp, #80	@ 0x50
 80014f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	2230      	movs	r2, #48	@ 0x30
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f005 f9ad 	bl	8006862 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	4b22      	ldr	r3, [pc, #136]	@ (80015a8 <SystemClock_Config+0xb4>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	4a21      	ldr	r2, [pc, #132]	@ (80015a8 <SystemClock_Config+0xb4>)
 8001522:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001526:	6413      	str	r3, [r2, #64]	@ 0x40
 8001528:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <SystemClock_Config+0xb4>)
 800152a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001534:	2300      	movs	r3, #0
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	4b1c      	ldr	r3, [pc, #112]	@ (80015ac <SystemClock_Config+0xb8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ac <SystemClock_Config+0xb8>)
 800153e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <SystemClock_Config+0xb8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001550:	2302      	movs	r3, #2
 8001552:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001554:	2301      	movs	r3, #1
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001558:	2310      	movs	r3, #16
 800155a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800155c:	2300      	movs	r3, #0
 800155e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001560:	f107 0320 	add.w	r3, r7, #32
 8001564:	4618      	mov	r0, r3
 8001566:	f001 f8d9 	bl	800271c <HAL_RCC_OscConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001570:	f000 f81e 	bl	80015b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001574:	230f      	movs	r3, #15
 8001576:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001580:	2300      	movs	r3, #0
 8001582:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f001 fb3c 	bl	8002c0c <HAL_RCC_ClockConfig>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800159a:	f000 f809 	bl	80015b0 <Error_Handler>
  }
}
 800159e:	bf00      	nop
 80015a0:	3750      	adds	r7, #80	@ 0x50
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40007000 	.word	0x40007000

080015b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015b4:	b672      	cpsid	i
}
 80015b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <Error_Handler+0x8>

080015bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <HAL_MspInit+0x4c>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001608 <HAL_MspInit+0x4c>)
 80015cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001608 <HAL_MspInit+0x4c>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <HAL_MspInit+0x4c>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e6:	4a08      	ldr	r2, [pc, #32]	@ (8001608 <HAL_MspInit+0x4c>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_MspInit+0x4c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40023800 	.word	0x40023800

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <NMI_Handler+0x4>

08001614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <HardFault_Handler+0x4>

0800161c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <MemManage_Handler+0x4>

08001624 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <BusFault_Handler+0x4>

0800162c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <UsageFault_Handler+0x4>

08001634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001662:	f000 fa89 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <tfp_init>:
#include "tiny_printf.h"
#include "stm32f4xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle;

void tfp_init(void* handle) {
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001674:	4a04      	ldr	r2, [pc, #16]	@ (8001688 <tfp_init+0x1c>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6013      	str	r3, [r2, #0]
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000054 	.word	0x20000054

0800168c <_tfp_putc>:

static void _tfp_putc(char c) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8001696:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <_tfp_putc+0x28>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d006      	beq.n	80016ac <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 800169e:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <_tfp_putc+0x28>)
 80016a0:	6818      	ldr	r0, [r3, #0]
 80016a2:	1df9      	adds	r1, r7, #7
 80016a4:	2364      	movs	r3, #100	@ 0x64
 80016a6:	2201      	movs	r2, #1
 80016a8:	f001 fce0 	bl	800306c <HAL_UART_Transmit>
    }
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000054 	.word	0x20000054

080016b8 <_tfp_puts>:

static void _tfp_puts(char *s) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 80016c0:	e006      	b.n	80016d0 <_tfp_puts+0x18>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	607a      	str	r2, [r7, #4]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ffde 	bl	800168c <_tfp_putc>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1f4      	bne.n	80016c2 <_tfp_puts+0xa>
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 80016e4:	b5b0      	push	{r4, r5, r7, lr}
 80016e6:	b090      	sub	sp, #64	@ 0x40
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80016ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001768 <_tfp_print_unsigned+0x84>)
 80016f0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80016f4:	461d      	mov	r5, r3
 80016f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016fa:	682b      	ldr	r3, [r5, #0]
 80016fc:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d11a      	bne.n	800173e <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 8001708:	2030      	movs	r0, #48	@ 0x30
 800170a:	f7ff ffbf 	bl	800168c <_tfp_putc>
 800170e:	e028      	b.n	8001762 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	fbb3 f1f2 	udiv	r1, r3, r2
 8001718:	fb01 f202 	mul.w	r2, r1, r2
 800171c:	1a9a      	subs	r2, r3, r2
 800171e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001720:	1c59      	adds	r1, r3, #1
 8001722:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001724:	3240      	adds	r2, #64	@ 0x40
 8001726:	443a      	add	r2, r7
 8001728:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800172c:	3340      	adds	r3, #64	@ 0x40
 800172e:	443b      	add	r3, r7
 8001730:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	fbb2 f3f3 	udiv	r3, r2, r3
 800173c:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1e5      	bne.n	8001710 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8001744:	e00a      	b.n	800175c <_tfp_print_unsigned+0x78>
 8001746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001748:	3b01      	subs	r3, #1
 800174a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800174c:	f107 0208 	add.w	r2, r7, #8
 8001750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001752:	4413      	add	r3, r2
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff98 	bl	800168c <_tfp_putc>
 800175c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175e:	2b00      	cmp	r3, #0
 8001760:	dcf1      	bgt.n	8001746 <_tfp_print_unsigned+0x62>
}
 8001762:	3740      	adds	r7, #64	@ 0x40
 8001764:	46bd      	mov	sp, r7
 8001766:	bdb0      	pop	{r4, r5, r7, pc}
 8001768:	08007410 	.word	0x08007410

0800176c <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	da05      	bge.n	8001786 <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 800177a:	202d      	movs	r0, #45	@ 0x2d
 800177c:	f7ff ff86 	bl	800168c <_tfp_putc>
        i = -i;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	425b      	negs	r3, r3
 8001784:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	210a      	movs	r1, #10
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ffaa 	bl	80016e4 <_tfp_print_unsigned>
}
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8001798:	b40f      	push	{r0, r1, r2, r3}
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 80017a6:	e09d      	b.n	80018e4 <tfp_printf+0x14c>
        if (ch != '%') {
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b25      	cmp	r3, #37	@ 0x25
 80017ac:	d004      	beq.n	80017b8 <tfp_printf+0x20>
            _tfp_putc(ch);
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff6b 	bl	800168c <_tfp_putc>
            continue;
 80017b6:	e095      	b.n	80018e4 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1c5a      	adds	r2, r3, #1
 80017bc:	613a      	str	r2, [r7, #16]
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 8097 	beq.w	80018f8 <tfp_printf+0x160>
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f2c0 8085 	blt.w	80018da <tfp_printf+0x142>
 80017d0:	2b78      	cmp	r3, #120	@ 0x78
 80017d2:	f300 8082 	bgt.w	80018da <tfp_printf+0x142>
 80017d6:	2b58      	cmp	r3, #88	@ 0x58
 80017d8:	db7f      	blt.n	80018da <tfp_printf+0x142>
 80017da:	3b58      	subs	r3, #88	@ 0x58
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d87c      	bhi.n	80018da <tfp_printf+0x142>
 80017e0:	a201      	add	r2, pc, #4	@ (adr r2, 80017e8 <tfp_printf+0x50>)
 80017e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e6:	bf00      	nop
 80017e8:	080018b1 	.word	0x080018b1
 80017ec:	080018db 	.word	0x080018db
 80017f0:	080018db 	.word	0x080018db
 80017f4:	080018db 	.word	0x080018db
 80017f8:	080018db 	.word	0x080018db
 80017fc:	080018db 	.word	0x080018db
 8001800:	080018db 	.word	0x080018db
 8001804:	080018db 	.word	0x080018db
 8001808:	080018db 	.word	0x080018db
 800180c:	080018db 	.word	0x080018db
 8001810:	080018db 	.word	0x080018db
 8001814:	0800186d 	.word	0x0800186d
 8001818:	0800188f 	.word	0x0800188f
 800181c:	080018db 	.word	0x080018db
 8001820:	080018db 	.word	0x080018db
 8001824:	080018db 	.word	0x080018db
 8001828:	080018db 	.word	0x080018db
 800182c:	080018db 	.word	0x080018db
 8001830:	080018db 	.word	0x080018db
 8001834:	080018db 	.word	0x080018db
 8001838:	080018db 	.word	0x080018db
 800183c:	080018db 	.word	0x080018db
 8001840:	080018db 	.word	0x080018db
 8001844:	080018db 	.word	0x080018db
 8001848:	080018c3 	.word	0x080018c3
 800184c:	080018db 	.word	0x080018db
 8001850:	080018db 	.word	0x080018db
 8001854:	0800187f 	.word	0x0800187f
 8001858:	080018db 	.word	0x080018db
 800185c:	0800189f 	.word	0x0800189f
 8001860:	080018db 	.word	0x080018db
 8001864:	080018db 	.word	0x080018db
 8001868:	080018b1 	.word	0x080018b1
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	1d1a      	adds	r2, r3, #4
 8001870:	603a      	str	r2, [r7, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff08 	bl	800168c <_tfp_putc>
 800187c:	e032      	b.n	80018e4 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	1d1a      	adds	r2, r3, #4
 8001882:	603a      	str	r2, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff16 	bl	80016b8 <_tfp_puts>
 800188c:	e02a      	b.n	80018e4 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	1d1a      	adds	r2, r3, #4
 8001892:	603a      	str	r2, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff68 	bl	800176c <_tfp_print_signed>
 800189c:	e022      	b.n	80018e4 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	1d1a      	adds	r2, r3, #4
 80018a2:	603a      	str	r2, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	210a      	movs	r1, #10
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff1b 	bl	80016e4 <_tfp_print_unsigned>
 80018ae:	e019      	b.n	80018e4 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	1d1a      	adds	r2, r3, #4
 80018b4:	603a      	str	r2, [r7, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2110      	movs	r1, #16
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff ff12 	bl	80016e4 <_tfp_print_unsigned>
 80018c0:	e010      	b.n	80018e4 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 80018c2:	4811      	ldr	r0, [pc, #68]	@ (8001908 <tfp_printf+0x170>)
 80018c4:	f7ff fef8 	bl	80016b8 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	1d1a      	adds	r2, r3, #4
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2110      	movs	r1, #16
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff06 	bl	80016e4 <_tfp_print_unsigned>
                break;
 80018d8:	e004      	b.n	80018e4 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fed5 	bl	800168c <_tfp_putc>
 80018e2:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	613a      	str	r2, [r7, #16]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	71fb      	strb	r3, [r7, #7]
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f47f af59 	bne.w	80017a8 <tfp_printf+0x10>
        }
    }
end:
 80018f6:	e000      	b.n	80018fa <tfp_printf+0x162>
            case 0: goto end;
 80018f8:	bf00      	nop
    va_end(va);
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001904:	b004      	add	sp, #16
 8001906:	4770      	bx	lr
 8001908:	08007424 	.word	0x08007424

0800190c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001912:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_USART1_UART_Init+0x50>)
 8001914:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	@ (8001958 <MX_USART1_UART_Init+0x4c>)
 8001944:	f001 fb42 	bl	8002fcc <HAL_UART_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800194e:	f7ff fe2f 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000058 	.word	0x20000058
 800195c:	40011000 	.word	0x40011000

08001960 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_UART_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12c      	bne.n	80019dc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a17      	ldr	r2, [pc, #92]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 800198c:	f043 0310 	orr.w	r3, r3, #16
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a10      	ldr	r2, [pc, #64]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80019be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c8:	2303      	movs	r3, #3
 80019ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019cc:	2307      	movs	r3, #7
 80019ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4619      	mov	r1, r3
 80019d6:	4805      	ldr	r0, [pc, #20]	@ (80019ec <HAL_UART_MspInit+0x8c>)
 80019d8:	f000 fd02 	bl	80023e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019dc:	bf00      	nop
 80019de:	3728      	adds	r7, #40	@ 0x28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40011000 	.word	0x40011000
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer, so length 32 kb then sp initialized as 20008000 */
 80019f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a28 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019f4:	f000 f826 	bl	8001a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019fa:	490d      	ldr	r1, [pc, #52]	@ (8001a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a00:	e002      	b.n	8001a08 <LoopCopyDataInit>

08001a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a06:	3304      	adds	r3, #4

08001a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a0c:	d3f9      	bcc.n	8001a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a10:	4c0a      	ldr	r4, [pc, #40]	@ (8001a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a14:	e001      	b.n	8001a1a <LoopFillZerobss>

08001a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a18:	3204      	adds	r2, #4

08001a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a1c:	d3fb      	bcc.n	8001a16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a1e:	f004 ff29 	bl	8006874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a22:	f7ff fc45 	bl	80012b0 <main>
  bx  lr    
 8001a26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer, so length 32 kb then sp initialized as 20008000 */
 8001a28:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a30:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001a34:	0800787c 	.word	0x0800787c
  ldr r2, =_sbss
 8001a38:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001a3c:	200000a4 	.word	0x200000a4

08001a40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a40:	e7fe      	b.n	8001a40 <ADC_IRQHandler>
	...

08001a44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <SystemInit+0x20>)
 8001a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <SystemInit+0x20>)
 8001a50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <HAL_Init+0x40>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa8 <HAL_Init+0x40>)
 8001a72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a78:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <HAL_Init+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa8 <HAL_Init+0x40>)
 8001a7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a84:	4b08      	ldr	r3, [pc, #32]	@ (8001aa8 <HAL_Init+0x40>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a07      	ldr	r2, [pc, #28]	@ (8001aa8 <HAL_Init+0x40>)
 8001a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a90:	2003      	movs	r0, #3
 8001a92:	f000 f97d 	bl	8001d90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a96:	200f      	movs	r0, #15
 8001a98:	f000 f83e 	bl	8001b18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a9c:	f7ff fd8e 	bl	80015bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023c00 	.word	0x40023c00

08001aac <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <HAL_DeInit+0x50>)
 8001ab4:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001abc:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001abe:	4a10      	ldr	r2, [pc, #64]	@ (8001b00 <HAL_DeInit+0x54>)
 8001ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001aca:	4a0e      	ldr	r2, [pc, #56]	@ (8001b04 <HAL_DeInit+0x58>)
 8001acc:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ad6:	2280      	movs	r2, #128	@ 0x80
 8001ad8:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001ada:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8001ae0:	4b05      	ldr	r3, [pc, #20]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae6:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001ae8:	4b03      	ldr	r3, [pc, #12]	@ (8001af8 <HAL_DeInit+0x4c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001aee:	f000 f80b 	bl	8001b08 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40023800 	.word	0x40023800
 8001afc:	10e2c80f 	.word	0x10e2c80f
 8001b00:	00177931 	.word	0x00177931
 8001b04:	0060109f 	.word	0x0060109f

08001b08 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <HAL_InitTick+0x54>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <HAL_InitTick+0x58>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f955 	bl	8001de6 <HAL_SYSTICK_Config>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e00e      	b.n	8001b64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d80a      	bhi.n	8001b62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	f04f 30ff 	mov.w	r0, #4294967295
 8001b54:	f000 f927 	bl	8001da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b58:	4a06      	ldr	r2, [pc, #24]	@ (8001b74 <HAL_InitTick+0x5c>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e000      	b.n	8001b64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	20000008 	.word	0x20000008
 8001b74:	20000004 	.word	0x20000004

08001b78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <HAL_IncTick+0x20>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <HAL_IncTick+0x24>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a04      	ldr	r2, [pc, #16]	@ (8001b9c <HAL_IncTick+0x24>)
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	200000a0 	.word	0x200000a0

08001ba0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba4:	4b03      	ldr	r3, [pc, #12]	@ (8001bb4 <HAL_GetTick+0x14>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	200000a0 	.word	0x200000a0

08001bb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bc0:	f7ff ffee 	bl	8001ba0 <HAL_GetTick>
 8001bc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd0:	d005      	beq.n	8001bde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <HAL_Delay+0x44>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4413      	add	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bde:	bf00      	nop
 8001be0:	f7ff ffde 	bl	8001ba0 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d8f7      	bhi.n	8001be0 <HAL_Delay+0x28>
  {
  }
}
 8001bf0:	bf00      	nop
 8001bf2:	bf00      	nop
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000008 	.word	0x20000008

08001c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c32:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	60d3      	str	r3, [r2, #12]
}
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <__NVIC_GetPriorityGrouping+0x18>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	0a1b      	lsrs	r3, r3, #8
 8001c52:	f003 0307 	and.w	r3, r3, #7
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	6039      	str	r1, [r7, #0]
 8001c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	db0a      	blt.n	8001c8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	490c      	ldr	r1, [pc, #48]	@ (8001cb0 <__NVIC_SetPriority+0x4c>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	0112      	lsls	r2, r2, #4
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	440b      	add	r3, r1
 8001c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c8c:	e00a      	b.n	8001ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4908      	ldr	r1, [pc, #32]	@ (8001cb4 <__NVIC_SetPriority+0x50>)
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	f003 030f 	and.w	r3, r3, #15
 8001c9a:	3b04      	subs	r3, #4
 8001c9c:	0112      	lsls	r2, r2, #4
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	440b      	add	r3, r1
 8001ca2:	761a      	strb	r2, [r3, #24]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	e000e100 	.word	0xe000e100
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b089      	sub	sp, #36	@ 0x24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f1c3 0307 	rsb	r3, r3, #7
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	bf28      	it	cs
 8001cd6:	2304      	movcs	r3, #4
 8001cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	3304      	adds	r3, #4
 8001cde:	2b06      	cmp	r3, #6
 8001ce0:	d902      	bls.n	8001ce8 <NVIC_EncodePriority+0x30>
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3b03      	subs	r3, #3
 8001ce6:	e000      	b.n	8001cea <NVIC_EncodePriority+0x32>
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cec:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43da      	mvns	r2, r3
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d00:	f04f 31ff 	mov.w	r1, #4294967295
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0a:	43d9      	mvns	r1, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d10:	4313      	orrs	r3, r2
         );
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3724      	adds	r7, #36	@ 0x24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001d24:	f3bf 8f4f 	dsb	sy
}
 8001d28:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <__NVIC_SystemReset+0x24>)
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001d32:	4904      	ldr	r1, [pc, #16]	@ (8001d44 <__NVIC_SystemReset+0x24>)
 8001d34:	4b04      	ldr	r3, [pc, #16]	@ (8001d48 <__NVIC_SystemReset+0x28>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d3a:	f3bf 8f4f 	dsb	sy
}
 8001d3e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <__NVIC_SystemReset+0x20>
 8001d44:	e000ed00 	.word	0xe000ed00
 8001d48:	05fa0004 	.word	0x05fa0004

08001d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d5c:	d301      	bcc.n	8001d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e00f      	b.n	8001d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <SysTick_Config+0x40>)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6a:	210f      	movs	r1, #15
 8001d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d70:	f7ff ff78 	bl	8001c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <SysTick_Config+0x40>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7a:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <SysTick_Config+0x40>)
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	e000e010 	.word	0xe000e010

08001d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ff31 	bl	8001c00 <__NVIC_SetPriorityGrouping>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b086      	sub	sp, #24
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	4603      	mov	r3, r0
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db8:	f7ff ff46 	bl	8001c48 <__NVIC_GetPriorityGrouping>
 8001dbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	68b9      	ldr	r1, [r7, #8]
 8001dc2:	6978      	ldr	r0, [r7, #20]
 8001dc4:	f7ff ff78 	bl	8001cb8 <NVIC_EncodePriority>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff47 	bl	8001c64 <__NVIC_SetPriority>
}
 8001dd6:	bf00      	nop
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001de2:	f7ff ff9d 	bl	8001d20 <__NVIC_SystemReset>

08001de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b082      	sub	sp, #8
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff ffac 	bl	8001d4c <SysTick_Config>
 8001df4:	4603      	mov	r3, r0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e0e:	4b23      	ldr	r3, [pc, #140]	@ (8001e9c <HAL_FLASH_Program+0x9c>)
 8001e10:	7e1b      	ldrb	r3, [r3, #24]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <HAL_FLASH_Program+0x1a>
 8001e16:	2302      	movs	r3, #2
 8001e18:	e03b      	b.n	8001e92 <HAL_FLASH_Program+0x92>
 8001e1a:	4b20      	ldr	r3, [pc, #128]	@ (8001e9c <HAL_FLASH_Program+0x9c>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e24:	f000 f87c 	bl	8001f20 <FLASH_WaitForLastOperation>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001e2c:	7dfb      	ldrb	r3, [r7, #23]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d12b      	bne.n	8001e8a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d105      	bne.n	8001e44 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001e38:	783b      	ldrb	r3, [r7, #0]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	68b8      	ldr	r0, [r7, #8]
 8001e3e:	f000 f927 	bl	8002090 <FLASH_Program_Byte>
 8001e42:	e016      	b.n	8001e72 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d105      	bne.n	8001e56 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001e4a:	883b      	ldrh	r3, [r7, #0]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	68b8      	ldr	r0, [r7, #8]
 8001e50:	f000 f8fa 	bl	8002048 <FLASH_Program_HalfWord>
 8001e54:	e00d      	b.n	8001e72 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d105      	bne.n	8001e68 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	68b8      	ldr	r0, [r7, #8]
 8001e62:	f000 f8cf 	bl	8002004 <FLASH_Program_Word>
 8001e66:	e004      	b.n	8001e72 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e6c:	68b8      	ldr	r0, [r7, #8]
 8001e6e:	f000 f897 	bl	8001fa0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e72:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e76:	f000 f853 	bl	8001f20 <FLASH_WaitForLastOperation>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <HAL_FLASH_Program+0xa0>)
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	4a07      	ldr	r2, [pc, #28]	@ (8001ea0 <HAL_FLASH_Program+0xa0>)
 8001e84:	f023 0301 	bic.w	r3, r3, #1
 8001e88:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e8a:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <HAL_FLASH_Program+0x9c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	761a      	strb	r2, [r3, #24]

  return status;
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000000c 	.word	0x2000000c
 8001ea0:	40023c00 	.word	0x40023c00

08001ea4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <HAL_FLASH_Unlock+0x38>)
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da0b      	bge.n	8001ece <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001eb6:	4b09      	ldr	r3, [pc, #36]	@ (8001edc <HAL_FLASH_Unlock+0x38>)
 8001eb8:	4a09      	ldr	r2, [pc, #36]	@ (8001ee0 <HAL_FLASH_Unlock+0x3c>)
 8001eba:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001ebc:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <HAL_FLASH_Unlock+0x38>)
 8001ebe:	4a09      	ldr	r2, [pc, #36]	@ (8001ee4 <HAL_FLASH_Unlock+0x40>)
 8001ec0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001ec2:	4b06      	ldr	r3, [pc, #24]	@ (8001edc <HAL_FLASH_Unlock+0x38>)
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	da01      	bge.n	8001ece <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001ece:	79fb      	ldrb	r3, [r7, #7]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	40023c00 	.word	0x40023c00
 8001ee0:	45670123 	.word	0x45670123
 8001ee4:	cdef89ab 	.word	0xcdef89ab

08001ee8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001eec:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <HAL_FLASH_Lock+0x1c>)
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	4a04      	ldr	r2, [pc, #16]	@ (8001f04 <HAL_FLASH_Lock+0x1c>)
 8001ef2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001ef6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	40023c00 	.word	0x40023c00

08001f08 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	@ (8001f1c <HAL_FLASH_GetError+0x14>)
 8001f0e:	69db      	ldr	r3, [r3, #28]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	2000000c 	.word	0x2000000c

08001f20 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f98 <FLASH_WaitForLastOperation+0x78>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001f32:	f7ff fe35 	bl	8001ba0 <HAL_GetTick>
 8001f36:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001f38:	e010      	b.n	8001f5c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f40:	d00c      	beq.n	8001f5c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d007      	beq.n	8001f58 <FLASH_WaitForLastOperation+0x38>
 8001f48:	f7ff fe2a 	bl	8001ba0 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d201      	bcs.n	8001f5c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e019      	b.n	8001f90 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <FLASH_WaitForLastOperation+0x7c>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1e8      	bne.n	8001f3a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001f68:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <FLASH_WaitForLastOperation+0x7c>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d002      	beq.n	8001f7a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f74:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <FLASH_WaitForLastOperation+0x7c>)
 8001f76:	2201      	movs	r2, #1
 8001f78:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001f7a:	4b08      	ldr	r3, [pc, #32]	@ (8001f9c <FLASH_WaitForLastOperation+0x7c>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001f86:	f000 f8a5 	bl	80020d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e000      	b.n	8001f90 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0

}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	2000000c 	.word	0x2000000c
 8001f9c:	40023c00 	.word	0x40023c00

08001fa0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001fac:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	4a13      	ldr	r2, [pc, #76]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	4a10      	ldr	r2, [pc, #64]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fbe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001fc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002000 <FLASH_Program_DoubleWord+0x60>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001fd6:	f3bf 8f6f 	isb	sy
}
 8001fda:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001fdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fe0:	f04f 0200 	mov.w	r2, #0
 8001fe4:	f04f 0300 	mov.w	r3, #0
 8001fe8:	000a      	movs	r2, r1
 8001fea:	2300      	movs	r3, #0
 8001fec:	68f9      	ldr	r1, [r7, #12]
 8001fee:	3104      	adds	r1, #4
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	40023c00 	.word	0x40023c00

08002004 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800200e:	4b0d      	ldr	r3, [pc, #52]	@ (8002044 <FLASH_Program_Word+0x40>)
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	4a0c      	ldr	r2, [pc, #48]	@ (8002044 <FLASH_Program_Word+0x40>)
 8002014:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002018:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800201a:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <FLASH_Program_Word+0x40>)
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	4a09      	ldr	r2, [pc, #36]	@ (8002044 <FLASH_Program_Word+0x40>)
 8002020:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002024:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002026:	4b07      	ldr	r3, [pc, #28]	@ (8002044 <FLASH_Program_Word+0x40>)
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	4a06      	ldr	r2, [pc, #24]	@ (8002044 <FLASH_Program_Word+0x40>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	601a      	str	r2, [r3, #0]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	40023c00 	.word	0x40023c00

08002048 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002054:	4b0d      	ldr	r3, [pc, #52]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	4a0c      	ldr	r2, [pc, #48]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 800205a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800205e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002060:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	4a09      	ldr	r2, [pc, #36]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 8002066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800206a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800206c:	4b07      	ldr	r3, [pc, #28]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	4a06      	ldr	r2, [pc, #24]	@ (800208c <FLASH_Program_HalfWord+0x44>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	801a      	strh	r2, [r3, #0]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40023c00 	.word	0x40023c00

08002090 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800209c:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	4a0b      	ldr	r2, [pc, #44]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 80020a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80020a8:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 80020aa:	4a09      	ldr	r2, [pc, #36]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80020b0:	4b07      	ldr	r3, [pc, #28]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	4a06      	ldr	r2, [pc, #24]	@ (80020d0 <FLASH_Program_Byte+0x40>)
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	78fa      	ldrb	r2, [r7, #3]
 80020c0:	701a      	strb	r2, [r3, #0]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40023c00 	.word	0x40023c00

080020d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80020d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0310 	and.w	r3, r3, #16
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d008      	beq.n	80020f6 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80020e4:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 80020e6:	69db      	ldr	r3, [r3, #28]
 80020e8:	f043 0310 	orr.w	r3, r3, #16
 80020ec:	4a2b      	ldr	r2, [pc, #172]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 80020ee:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80020f0:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 80020f2:	2210      	movs	r2, #16
 80020f4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80020f6:	4b28      	ldr	r3, [pc, #160]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	f003 0320 	and.w	r3, r3, #32
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d008      	beq.n	8002114 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002102:	4b26      	ldr	r3, [pc, #152]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f043 0308 	orr.w	r3, r3, #8
 800210a:	4a24      	ldr	r2, [pc, #144]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 800210c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800210e:	4b22      	ldr	r3, [pc, #136]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 8002110:	2220      	movs	r2, #32
 8002112:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002114:	4b20      	ldr	r3, [pc, #128]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800211c:	2b00      	cmp	r3, #0
 800211e:	d008      	beq.n	8002132 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002120:	4b1e      	ldr	r3, [pc, #120]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	4a1c      	ldr	r2, [pc, #112]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 800212a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800212c:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002132:	4b19      	ldr	r3, [pc, #100]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800213a:	2b00      	cmp	r3, #0
 800213c:	d008      	beq.n	8002150 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800213e:	4b17      	ldr	r3, [pc, #92]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	f043 0302 	orr.w	r3, r3, #2
 8002146:	4a15      	ldr	r2, [pc, #84]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002148:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800214a:	4b13      	ldr	r3, [pc, #76]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 800214c:	2280      	movs	r2, #128	@ 0x80
 800214e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002150:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002158:	2b00      	cmp	r3, #0
 800215a:	d009      	beq.n	8002170 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	4a0d      	ldr	r2, [pc, #52]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002166:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002168:	4b0b      	ldr	r3, [pc, #44]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 800216a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800216e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002170:	4b09      	ldr	r3, [pc, #36]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d008      	beq.n	800218e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800217c:	4b07      	ldr	r3, [pc, #28]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	f043 0320 	orr.w	r3, r3, #32
 8002184:	4a05      	ldr	r2, [pc, #20]	@ (800219c <FLASH_SetErrorCode+0xc8>)
 8002186:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002188:	4b03      	ldr	r3, [pc, #12]	@ (8002198 <FLASH_SetErrorCode+0xc4>)
 800218a:	2202      	movs	r2, #2
 800218c:	60da      	str	r2, [r3, #12]
  }
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40023c00 	.word	0x40023c00
 800219c:	2000000c 	.word	0x2000000c

080021a0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80021ae:	4b31      	ldr	r3, [pc, #196]	@ (8002274 <HAL_FLASHEx_Erase+0xd4>)
 80021b0:	7e1b      	ldrb	r3, [r3, #24]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d101      	bne.n	80021ba <HAL_FLASHEx_Erase+0x1a>
 80021b6:	2302      	movs	r3, #2
 80021b8:	e058      	b.n	800226c <HAL_FLASHEx_Erase+0xcc>
 80021ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002274 <HAL_FLASHEx_Erase+0xd4>)
 80021bc:	2201      	movs	r2, #1
 80021be:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021c0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021c4:	f7ff feac 	bl	8001f20 <FLASH_WaitForLastOperation>
 80021c8:	4603      	mov	r3, r0
 80021ca:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d148      	bne.n	8002264 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	f04f 32ff 	mov.w	r2, #4294967295
 80021d8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d115      	bne.n	800220e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f000 f844 	bl	800227c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021f4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021f8:	f7ff fe92 	bl	8001f20 <FLASH_WaitForLastOperation>
 80021fc:	4603      	mov	r3, r0
 80021fe:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002200:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <HAL_FLASHEx_Erase+0xd8>)
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	4a1c      	ldr	r2, [pc, #112]	@ (8002278 <HAL_FLASHEx_Erase+0xd8>)
 8002206:	f023 0304 	bic.w	r3, r3, #4
 800220a:	6113      	str	r3, [r2, #16]
 800220c:	e028      	b.n	8002260 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	e01c      	b.n	8002250 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	4619      	mov	r1, r3
 800221e:	68b8      	ldr	r0, [r7, #8]
 8002220:	f000 f850 	bl	80022c4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002224:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002228:	f7ff fe7a 	bl	8001f20 <FLASH_WaitForLastOperation>
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_FLASHEx_Erase+0xd8>)
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_FLASHEx_Erase+0xd8>)
 8002236:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800223a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	601a      	str	r2, [r3, #0]
          break;
 8002248:	e00a      	b.n	8002260 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	3301      	adds	r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	4413      	add	r3, r2
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	429a      	cmp	r2, r3
 800225e:	d3da      	bcc.n	8002216 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002260:	f000 f878 	bl	8002354 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <HAL_FLASHEx_Erase+0xd4>)
 8002266:	2200      	movs	r2, #0
 8002268:	761a      	strb	r2, [r3, #24]

  return status;
 800226a:	7bfb      	ldrb	r3, [r7, #15]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	2000000c 	.word	0x2000000c
 8002278:	40023c00 	.word	0x40023c00

0800227c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002288:	4b0d      	ldr	r3, [pc, #52]	@ (80022c0 <FLASH_MassErase+0x44>)
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	4a0c      	ldr	r2, [pc, #48]	@ (80022c0 <FLASH_MassErase+0x44>)
 800228e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002292:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002294:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <FLASH_MassErase+0x44>)
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	4a09      	ldr	r2, [pc, #36]	@ (80022c0 <FLASH_MassErase+0x44>)
 800229a:	f043 0304 	orr.w	r3, r3, #4
 800229e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80022a0:	4b07      	ldr	r3, [pc, #28]	@ (80022c0 <FLASH_MassErase+0x44>)
 80022a2:	691a      	ldr	r2, [r3, #16]
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	021b      	lsls	r3, r3, #8
 80022a8:	4313      	orrs	r3, r2
 80022aa:	4a05      	ldr	r2, [pc, #20]	@ (80022c0 <FLASH_MassErase+0x44>)
 80022ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b0:	6113      	str	r3, [r2, #16]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40023c00 	.word	0x40023c00

080022c4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80022d4:	78fb      	ldrb	r3, [r7, #3]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d102      	bne.n	80022e0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	e010      	b.n	8002302 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80022e0:	78fb      	ldrb	r3, [r7, #3]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d103      	bne.n	80022ee <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80022e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	e009      	b.n	8002302 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d103      	bne.n	80022fc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80022f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	e002      	b.n	8002302 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80022fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002300:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002302:	4b13      	ldr	r3, [pc, #76]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800230c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800230e:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002310:	691a      	ldr	r2, [r3, #16]
 8002312:	490f      	ldr	r1, [pc, #60]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	4a0c      	ldr	r2, [pc, #48]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002320:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002324:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002328:	691a      	ldr	r2, [r3, #16]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	4313      	orrs	r3, r2
 8002330:	4a07      	ldr	r2, [pc, #28]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002338:	4b05      	ldr	r3, [pc, #20]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	4a04      	ldr	r2, [pc, #16]	@ (8002350 <FLASH_Erase_Sector+0x8c>)
 800233e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002342:	6113      	str	r3, [r2, #16]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40023c00 	.word	0x40023c00

08002354 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002358:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <FLASH_FlushCaches+0x88>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002360:	2b00      	cmp	r3, #0
 8002362:	d017      	beq.n	8002394 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002364:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <FLASH_FlushCaches+0x88>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a1c      	ldr	r2, [pc, #112]	@ (80023dc <FLASH_FlushCaches+0x88>)
 800236a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800236e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002370:	4b1a      	ldr	r3, [pc, #104]	@ (80023dc <FLASH_FlushCaches+0x88>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a19      	ldr	r2, [pc, #100]	@ (80023dc <FLASH_FlushCaches+0x88>)
 8002376:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800237a:	6013      	str	r3, [r2, #0]
 800237c:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <FLASH_FlushCaches+0x88>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a16      	ldr	r2, [pc, #88]	@ (80023dc <FLASH_FlushCaches+0x88>)
 8002382:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002386:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002388:	4b14      	ldr	r3, [pc, #80]	@ (80023dc <FLASH_FlushCaches+0x88>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a13      	ldr	r2, [pc, #76]	@ (80023dc <FLASH_FlushCaches+0x88>)
 800238e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002392:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <FLASH_FlushCaches+0x88>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239c:	2b00      	cmp	r3, #0
 800239e:	d017      	beq.n	80023d0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80023a0:	4b0e      	ldr	r3, [pc, #56]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a0d      	ldr	r2, [pc, #52]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80023aa:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80023ac:	4b0b      	ldr	r3, [pc, #44]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a07      	ldr	r2, [pc, #28]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80023c2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a04      	ldr	r2, [pc, #16]	@ (80023dc <FLASH_FlushCaches+0x88>)
 80023ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ce:	6013      	str	r3, [r2, #0]
  }
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	40023c00 	.word	0x40023c00

080023e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	e159      	b.n	80026b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023fc:	2201      	movs	r2, #1
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	429a      	cmp	r2, r3
 8002416:	f040 8148 	bne.w	80026aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d005      	beq.n	8002432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242e:	2b02      	cmp	r3, #2
 8002430:	d130      	bne.n	8002494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	2203      	movs	r2, #3
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43db      	mvns	r3, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4013      	ands	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	091b      	lsrs	r3, r3, #4
 800247e:	f003 0201 	and.w	r2, r3, #1
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b03      	cmp	r3, #3
 800249e:	d017      	beq.n	80024d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	2203      	movs	r2, #3
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d123      	bne.n	8002524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	08da      	lsrs	r2, r3, #3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3208      	adds	r2, #8
 80024e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	08da      	lsrs	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3208      	adds	r2, #8
 800251e:	69b9      	ldr	r1, [r7, #24]
 8002520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	2203      	movs	r2, #3
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0203 	and.w	r2, r3, #3
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80a2 	beq.w	80026aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b57      	ldr	r3, [pc, #348]	@ (80026c8 <HAL_GPIO_Init+0x2e8>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256e:	4a56      	ldr	r2, [pc, #344]	@ (80026c8 <HAL_GPIO_Init+0x2e8>)
 8002570:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002574:	6453      	str	r3, [r2, #68]	@ 0x44
 8002576:	4b54      	ldr	r3, [pc, #336]	@ (80026c8 <HAL_GPIO_Init+0x2e8>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002582:	4a52      	ldr	r2, [pc, #328]	@ (80026cc <HAL_GPIO_Init+0x2ec>)
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	3302      	adds	r3, #2
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	220f      	movs	r2, #15
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a49      	ldr	r2, [pc, #292]	@ (80026d0 <HAL_GPIO_Init+0x2f0>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d019      	beq.n	80025e2 <HAL_GPIO_Init+0x202>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a48      	ldr	r2, [pc, #288]	@ (80026d4 <HAL_GPIO_Init+0x2f4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d013      	beq.n	80025de <HAL_GPIO_Init+0x1fe>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a47      	ldr	r2, [pc, #284]	@ (80026d8 <HAL_GPIO_Init+0x2f8>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d00d      	beq.n	80025da <HAL_GPIO_Init+0x1fa>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a46      	ldr	r2, [pc, #280]	@ (80026dc <HAL_GPIO_Init+0x2fc>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d007      	beq.n	80025d6 <HAL_GPIO_Init+0x1f6>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a45      	ldr	r2, [pc, #276]	@ (80026e0 <HAL_GPIO_Init+0x300>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d101      	bne.n	80025d2 <HAL_GPIO_Init+0x1f2>
 80025ce:	2304      	movs	r3, #4
 80025d0:	e008      	b.n	80025e4 <HAL_GPIO_Init+0x204>
 80025d2:	2307      	movs	r3, #7
 80025d4:	e006      	b.n	80025e4 <HAL_GPIO_Init+0x204>
 80025d6:	2303      	movs	r3, #3
 80025d8:	e004      	b.n	80025e4 <HAL_GPIO_Init+0x204>
 80025da:	2302      	movs	r3, #2
 80025dc:	e002      	b.n	80025e4 <HAL_GPIO_Init+0x204>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <HAL_GPIO_Init+0x204>
 80025e2:	2300      	movs	r3, #0
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	f002 0203 	and.w	r2, r2, #3
 80025ea:	0092      	lsls	r2, r2, #2
 80025ec:	4093      	lsls	r3, r2
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025f4:	4935      	ldr	r1, [pc, #212]	@ (80026cc <HAL_GPIO_Init+0x2ec>)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	089b      	lsrs	r3, r3, #2
 80025fa:	3302      	adds	r3, #2
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002602:	4b38      	ldr	r3, [pc, #224]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	43db      	mvns	r3, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4013      	ands	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002626:	4a2f      	ldr	r2, [pc, #188]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800262c:	4b2d      	ldr	r3, [pc, #180]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002650:	4a24      	ldr	r2, [pc, #144]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002656:	4b23      	ldr	r3, [pc, #140]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	43db      	mvns	r3, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4013      	ands	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800267a:	4a1a      	ldr	r2, [pc, #104]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002680:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	43db      	mvns	r3, r3
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026a4:	4a0f      	ldr	r2, [pc, #60]	@ (80026e4 <HAL_GPIO_Init+0x304>)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3301      	adds	r3, #1
 80026ae:	61fb      	str	r3, [r7, #28]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	2b0f      	cmp	r3, #15
 80026b4:	f67f aea2 	bls.w	80023fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	3724      	adds	r7, #36	@ 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40013800 	.word	0x40013800
 80026d0:	40020000 	.word	0x40020000
 80026d4:	40020400 	.word	0x40020400
 80026d8:	40020800 	.word	0x40020800
 80026dc:	40020c00 	.word	0x40020c00
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40013c00 	.word	0x40013c00

080026e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	460b      	mov	r3, r1
 80026f2:	807b      	strh	r3, [r7, #2]
 80026f4:	4613      	mov	r3, r2
 80026f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026f8:	787b      	ldrb	r3, [r7, #1]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026fe:	887a      	ldrh	r2, [r7, #2]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002704:	e003      	b.n	800270e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002706:	887b      	ldrh	r3, [r7, #2]
 8002708:	041a      	lsls	r2, r3, #16
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	619a      	str	r2, [r3, #24]
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
	...

0800271c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e267      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d075      	beq.n	8002826 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800273a:	4b88      	ldr	r3, [pc, #544]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 030c 	and.w	r3, r3, #12
 8002742:	2b04      	cmp	r3, #4
 8002744:	d00c      	beq.n	8002760 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002746:	4b85      	ldr	r3, [pc, #532]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800274e:	2b08      	cmp	r3, #8
 8002750:	d112      	bne.n	8002778 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002752:	4b82      	ldr	r3, [pc, #520]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800275a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800275e:	d10b      	bne.n	8002778 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002760:	4b7e      	ldr	r3, [pc, #504]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d05b      	beq.n	8002824 <HAL_RCC_OscConfig+0x108>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d157      	bne.n	8002824 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e242      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002780:	d106      	bne.n	8002790 <HAL_RCC_OscConfig+0x74>
 8002782:	4b76      	ldr	r3, [pc, #472]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a75      	ldr	r2, [pc, #468]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	e01d      	b.n	80027cc <HAL_RCC_OscConfig+0xb0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002798:	d10c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x98>
 800279a:	4b70      	ldr	r3, [pc, #448]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a6f      	ldr	r2, [pc, #444]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027a4:	6013      	str	r3, [r2, #0]
 80027a6:	4b6d      	ldr	r3, [pc, #436]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a6c      	ldr	r2, [pc, #432]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	e00b      	b.n	80027cc <HAL_RCC_OscConfig+0xb0>
 80027b4:	4b69      	ldr	r3, [pc, #420]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a68      	ldr	r2, [pc, #416]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027be:	6013      	str	r3, [r2, #0]
 80027c0:	4b66      	ldr	r3, [pc, #408]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a65      	ldr	r2, [pc, #404]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d013      	beq.n	80027fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7ff f9e4 	bl	8001ba0 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027dc:	f7ff f9e0 	bl	8001ba0 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b64      	cmp	r3, #100	@ 0x64
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e207      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ee:	4b5b      	ldr	r3, [pc, #364]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f0      	beq.n	80027dc <HAL_RCC_OscConfig+0xc0>
 80027fa:	e014      	b.n	8002826 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fc:	f7ff f9d0 	bl	8001ba0 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002804:	f7ff f9cc 	bl	8001ba0 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	@ 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e1f3      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002816:	4b51      	ldr	r3, [pc, #324]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0xe8>
 8002822:	e000      	b.n	8002826 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002824:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d063      	beq.n	80028fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002832:	4b4a      	ldr	r3, [pc, #296]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800283e:	4b47      	ldr	r3, [pc, #284]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002846:	2b08      	cmp	r3, #8
 8002848:	d11c      	bne.n	8002884 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800284a:	4b44      	ldr	r3, [pc, #272]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d116      	bne.n	8002884 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002856:	4b41      	ldr	r3, [pc, #260]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d005      	beq.n	800286e <HAL_RCC_OscConfig+0x152>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d001      	beq.n	800286e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e1c7      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800286e:	4b3b      	ldr	r3, [pc, #236]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	4937      	ldr	r1, [pc, #220]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 800287e:	4313      	orrs	r3, r2
 8002880:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002882:	e03a      	b.n	80028fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d020      	beq.n	80028ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800288c:	4b34      	ldr	r3, [pc, #208]	@ (8002960 <HAL_RCC_OscConfig+0x244>)
 800288e:	2201      	movs	r2, #1
 8002890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002892:	f7ff f985 	bl	8001ba0 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800289a:	f7ff f981 	bl	8001ba0 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e1a8      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ac:	4b2b      	ldr	r3, [pc, #172]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b8:	4b28      	ldr	r3, [pc, #160]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4925      	ldr	r1, [pc, #148]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	600b      	str	r3, [r1, #0]
 80028cc:	e015      	b.n	80028fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ce:	4b24      	ldr	r3, [pc, #144]	@ (8002960 <HAL_RCC_OscConfig+0x244>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7ff f964 	bl	8001ba0 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028dc:	f7ff f960 	bl	8001ba0 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e187      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ee:	4b1b      	ldr	r3, [pc, #108]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d036      	beq.n	8002974 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d016      	beq.n	800293c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290e:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <HAL_RCC_OscConfig+0x248>)
 8002910:	2201      	movs	r2, #1
 8002912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002914:	f7ff f944 	bl	8001ba0 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291c:	f7ff f940 	bl	8001ba0 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e167      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800292e:	4b0b      	ldr	r3, [pc, #44]	@ (800295c <HAL_RCC_OscConfig+0x240>)
 8002930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x200>
 800293a:	e01b      	b.n	8002974 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <HAL_RCC_OscConfig+0x248>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002942:	f7ff f92d 	bl	8001ba0 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002948:	e00e      	b.n	8002968 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800294a:	f7ff f929 	bl	8001ba0 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d907      	bls.n	8002968 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e150      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
 800295c:	40023800 	.word	0x40023800
 8002960:	42470000 	.word	0x42470000
 8002964:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002968:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 800296a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1ea      	bne.n	800294a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 8097 	beq.w	8002ab0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002982:	2300      	movs	r3, #0
 8002984:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002986:	4b81      	ldr	r3, [pc, #516]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10f      	bne.n	80029b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	4b7d      	ldr	r3, [pc, #500]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	4a7c      	ldr	r2, [pc, #496]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 800299c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a2:	4b7a      	ldr	r3, [pc, #488]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ae:	2301      	movs	r3, #1
 80029b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b2:	4b77      	ldr	r3, [pc, #476]	@ (8002b90 <HAL_RCC_OscConfig+0x474>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d118      	bne.n	80029f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029be:	4b74      	ldr	r3, [pc, #464]	@ (8002b90 <HAL_RCC_OscConfig+0x474>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a73      	ldr	r2, [pc, #460]	@ (8002b90 <HAL_RCC_OscConfig+0x474>)
 80029c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029ca:	f7ff f8e9 	bl	8001ba0 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d2:	f7ff f8e5 	bl	8001ba0 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e10c      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002b90 <HAL_RCC_OscConfig+0x474>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d106      	bne.n	8002a06 <HAL_RCC_OscConfig+0x2ea>
 80029f8:	4b64      	ldr	r3, [pc, #400]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 80029fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fc:	4a63      	ldr	r2, [pc, #396]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a04:	e01c      	b.n	8002a40 <HAL_RCC_OscConfig+0x324>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b05      	cmp	r3, #5
 8002a0c:	d10c      	bne.n	8002a28 <HAL_RCC_OscConfig+0x30c>
 8002a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a12:	4a5e      	ldr	r2, [pc, #376]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a14:	f043 0304 	orr.w	r3, r3, #4
 8002a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a26:	e00b      	b.n	8002a40 <HAL_RCC_OscConfig+0x324>
 8002a28:	4b58      	ldr	r3, [pc, #352]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2c:	4a57      	ldr	r2, [pc, #348]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a34:	4b55      	ldr	r3, [pc, #340]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a38:	4a54      	ldr	r2, [pc, #336]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a3a:	f023 0304 	bic.w	r3, r3, #4
 8002a3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d015      	beq.n	8002a74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a48:	f7ff f8aa 	bl	8001ba0 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a4e:	e00a      	b.n	8002a66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a50:	f7ff f8a6 	bl	8001ba0 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e0cb      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a66:	4b49      	ldr	r3, [pc, #292]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0ee      	beq.n	8002a50 <HAL_RCC_OscConfig+0x334>
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a74:	f7ff f894 	bl	8001ba0 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a7a:	e00a      	b.n	8002a92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7c:	f7ff f890 	bl	8001ba0 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e0b5      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a92:	4b3e      	ldr	r3, [pc, #248]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1ee      	bne.n	8002a7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a9e:	7dfb      	ldrb	r3, [r7, #23]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d105      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aa4:	4b39      	ldr	r3, [pc, #228]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	4a38      	ldr	r2, [pc, #224]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 80a1 	beq.w	8002bfc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aba:	4b34      	ldr	r3, [pc, #208]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 030c 	and.w	r3, r3, #12
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d05c      	beq.n	8002b80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d141      	bne.n	8002b52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ace:	4b31      	ldr	r3, [pc, #196]	@ (8002b94 <HAL_RCC_OscConfig+0x478>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad4:	f7ff f864 	bl	8001ba0 <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002adc:	f7ff f860 	bl	8001ba0 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e087      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aee:	4b27      	ldr	r3, [pc, #156]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f0      	bne.n	8002adc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	69da      	ldr	r2, [r3, #28]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	431a      	orrs	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b08:	019b      	lsls	r3, r3, #6
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b10:	085b      	lsrs	r3, r3, #1
 8002b12:	3b01      	subs	r3, #1
 8002b14:	041b      	lsls	r3, r3, #16
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	061b      	lsls	r3, r3, #24
 8002b1e:	491b      	ldr	r1, [pc, #108]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b24:	4b1b      	ldr	r3, [pc, #108]	@ (8002b94 <HAL_RCC_OscConfig+0x478>)
 8002b26:	2201      	movs	r2, #1
 8002b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2a:	f7ff f839 	bl	8001ba0 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b32:	f7ff f835 	bl	8001ba0 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e05c      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0f0      	beq.n	8002b32 <HAL_RCC_OscConfig+0x416>
 8002b50:	e054      	b.n	8002bfc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b52:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <HAL_RCC_OscConfig+0x478>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b58:	f7ff f822 	bl	8001ba0 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7ff f81e 	bl	8001ba0 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e045      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b72:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <HAL_RCC_OscConfig+0x470>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x444>
 8002b7e:	e03d      	b.n	8002bfc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d107      	bne.n	8002b98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e038      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	40007000 	.word	0x40007000
 8002b94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b98:	4b1b      	ldr	r3, [pc, #108]	@ (8002c08 <HAL_RCC_OscConfig+0x4ec>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d028      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d121      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d11a      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bc8:	4013      	ands	r3, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d111      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	085b      	lsrs	r3, r3, #1
 8002be0:	3b01      	subs	r3, #1
 8002be2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d107      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e000      	b.n	8002bfe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40023800 	.word	0x40023800

08002c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e0cc      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c20:	4b68      	ldr	r3, [pc, #416]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d90c      	bls.n	8002c48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	4b65      	ldr	r3, [pc, #404]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	b2d2      	uxtb	r2, r2
 8002c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c36:	4b63      	ldr	r3, [pc, #396]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d001      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e0b8      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d020      	beq.n	8002c96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d005      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c60:	4b59      	ldr	r3, [pc, #356]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	4a58      	ldr	r2, [pc, #352]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d005      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c78:	4b53      	ldr	r3, [pc, #332]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	4a52      	ldr	r2, [pc, #328]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c84:	4b50      	ldr	r3, [pc, #320]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	494d      	ldr	r1, [pc, #308]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d044      	beq.n	8002d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d107      	bne.n	8002cba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002caa:	4b47      	ldr	r3, [pc, #284]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d119      	bne.n	8002cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e07f      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d003      	beq.n	8002cca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d107      	bne.n	8002cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cca:	4b3f      	ldr	r3, [pc, #252]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e06f      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cda:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e067      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cea:	4b37      	ldr	r3, [pc, #220]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f023 0203 	bic.w	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4934      	ldr	r1, [pc, #208]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cfc:	f7fe ff50 	bl	8001ba0 <HAL_GetTick>
 8002d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d02:	e00a      	b.n	8002d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d04:	f7fe ff4c 	bl	8001ba0 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e04f      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 020c 	and.w	r2, r3, #12
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d1eb      	bne.n	8002d04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d2c:	4b25      	ldr	r3, [pc, #148]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d20c      	bcs.n	8002d54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3a:	4b22      	ldr	r3, [pc, #136]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	4b20      	ldr	r3, [pc, #128]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d001      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e032      	b.n	8002dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d008      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d60:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	4916      	ldr	r1, [pc, #88]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d009      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d7e:	4b12      	ldr	r3, [pc, #72]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	490e      	ldr	r1, [pc, #56]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d92:	f000 f821 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 8002d96:	4602      	mov	r2, r0
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	091b      	lsrs	r3, r3, #4
 8002d9e:	f003 030f 	and.w	r3, r3, #15
 8002da2:	490a      	ldr	r1, [pc, #40]	@ (8002dcc <HAL_RCC_ClockConfig+0x1c0>)
 8002da4:	5ccb      	ldrb	r3, [r1, r3]
 8002da6:	fa22 f303 	lsr.w	r3, r2, r3
 8002daa:	4a09      	ldr	r2, [pc, #36]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dae:	4b09      	ldr	r3, [pc, #36]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fe feb0 	bl	8001b18 <HAL_InitTick>

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023c00 	.word	0x40023c00
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	080074a4 	.word	0x080074a4
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	20000004 	.word	0x20000004

08002dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ddc:	b090      	sub	sp, #64	@ 0x40
 8002dde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002de4:	2300      	movs	r3, #0
 8002de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002df0:	4b59      	ldr	r3, [pc, #356]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 030c 	and.w	r3, r3, #12
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d00d      	beq.n	8002e18 <HAL_RCC_GetSysClockFreq+0x40>
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	f200 80a1 	bhi.w	8002f44 <HAL_RCC_GetSysClockFreq+0x16c>
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <HAL_RCC_GetSysClockFreq+0x34>
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d003      	beq.n	8002e12 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e0a:	e09b      	b.n	8002f44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e0c:	4b53      	ldr	r3, [pc, #332]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x184>)
 8002e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e10:	e09b      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e12:	4b53      	ldr	r3, [pc, #332]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e16:	e098      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e18:	4b4f      	ldr	r3, [pc, #316]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e22:	4b4d      	ldr	r3, [pc, #308]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d028      	beq.n	8002e80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	099b      	lsrs	r3, r3, #6
 8002e34:	2200      	movs	r2, #0
 8002e36:	623b      	str	r3, [r7, #32]
 8002e38:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e40:	2100      	movs	r1, #0
 8002e42:	4b47      	ldr	r3, [pc, #284]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e44:	fb03 f201 	mul.w	r2, r3, r1
 8002e48:	2300      	movs	r3, #0
 8002e4a:	fb00 f303 	mul.w	r3, r0, r3
 8002e4e:	4413      	add	r3, r2
 8002e50:	4a43      	ldr	r2, [pc, #268]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e52:	fba0 1202 	umull	r1, r2, r0, r2
 8002e56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e58:	460a      	mov	r2, r1
 8002e5a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e5e:	4413      	add	r3, r2
 8002e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e64:	2200      	movs	r2, #0
 8002e66:	61bb      	str	r3, [r7, #24]
 8002e68:	61fa      	str	r2, [r7, #28]
 8002e6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e72:	f7fd f9b1 	bl	80001d8 <__aeabi_uldivmod>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e7e:	e053      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e80:	4b35      	ldr	r3, [pc, #212]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	099b      	lsrs	r3, r3, #6
 8002e86:	2200      	movs	r2, #0
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	617a      	str	r2, [r7, #20]
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e92:	f04f 0b00 	mov.w	fp, #0
 8002e96:	4652      	mov	r2, sl
 8002e98:	465b      	mov	r3, fp
 8002e9a:	f04f 0000 	mov.w	r0, #0
 8002e9e:	f04f 0100 	mov.w	r1, #0
 8002ea2:	0159      	lsls	r1, r3, #5
 8002ea4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ea8:	0150      	lsls	r0, r2, #5
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	ebb2 080a 	subs.w	r8, r2, sl
 8002eb2:	eb63 090b 	sbc.w	r9, r3, fp
 8002eb6:	f04f 0200 	mov.w	r2, #0
 8002eba:	f04f 0300 	mov.w	r3, #0
 8002ebe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002ec2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ec6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002eca:	ebb2 0408 	subs.w	r4, r2, r8
 8002ece:	eb63 0509 	sbc.w	r5, r3, r9
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	f04f 0300 	mov.w	r3, #0
 8002eda:	00eb      	lsls	r3, r5, #3
 8002edc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ee0:	00e2      	lsls	r2, r4, #3
 8002ee2:	4614      	mov	r4, r2
 8002ee4:	461d      	mov	r5, r3
 8002ee6:	eb14 030a 	adds.w	r3, r4, sl
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	eb45 030b 	adc.w	r3, r5, fp
 8002ef0:	607b      	str	r3, [r7, #4]
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002efe:	4629      	mov	r1, r5
 8002f00:	028b      	lsls	r3, r1, #10
 8002f02:	4621      	mov	r1, r4
 8002f04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f08:	4621      	mov	r1, r4
 8002f0a:	028a      	lsls	r2, r1, #10
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	4619      	mov	r1, r3
 8002f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f12:	2200      	movs	r2, #0
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	60fa      	str	r2, [r7, #12]
 8002f18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f1c:	f7fd f95c 	bl	80001d8 <__aeabi_uldivmod>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4613      	mov	r3, r2
 8002f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f28:	4b0b      	ldr	r3, [pc, #44]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	0c1b      	lsrs	r3, r3, #16
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	3301      	adds	r3, #1
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002f38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f42:	e002      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f44:	4b05      	ldr	r3, [pc, #20]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x184>)
 8002f46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3740      	adds	r7, #64	@ 0x40
 8002f50:	46bd      	mov	sp, r7
 8002f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	00f42400 	.word	0x00f42400
 8002f60:	017d7840 	.word	0x017d7840

08002f64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f68:	4b03      	ldr	r3, [pc, #12]	@ (8002f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000000 	.word	0x20000000

08002f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f80:	f7ff fff0 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	0a9b      	lsrs	r3, r3, #10
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	4903      	ldr	r1, [pc, #12]	@ (8002fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f92:	5ccb      	ldrb	r3, [r1, r3]
 8002f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	080074b4 	.word	0x080074b4

08002fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fa8:	f7ff ffdc 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002fac:	4602      	mov	r2, r0
 8002fae:	4b05      	ldr	r3, [pc, #20]	@ (8002fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	0b5b      	lsrs	r3, r3, #13
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	4903      	ldr	r1, [pc, #12]	@ (8002fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fba:	5ccb      	ldrb	r3, [r1, r3]
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	080074b4 	.word	0x080074b4

08002fcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e042      	b.n	8003064 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fe fcb4 	bl	8001960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2224      	movs	r2, #36	@ 0x24
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800300e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fa09 	bl	8003428 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003024:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695a      	ldr	r2, [r3, #20]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003034:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003044:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2220      	movs	r2, #32
 8003050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08a      	sub	sp, #40	@ 0x28
 8003070:	af02      	add	r7, sp, #8
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	603b      	str	r3, [r7, #0]
 8003078:	4613      	mov	r3, r2
 800307a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b20      	cmp	r3, #32
 800308a:	d175      	bne.n	8003178 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HAL_UART_Transmit+0x2c>
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e06e      	b.n	800317a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2221      	movs	r2, #33	@ 0x21
 80030a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030aa:	f7fe fd79 	bl	8001ba0 <HAL_GetTick>
 80030ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	88fa      	ldrh	r2, [r7, #6]
 80030b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	88fa      	ldrh	r2, [r7, #6]
 80030ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c4:	d108      	bne.n	80030d8 <HAL_UART_Transmit+0x6c>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d104      	bne.n	80030d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e003      	b.n	80030e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030e0:	e02e      	b.n	8003140 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2200      	movs	r2, #0
 80030ea:	2180      	movs	r1, #128	@ 0x80
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f000 f8df 	bl	80032b0 <UART_WaitOnFlagUntilTimeout>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e03a      	b.n	800317a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10b      	bne.n	8003122 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003118:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	3302      	adds	r3, #2
 800311e:	61bb      	str	r3, [r7, #24]
 8003120:	e007      	b.n	8003132 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	3301      	adds	r3, #1
 8003130:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003144:	b29b      	uxth	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1cb      	bne.n	80030e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2200      	movs	r2, #0
 8003152:	2140      	movs	r1, #64	@ 0x40
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 f8ab 	bl	80032b0 <UART_WaitOnFlagUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d005      	beq.n	800316c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2220      	movs	r2, #32
 8003164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e006      	b.n	800317a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2220      	movs	r2, #32
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	e000      	b.n	800317a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
  }
}
 800317a:	4618      	mov	r0, r3
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b08a      	sub	sp, #40	@ 0x28
 8003186:	af02      	add	r7, sp, #8
 8003188:	60f8      	str	r0, [r7, #12]
 800318a:	60b9      	str	r1, [r7, #8]
 800318c:	603b      	str	r3, [r7, #0]
 800318e:	4613      	mov	r3, r2
 8003190:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b20      	cmp	r3, #32
 80031a0:	f040 8081 	bne.w	80032a6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d002      	beq.n	80031b0 <HAL_UART_Receive+0x2e>
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e079      	b.n	80032a8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2222      	movs	r2, #34	@ 0x22
 80031be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031c8:	f7fe fcea 	bl	8001ba0 <HAL_GetTick>
 80031cc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	88fa      	ldrh	r2, [r7, #6]
 80031d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	88fa      	ldrh	r2, [r7, #6]
 80031d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031e2:	d108      	bne.n	80031f6 <HAL_UART_Receive+0x74>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d104      	bne.n	80031f6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	e003      	b.n	80031fe <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80031fe:	e047      	b.n	8003290 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	2200      	movs	r2, #0
 8003208:	2120      	movs	r1, #32
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f850 	bl	80032b0 <UART_WaitOnFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d005      	beq.n	8003222 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e042      	b.n	80032a8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10c      	bne.n	8003242 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	b29b      	uxth	r3, r3
 8003230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003234:	b29a      	uxth	r2, r3
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	3302      	adds	r3, #2
 800323e:	61bb      	str	r3, [r7, #24]
 8003240:	e01f      	b.n	8003282 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800324a:	d007      	beq.n	800325c <HAL_UART_Receive+0xda>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10a      	bne.n	800326a <HAL_UART_Receive+0xe8>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d106      	bne.n	800326a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	b2da      	uxtb	r2, r3
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	701a      	strb	r2, [r3, #0]
 8003268:	e008      	b.n	800327c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	b2db      	uxtb	r3, r3
 8003272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003276:	b2da      	uxtb	r2, r3
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	3301      	adds	r3, #1
 8003280:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003294:	b29b      	uxth	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1b2      	bne.n	8003200 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e000      	b.n	80032a8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80032a6:	2302      	movs	r3, #2
  }
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3720      	adds	r7, #32
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	603b      	str	r3, [r7, #0]
 80032bc:	4613      	mov	r3, r2
 80032be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032c0:	e03b      	b.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c8:	d037      	beq.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ca:	f7fe fc69 	bl	8001ba0 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	6a3a      	ldr	r2, [r7, #32]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d302      	bcc.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e03a      	b.n	800335a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d023      	beq.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2b80      	cmp	r3, #128	@ 0x80
 80032f6:	d020      	beq.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2b40      	cmp	r3, #64	@ 0x40
 80032fc:	d01d      	beq.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0308 	and.w	r3, r3, #8
 8003308:	2b08      	cmp	r3, #8
 800330a:	d116      	bne.n	800333a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	617b      	str	r3, [r7, #20]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 f81d 	bl	8003362 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2208      	movs	r2, #8
 800332c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e00f      	b.n	800335a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	4013      	ands	r3, r2
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	429a      	cmp	r2, r3
 8003348:	bf0c      	ite	eq
 800334a:	2301      	moveq	r3, #1
 800334c:	2300      	movne	r3, #0
 800334e:	b2db      	uxtb	r3, r3
 8003350:	461a      	mov	r2, r3
 8003352:	79fb      	ldrb	r3, [r7, #7]
 8003354:	429a      	cmp	r2, r3
 8003356:	d0b4      	beq.n	80032c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3718      	adds	r7, #24
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003362:	b480      	push	{r7}
 8003364:	b095      	sub	sp, #84	@ 0x54
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	330c      	adds	r3, #12
 8003370:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003374:	e853 3f00 	ldrex	r3, [r3]
 8003378:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800337a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003380:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	330c      	adds	r3, #12
 8003388:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800338a:	643a      	str	r2, [r7, #64]	@ 0x40
 800338c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800338e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003390:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003392:	e841 2300 	strex	r3, r2, [r1]
 8003396:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1e5      	bne.n	800336a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3314      	adds	r3, #20
 80033a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	e853 3f00 	ldrex	r3, [r3]
 80033ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	f023 0301 	bic.w	r3, r3, #1
 80033b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033c6:	e841 2300 	strex	r3, r2, [r1]
 80033ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e5      	bne.n	800339e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d119      	bne.n	800340e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	330c      	adds	r3, #12
 80033e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	e853 3f00 	ldrex	r3, [r3]
 80033e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	f023 0310 	bic.w	r3, r3, #16
 80033f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	330c      	adds	r3, #12
 80033f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033fa:	61ba      	str	r2, [r7, #24]
 80033fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fe:	6979      	ldr	r1, [r7, #20]
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	e841 2300 	strex	r3, r2, [r1]
 8003406:	613b      	str	r3, [r7, #16]
   return(result);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1e5      	bne.n	80033da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2220      	movs	r2, #32
 8003412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800341c:	bf00      	nop
 800341e:	3754      	adds	r7, #84	@ 0x54
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800342c:	b0c0      	sub	sp, #256	@ 0x100
 800342e:	af00      	add	r7, sp, #0
 8003430:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003444:	68d9      	ldr	r1, [r3, #12]
 8003446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	ea40 0301 	orr.w	r3, r0, r1
 8003450:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	431a      	orrs	r2, r3
 8003460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	431a      	orrs	r2, r3
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003480:	f021 010c 	bic.w	r1, r1, #12
 8003484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800348e:	430b      	orrs	r3, r1
 8003490:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800349e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a2:	6999      	ldr	r1, [r3, #24]
 80034a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	ea40 0301 	orr.w	r3, r0, r1
 80034ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	4b8f      	ldr	r3, [pc, #572]	@ (80036f4 <UART_SetConfig+0x2cc>)
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d005      	beq.n	80034c8 <UART_SetConfig+0xa0>
 80034bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	4b8d      	ldr	r3, [pc, #564]	@ (80036f8 <UART_SetConfig+0x2d0>)
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d104      	bne.n	80034d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034c8:	f7ff fd6c 	bl	8002fa4 <HAL_RCC_GetPCLK2Freq>
 80034cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80034d0:	e003      	b.n	80034da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034d2:	f7ff fd53 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 80034d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034e4:	f040 810c 	bne.w	8003700 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ec:	2200      	movs	r2, #0
 80034ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80034f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80034f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80034fa:	4622      	mov	r2, r4
 80034fc:	462b      	mov	r3, r5
 80034fe:	1891      	adds	r1, r2, r2
 8003500:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003502:	415b      	adcs	r3, r3
 8003504:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003506:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800350a:	4621      	mov	r1, r4
 800350c:	eb12 0801 	adds.w	r8, r2, r1
 8003510:	4629      	mov	r1, r5
 8003512:	eb43 0901 	adc.w	r9, r3, r1
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003522:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003526:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800352a:	4690      	mov	r8, r2
 800352c:	4699      	mov	r9, r3
 800352e:	4623      	mov	r3, r4
 8003530:	eb18 0303 	adds.w	r3, r8, r3
 8003534:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003538:	462b      	mov	r3, r5
 800353a:	eb49 0303 	adc.w	r3, r9, r3
 800353e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800354e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003552:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003556:	460b      	mov	r3, r1
 8003558:	18db      	adds	r3, r3, r3
 800355a:	653b      	str	r3, [r7, #80]	@ 0x50
 800355c:	4613      	mov	r3, r2
 800355e:	eb42 0303 	adc.w	r3, r2, r3
 8003562:	657b      	str	r3, [r7, #84]	@ 0x54
 8003564:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003568:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800356c:	f7fc fe34 	bl	80001d8 <__aeabi_uldivmod>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4b61      	ldr	r3, [pc, #388]	@ (80036fc <UART_SetConfig+0x2d4>)
 8003576:	fba3 2302 	umull	r2, r3, r3, r2
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	011c      	lsls	r4, r3, #4
 800357e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003582:	2200      	movs	r2, #0
 8003584:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003588:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800358c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003590:	4642      	mov	r2, r8
 8003592:	464b      	mov	r3, r9
 8003594:	1891      	adds	r1, r2, r2
 8003596:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003598:	415b      	adcs	r3, r3
 800359a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800359c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035a0:	4641      	mov	r1, r8
 80035a2:	eb12 0a01 	adds.w	sl, r2, r1
 80035a6:	4649      	mov	r1, r9
 80035a8:	eb43 0b01 	adc.w	fp, r3, r1
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035c0:	4692      	mov	sl, r2
 80035c2:	469b      	mov	fp, r3
 80035c4:	4643      	mov	r3, r8
 80035c6:	eb1a 0303 	adds.w	r3, sl, r3
 80035ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035ce:	464b      	mov	r3, r9
 80035d0:	eb4b 0303 	adc.w	r3, fp, r3
 80035d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80035e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80035ec:	460b      	mov	r3, r1
 80035ee:	18db      	adds	r3, r3, r3
 80035f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80035f2:	4613      	mov	r3, r2
 80035f4:	eb42 0303 	adc.w	r3, r2, r3
 80035f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80035fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003602:	f7fc fde9 	bl	80001d8 <__aeabi_uldivmod>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4611      	mov	r1, r2
 800360c:	4b3b      	ldr	r3, [pc, #236]	@ (80036fc <UART_SetConfig+0x2d4>)
 800360e:	fba3 2301 	umull	r2, r3, r3, r1
 8003612:	095b      	lsrs	r3, r3, #5
 8003614:	2264      	movs	r2, #100	@ 0x64
 8003616:	fb02 f303 	mul.w	r3, r2, r3
 800361a:	1acb      	subs	r3, r1, r3
 800361c:	00db      	lsls	r3, r3, #3
 800361e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003622:	4b36      	ldr	r3, [pc, #216]	@ (80036fc <UART_SetConfig+0x2d4>)
 8003624:	fba3 2302 	umull	r2, r3, r3, r2
 8003628:	095b      	lsrs	r3, r3, #5
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003630:	441c      	add	r4, r3
 8003632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003636:	2200      	movs	r2, #0
 8003638:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800363c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003640:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003644:	4642      	mov	r2, r8
 8003646:	464b      	mov	r3, r9
 8003648:	1891      	adds	r1, r2, r2
 800364a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800364c:	415b      	adcs	r3, r3
 800364e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003650:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003654:	4641      	mov	r1, r8
 8003656:	1851      	adds	r1, r2, r1
 8003658:	6339      	str	r1, [r7, #48]	@ 0x30
 800365a:	4649      	mov	r1, r9
 800365c:	414b      	adcs	r3, r1
 800365e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	f04f 0300 	mov.w	r3, #0
 8003668:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800366c:	4659      	mov	r1, fp
 800366e:	00cb      	lsls	r3, r1, #3
 8003670:	4651      	mov	r1, sl
 8003672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003676:	4651      	mov	r1, sl
 8003678:	00ca      	lsls	r2, r1, #3
 800367a:	4610      	mov	r0, r2
 800367c:	4619      	mov	r1, r3
 800367e:	4603      	mov	r3, r0
 8003680:	4642      	mov	r2, r8
 8003682:	189b      	adds	r3, r3, r2
 8003684:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003688:	464b      	mov	r3, r9
 800368a:	460a      	mov	r2, r1
 800368c:	eb42 0303 	adc.w	r3, r2, r3
 8003690:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80036a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80036a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80036a8:	460b      	mov	r3, r1
 80036aa:	18db      	adds	r3, r3, r3
 80036ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036ae:	4613      	mov	r3, r2
 80036b0:	eb42 0303 	adc.w	r3, r2, r3
 80036b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80036be:	f7fc fd8b 	bl	80001d8 <__aeabi_uldivmod>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4b0d      	ldr	r3, [pc, #52]	@ (80036fc <UART_SetConfig+0x2d4>)
 80036c8:	fba3 1302 	umull	r1, r3, r3, r2
 80036cc:	095b      	lsrs	r3, r3, #5
 80036ce:	2164      	movs	r1, #100	@ 0x64
 80036d0:	fb01 f303 	mul.w	r3, r1, r3
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	3332      	adds	r3, #50	@ 0x32
 80036da:	4a08      	ldr	r2, [pc, #32]	@ (80036fc <UART_SetConfig+0x2d4>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	095b      	lsrs	r3, r3, #5
 80036e2:	f003 0207 	and.w	r2, r3, #7
 80036e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4422      	add	r2, r4
 80036ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036f0:	e106      	b.n	8003900 <UART_SetConfig+0x4d8>
 80036f2:	bf00      	nop
 80036f4:	40011000 	.word	0x40011000
 80036f8:	40011400 	.word	0x40011400
 80036fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003700:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003704:	2200      	movs	r2, #0
 8003706:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800370a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800370e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003712:	4642      	mov	r2, r8
 8003714:	464b      	mov	r3, r9
 8003716:	1891      	adds	r1, r2, r2
 8003718:	6239      	str	r1, [r7, #32]
 800371a:	415b      	adcs	r3, r3
 800371c:	627b      	str	r3, [r7, #36]	@ 0x24
 800371e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003722:	4641      	mov	r1, r8
 8003724:	1854      	adds	r4, r2, r1
 8003726:	4649      	mov	r1, r9
 8003728:	eb43 0501 	adc.w	r5, r3, r1
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	f04f 0300 	mov.w	r3, #0
 8003734:	00eb      	lsls	r3, r5, #3
 8003736:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800373a:	00e2      	lsls	r2, r4, #3
 800373c:	4614      	mov	r4, r2
 800373e:	461d      	mov	r5, r3
 8003740:	4643      	mov	r3, r8
 8003742:	18e3      	adds	r3, r4, r3
 8003744:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003748:	464b      	mov	r3, r9
 800374a:	eb45 0303 	adc.w	r3, r5, r3
 800374e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800375e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	f04f 0300 	mov.w	r3, #0
 800376a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800376e:	4629      	mov	r1, r5
 8003770:	008b      	lsls	r3, r1, #2
 8003772:	4621      	mov	r1, r4
 8003774:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003778:	4621      	mov	r1, r4
 800377a:	008a      	lsls	r2, r1, #2
 800377c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003780:	f7fc fd2a 	bl	80001d8 <__aeabi_uldivmod>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4b60      	ldr	r3, [pc, #384]	@ (800390c <UART_SetConfig+0x4e4>)
 800378a:	fba3 2302 	umull	r2, r3, r3, r2
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	011c      	lsls	r4, r3, #4
 8003792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003796:	2200      	movs	r2, #0
 8003798:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800379c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80037a4:	4642      	mov	r2, r8
 80037a6:	464b      	mov	r3, r9
 80037a8:	1891      	adds	r1, r2, r2
 80037aa:	61b9      	str	r1, [r7, #24]
 80037ac:	415b      	adcs	r3, r3
 80037ae:	61fb      	str	r3, [r7, #28]
 80037b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b4:	4641      	mov	r1, r8
 80037b6:	1851      	adds	r1, r2, r1
 80037b8:	6139      	str	r1, [r7, #16]
 80037ba:	4649      	mov	r1, r9
 80037bc:	414b      	adcs	r3, r1
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	f04f 0300 	mov.w	r3, #0
 80037c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037cc:	4659      	mov	r1, fp
 80037ce:	00cb      	lsls	r3, r1, #3
 80037d0:	4651      	mov	r1, sl
 80037d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037d6:	4651      	mov	r1, sl
 80037d8:	00ca      	lsls	r2, r1, #3
 80037da:	4610      	mov	r0, r2
 80037dc:	4619      	mov	r1, r3
 80037de:	4603      	mov	r3, r0
 80037e0:	4642      	mov	r2, r8
 80037e2:	189b      	adds	r3, r3, r2
 80037e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037e8:	464b      	mov	r3, r9
 80037ea:	460a      	mov	r2, r1
 80037ec:	eb42 0303 	adc.w	r3, r2, r3
 80037f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800380c:	4649      	mov	r1, r9
 800380e:	008b      	lsls	r3, r1, #2
 8003810:	4641      	mov	r1, r8
 8003812:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003816:	4641      	mov	r1, r8
 8003818:	008a      	lsls	r2, r1, #2
 800381a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800381e:	f7fc fcdb 	bl	80001d8 <__aeabi_uldivmod>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4611      	mov	r1, r2
 8003828:	4b38      	ldr	r3, [pc, #224]	@ (800390c <UART_SetConfig+0x4e4>)
 800382a:	fba3 2301 	umull	r2, r3, r3, r1
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	2264      	movs	r2, #100	@ 0x64
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	1acb      	subs	r3, r1, r3
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	3332      	adds	r3, #50	@ 0x32
 800383c:	4a33      	ldr	r2, [pc, #204]	@ (800390c <UART_SetConfig+0x4e4>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003848:	441c      	add	r4, r3
 800384a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800384e:	2200      	movs	r2, #0
 8003850:	673b      	str	r3, [r7, #112]	@ 0x70
 8003852:	677a      	str	r2, [r7, #116]	@ 0x74
 8003854:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003858:	4642      	mov	r2, r8
 800385a:	464b      	mov	r3, r9
 800385c:	1891      	adds	r1, r2, r2
 800385e:	60b9      	str	r1, [r7, #8]
 8003860:	415b      	adcs	r3, r3
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003868:	4641      	mov	r1, r8
 800386a:	1851      	adds	r1, r2, r1
 800386c:	6039      	str	r1, [r7, #0]
 800386e:	4649      	mov	r1, r9
 8003870:	414b      	adcs	r3, r1
 8003872:	607b      	str	r3, [r7, #4]
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	f04f 0300 	mov.w	r3, #0
 800387c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003880:	4659      	mov	r1, fp
 8003882:	00cb      	lsls	r3, r1, #3
 8003884:	4651      	mov	r1, sl
 8003886:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800388a:	4651      	mov	r1, sl
 800388c:	00ca      	lsls	r2, r1, #3
 800388e:	4610      	mov	r0, r2
 8003890:	4619      	mov	r1, r3
 8003892:	4603      	mov	r3, r0
 8003894:	4642      	mov	r2, r8
 8003896:	189b      	adds	r3, r3, r2
 8003898:	66bb      	str	r3, [r7, #104]	@ 0x68
 800389a:	464b      	mov	r3, r9
 800389c:	460a      	mov	r2, r1
 800389e:	eb42 0303 	adc.w	r3, r2, r3
 80038a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80038ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80038bc:	4649      	mov	r1, r9
 80038be:	008b      	lsls	r3, r1, #2
 80038c0:	4641      	mov	r1, r8
 80038c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038c6:	4641      	mov	r1, r8
 80038c8:	008a      	lsls	r2, r1, #2
 80038ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80038ce:	f7fc fc83 	bl	80001d8 <__aeabi_uldivmod>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4b0d      	ldr	r3, [pc, #52]	@ (800390c <UART_SetConfig+0x4e4>)
 80038d8:	fba3 1302 	umull	r1, r3, r3, r2
 80038dc:	095b      	lsrs	r3, r3, #5
 80038de:	2164      	movs	r1, #100	@ 0x64
 80038e0:	fb01 f303 	mul.w	r3, r1, r3
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	3332      	adds	r3, #50	@ 0x32
 80038ea:	4a08      	ldr	r2, [pc, #32]	@ (800390c <UART_SetConfig+0x4e4>)
 80038ec:	fba2 2303 	umull	r2, r3, r2, r3
 80038f0:	095b      	lsrs	r3, r3, #5
 80038f2:	f003 020f 	and.w	r2, r3, #15
 80038f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4422      	add	r2, r4
 80038fe:	609a      	str	r2, [r3, #8]
}
 8003900:	bf00      	nop
 8003902:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003906:	46bd      	mov	sp, r7
 8003908:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800390c:	51eb851f 	.word	0x51eb851f

08003910 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 800391a:	6839      	ldr	r1, [r7, #0]
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fbef 	bl	8004100 <tc_aes128_set_encrypt_key>
 8003922:	4603      	mov	r3, r0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3708      	adds	r7, #8
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 800392c:	b5b0      	push	{r4, r5, r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f002 ff72 	bl	8006824 <_double_byte>
 8003940:	4603      	mov	r3, r0
 8003942:	4618      	mov	r0, r3
 8003944:	f002 ff6e 	bl	8006824 <_double_byte>
 8003948:	4603      	mov	r3, r0
 800394a:	4618      	mov	r0, r3
 800394c:	f002 ff6a 	bl	8006824 <_double_byte>
 8003950:	4603      	mov	r3, r0
 8003952:	461c      	mov	r4, r3
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f002 ff63 	bl	8006824 <_double_byte>
 800395e:	4603      	mov	r3, r0
 8003960:	4618      	mov	r0, r3
 8003962:	f002 ff5f 	bl	8006824 <_double_byte>
 8003966:	4603      	mov	r3, r0
 8003968:	4063      	eors	r3, r4
 800396a:	b2dc      	uxtb	r4, r3
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f002 ff57 	bl	8006824 <_double_byte>
 8003976:	4603      	mov	r3, r0
 8003978:	4063      	eors	r3, r4
 800397a:	b2dc      	uxtb	r4, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	3301      	adds	r3, #1
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f002 ff4e 	bl	8006824 <_double_byte>
 8003988:	4603      	mov	r3, r0
 800398a:	4618      	mov	r0, r3
 800398c:	f002 ff4a 	bl	8006824 <_double_byte>
 8003990:	4603      	mov	r3, r0
 8003992:	4618      	mov	r0, r3
 8003994:	f002 ff46 	bl	8006824 <_double_byte>
 8003998:	4603      	mov	r3, r0
 800399a:	461d      	mov	r5, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	3301      	adds	r3, #1
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f002 ff3e 	bl	8006824 <_double_byte>
 80039a8:	4603      	mov	r3, r0
 80039aa:	406b      	eors	r3, r5
 80039ac:	b2da      	uxtb	r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	3301      	adds	r3, #1
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	4053      	eors	r3, r2
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	4063      	eors	r3, r4
 80039ba:	b2dc      	uxtb	r4, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	3302      	adds	r3, #2
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f002 ff2e 	bl	8006824 <_double_byte>
 80039c8:	4603      	mov	r3, r0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f002 ff2a 	bl	8006824 <_double_byte>
 80039d0:	4603      	mov	r3, r0
 80039d2:	4618      	mov	r0, r3
 80039d4:	f002 ff26 	bl	8006824 <_double_byte>
 80039d8:	4603      	mov	r3, r0
 80039da:	461d      	mov	r5, r3
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	3302      	adds	r3, #2
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f002 ff1e 	bl	8006824 <_double_byte>
 80039e8:	4603      	mov	r3, r0
 80039ea:	4618      	mov	r0, r3
 80039ec:	f002 ff1a 	bl	8006824 <_double_byte>
 80039f0:	4603      	mov	r3, r0
 80039f2:	406b      	eors	r3, r5
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	3302      	adds	r3, #2
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	4053      	eors	r3, r2
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	4063      	eors	r3, r4
 8003a02:	b2dc      	uxtb	r4, r3
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	3303      	adds	r3, #3
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f002 ff0a 	bl	8006824 <_double_byte>
 8003a10:	4603      	mov	r3, r0
 8003a12:	4618      	mov	r0, r3
 8003a14:	f002 ff06 	bl	8006824 <_double_byte>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f002 ff02 	bl	8006824 <_double_byte>
 8003a20:	4603      	mov	r3, r0
 8003a22:	461a      	mov	r2, r3
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	3303      	adds	r3, #3
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	4053      	eors	r3, r2
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	4063      	eors	r3, r4
 8003a30:	b2da      	uxtb	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f002 fef2 	bl	8006824 <_double_byte>
 8003a40:	4603      	mov	r3, r0
 8003a42:	4618      	mov	r0, r3
 8003a44:	f002 feee 	bl	8006824 <_double_byte>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f002 feea 	bl	8006824 <_double_byte>
 8003a50:	4603      	mov	r3, r0
 8003a52:	461a      	mov	r2, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	4053      	eors	r3, r2
 8003a5a:	b2dc      	uxtb	r4, r3
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f002 fede 	bl	8006824 <_double_byte>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f002 feda 	bl	8006824 <_double_byte>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f002 fed6 	bl	8006824 <_double_byte>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461d      	mov	r5, r3
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f002 fece 	bl	8006824 <_double_byte>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f002 feca 	bl	8006824 <_double_byte>
 8003a90:	4603      	mov	r3, r0
 8003a92:	406b      	eors	r3, r5
 8003a94:	b2dd      	uxtb	r5, r3
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f002 fec1 	bl	8006824 <_double_byte>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	406b      	eors	r3, r5
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	4063      	eors	r3, r4
 8003aaa:	b2dc      	uxtb	r4, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	3302      	adds	r3, #2
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f002 feb6 	bl	8006824 <_double_byte>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4618      	mov	r0, r3
 8003abc:	f002 feb2 	bl	8006824 <_double_byte>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f002 feae 	bl	8006824 <_double_byte>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	461d      	mov	r5, r3
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	3302      	adds	r3, #2
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f002 fea6 	bl	8006824 <_double_byte>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	406b      	eors	r3, r5
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	4053      	eors	r3, r2
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	4063      	eors	r3, r4
 8003aea:	b2dc      	uxtb	r4, r3
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	3303      	adds	r3, #3
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f002 fe96 	bl	8006824 <_double_byte>
 8003af8:	4603      	mov	r3, r0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f002 fe92 	bl	8006824 <_double_byte>
 8003b00:	4603      	mov	r3, r0
 8003b02:	4618      	mov	r0, r3
 8003b04:	f002 fe8e 	bl	8006824 <_double_byte>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	461d      	mov	r5, r3
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	3303      	adds	r3, #3
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f002 fe86 	bl	8006824 <_double_byte>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f002 fe82 	bl	8006824 <_double_byte>
 8003b20:	4603      	mov	r3, r0
 8003b22:	406b      	eors	r3, r5
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	3303      	adds	r3, #3
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	4053      	eors	r3, r2
 8003b2e:	b2da      	uxtb	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3301      	adds	r3, #1
 8003b34:	4062      	eors	r2, r4
 8003b36:	b2d2      	uxtb	r2, r2
 8003b38:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f002 fe70 	bl	8006824 <_double_byte>
 8003b44:	4603      	mov	r3, r0
 8003b46:	4618      	mov	r0, r3
 8003b48:	f002 fe6c 	bl	8006824 <_double_byte>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f002 fe68 	bl	8006824 <_double_byte>
 8003b54:	4603      	mov	r3, r0
 8003b56:	461c      	mov	r4, r3
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f002 fe61 	bl	8006824 <_double_byte>
 8003b62:	4603      	mov	r3, r0
 8003b64:	4618      	mov	r0, r3
 8003b66:	f002 fe5d 	bl	8006824 <_double_byte>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	4063      	eors	r3, r4
 8003b6e:	b2da      	uxtb	r2, r3
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	4053      	eors	r3, r2
 8003b76:	b2dc      	uxtb	r4, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f002 fe50 	bl	8006824 <_double_byte>
 8003b84:	4603      	mov	r3, r0
 8003b86:	4618      	mov	r0, r3
 8003b88:	f002 fe4c 	bl	8006824 <_double_byte>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f002 fe48 	bl	8006824 <_double_byte>
 8003b94:	4603      	mov	r3, r0
 8003b96:	461a      	mov	r2, r3
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	4053      	eors	r3, r2
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	4063      	eors	r3, r4
 8003ba4:	b2dc      	uxtb	r4, r3
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	3302      	adds	r3, #2
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f002 fe39 	bl	8006824 <_double_byte>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f002 fe35 	bl	8006824 <_double_byte>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f002 fe31 	bl	8006824 <_double_byte>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	461d      	mov	r5, r3
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	3302      	adds	r3, #2
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f002 fe29 	bl	8006824 <_double_byte>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f002 fe25 	bl	8006824 <_double_byte>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	406b      	eors	r3, r5
 8003bde:	b2dd      	uxtb	r5, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	3302      	adds	r3, #2
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f002 fe1c 	bl	8006824 <_double_byte>
 8003bec:	4603      	mov	r3, r0
 8003bee:	406b      	eors	r3, r5
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	4063      	eors	r3, r4
 8003bf4:	b2dc      	uxtb	r4, r3
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	3303      	adds	r3, #3
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f002 fe11 	bl	8006824 <_double_byte>
 8003c02:	4603      	mov	r3, r0
 8003c04:	4618      	mov	r0, r3
 8003c06:	f002 fe0d 	bl	8006824 <_double_byte>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f002 fe09 	bl	8006824 <_double_byte>
 8003c12:	4603      	mov	r3, r0
 8003c14:	461d      	mov	r5, r3
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	3303      	adds	r3, #3
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f002 fe01 	bl	8006824 <_double_byte>
 8003c22:	4603      	mov	r3, r0
 8003c24:	406b      	eors	r3, r5
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	3303      	adds	r3, #3
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	4053      	eors	r3, r2
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3302      	adds	r3, #2
 8003c36:	4062      	eors	r2, r4
 8003c38:	b2d2      	uxtb	r2, r2
 8003c3a:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f002 fdef 	bl	8006824 <_double_byte>
 8003c46:	4603      	mov	r3, r0
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f002 fdeb 	bl	8006824 <_double_byte>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f002 fde7 	bl	8006824 <_double_byte>
 8003c56:	4603      	mov	r3, r0
 8003c58:	461c      	mov	r4, r3
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f002 fde0 	bl	8006824 <_double_byte>
 8003c64:	4603      	mov	r3, r0
 8003c66:	4063      	eors	r3, r4
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	4053      	eors	r3, r2
 8003c70:	b2dc      	uxtb	r4, r3
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	3301      	adds	r3, #1
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f002 fdd3 	bl	8006824 <_double_byte>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4618      	mov	r0, r3
 8003c82:	f002 fdcf 	bl	8006824 <_double_byte>
 8003c86:	4603      	mov	r3, r0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f002 fdcb 	bl	8006824 <_double_byte>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	461d      	mov	r5, r3
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	3301      	adds	r3, #1
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f002 fdc3 	bl	8006824 <_double_byte>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f002 fdbf 	bl	8006824 <_double_byte>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	406b      	eors	r3, r5
 8003caa:	b2da      	uxtb	r2, r3
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	4053      	eors	r3, r2
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	4063      	eors	r3, r4
 8003cb8:	b2dc      	uxtb	r4, r3
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	3302      	adds	r3, #2
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f002 fdaf 	bl	8006824 <_double_byte>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f002 fdab 	bl	8006824 <_double_byte>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f002 fda7 	bl	8006824 <_double_byte>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	461a      	mov	r2, r3
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	3302      	adds	r3, #2
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	4053      	eors	r3, r2
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	4063      	eors	r3, r4
 8003ce6:	b2dc      	uxtb	r4, r3
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	3303      	adds	r3, #3
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f002 fd98 	bl	8006824 <_double_byte>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f002 fd94 	bl	8006824 <_double_byte>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f002 fd90 	bl	8006824 <_double_byte>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461d      	mov	r5, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	3303      	adds	r3, #3
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f002 fd88 	bl	8006824 <_double_byte>
 8003d14:	4603      	mov	r3, r0
 8003d16:	4618      	mov	r0, r3
 8003d18:	f002 fd84 	bl	8006824 <_double_byte>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	406b      	eors	r3, r5
 8003d20:	b2dd      	uxtb	r5, r3
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	3303      	adds	r3, #3
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f002 fd7b 	bl	8006824 <_double_byte>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	406b      	eors	r3, r5
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3303      	adds	r3, #3
 8003d38:	4062      	eors	r2, r4
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]
}
 8003d3e:	bf00      	nop
 8003d40:	3708      	adds	r7, #8
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bdb0      	pop	{r4, r5, r7, pc}

08003d46 <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b086      	sub	sp, #24
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8003d4e:	f107 0308 	add.w	r3, r7, #8
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff fde9 	bl	800392c <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	1d1a      	adds	r2, r3, #4
 8003d5e:	f107 0308 	add.w	r3, r7, #8
 8003d62:	3304      	adds	r3, #4
 8003d64:	4611      	mov	r1, r2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff fde0 	bl	800392c <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f103 0208 	add.w	r2, r3, #8
 8003d72:	f107 0308 	add.w	r3, r7, #8
 8003d76:	3308      	adds	r3, #8
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fdd6 	bl	800392c <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f103 020c 	add.w	r2, r3, #12
 8003d86:	f107 0308 	add.w	r3, r7, #8
 8003d8a:	330c      	adds	r3, #12
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff fdcc 	bl	800392c <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8003d94:	f107 0208 	add.w	r2, r7, #8
 8003d98:	2310      	movs	r3, #16
 8003d9a:	2110      	movs	r1, #16
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f002 fd19 	bl	80067d4 <_copy>
}
 8003da2:	bf00      	nop
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	781a      	ldrb	r2, [r3, #0]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	0e1b      	lsrs	r3, r3, #24
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	4053      	eors	r3, r2
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	7819      	ldrb	r1, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	0c1b      	lsrs	r3, r3, #16
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	404a      	eors	r2, r1
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3302      	adds	r3, #2
 8003de4:	7819      	ldrb	r1, [r3, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3302      	adds	r3, #2
 8003df2:	404a      	eors	r2, r1
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3303      	adds	r3, #3
 8003dfc:	7819      	ldrb	r1, [r3, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3303      	adds	r3, #3
 8003e08:	404a      	eors	r2, r1
 8003e0a:	b2d2      	uxtb	r2, r2
 8003e0c:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3304      	adds	r3, #4
 8003e12:	7819      	ldrb	r1, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	3304      	adds	r3, #4
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	0e1b      	lsrs	r3, r3, #24
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3304      	adds	r3, #4
 8003e22:	404a      	eors	r2, r1
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	701a      	strb	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3305      	adds	r3, #5
 8003e2c:	7819      	ldrb	r1, [r3, #0]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	3304      	adds	r3, #4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	0c1b      	lsrs	r3, r3, #16
 8003e36:	b2da      	uxtb	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3305      	adds	r3, #5
 8003e3c:	404a      	eors	r2, r1
 8003e3e:	b2d2      	uxtb	r2, r2
 8003e40:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	3306      	adds	r3, #6
 8003e46:	7819      	ldrb	r1, [r3, #0]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	0a1b      	lsrs	r3, r3, #8
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3306      	adds	r3, #6
 8003e56:	404a      	eors	r2, r1
 8003e58:	b2d2      	uxtb	r2, r2
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3307      	adds	r3, #7
 8003e60:	7819      	ldrb	r1, [r3, #0]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	3304      	adds	r3, #4
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	3307      	adds	r3, #7
 8003e6e:	404a      	eors	r2, r1
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3308      	adds	r3, #8
 8003e78:	7819      	ldrb	r1, [r3, #0]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	3308      	adds	r3, #8
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	0e1b      	lsrs	r3, r3, #24
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3308      	adds	r3, #8
 8003e88:	404a      	eors	r2, r1
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	701a      	strb	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3309      	adds	r3, #9
 8003e92:	7819      	ldrb	r1, [r3, #0]
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	3308      	adds	r3, #8
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	0c1b      	lsrs	r3, r3, #16
 8003e9c:	b2da      	uxtb	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3309      	adds	r3, #9
 8003ea2:	404a      	eors	r2, r1
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	330a      	adds	r3, #10
 8003eac:	7819      	ldrb	r1, [r3, #0]
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	3308      	adds	r3, #8
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	0a1b      	lsrs	r3, r3, #8
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	330a      	adds	r3, #10
 8003ebc:	404a      	eors	r2, r1
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	330b      	adds	r3, #11
 8003ec6:	7819      	ldrb	r1, [r3, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	330b      	adds	r3, #11
 8003ed4:	404a      	eors	r2, r1
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	330c      	adds	r3, #12
 8003ede:	7819      	ldrb	r1, [r3, #0]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	330c      	adds	r3, #12
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	0e1b      	lsrs	r3, r3, #24
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	330c      	adds	r3, #12
 8003eee:	404a      	eors	r2, r1
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	330d      	adds	r3, #13
 8003ef8:	7819      	ldrb	r1, [r3, #0]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	330c      	adds	r3, #12
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	b2da      	uxtb	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	330d      	adds	r3, #13
 8003f08:	404a      	eors	r2, r1
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	330e      	adds	r3, #14
 8003f12:	7819      	ldrb	r1, [r3, #0]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	330c      	adds	r3, #12
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	330e      	adds	r3, #14
 8003f22:	404a      	eors	r2, r1
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	701a      	strb	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	330f      	adds	r3, #15
 8003f2c:	7819      	ldrb	r1, [r3, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	330c      	adds	r3, #12
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	330f      	adds	r3, #15
 8003f3a:	404a      	eors	r2, r1
 8003f3c:	b2d2      	uxtb	r2, r2
 8003f3e:	701a      	strb	r2, [r3, #0]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8003f54:	2300      	movs	r3, #0
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	e00d      	b.n	8003f76 <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4413      	add	r3, r2
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	4619      	mov	r1, r3
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	4413      	add	r3, r2
 8003f6a:	4a08      	ldr	r2, [pc, #32]	@ (8003f8c <inv_sub_bytes+0x40>)
 8003f6c:	5c52      	ldrb	r2, [r2, r1]
 8003f6e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	3301      	adds	r3, #1
 8003f74:	60fb      	str	r3, [r7, #12]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b0f      	cmp	r3, #15
 8003f7a:	d9ee      	bls.n	8003f5a <inv_sub_bytes+0xe>
	}
}
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	080074bc 	.word	0x080074bc

08003f90 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	723b      	strb	r3, [r7, #8]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	7b5b      	ldrb	r3, [r3, #13]
 8003fa2:	727b      	strb	r3, [r7, #9]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	7a9b      	ldrb	r3, [r3, #10]
 8003fa8:	72bb      	strb	r3, [r7, #10]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	79db      	ldrb	r3, [r3, #7]
 8003fae:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	791b      	ldrb	r3, [r3, #4]
 8003fb4:	733b      	strb	r3, [r7, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	785b      	ldrb	r3, [r3, #1]
 8003fba:	737b      	strb	r3, [r7, #13]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	7b9b      	ldrb	r3, [r3, #14]
 8003fc0:	73bb      	strb	r3, [r7, #14]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	7adb      	ldrb	r3, [r3, #11]
 8003fc6:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	7a1b      	ldrb	r3, [r3, #8]
 8003fcc:	743b      	strb	r3, [r7, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	795b      	ldrb	r3, [r3, #5]
 8003fd2:	747b      	strb	r3, [r7, #17]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	789b      	ldrb	r3, [r3, #2]
 8003fd8:	74bb      	strb	r3, [r7, #18]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	7bdb      	ldrb	r3, [r3, #15]
 8003fde:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	7b1b      	ldrb	r3, [r3, #12]
 8003fe4:	753b      	strb	r3, [r7, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	7a5b      	ldrb	r3, [r3, #9]
 8003fea:	757b      	strb	r3, [r7, #21]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	799b      	ldrb	r3, [r3, #6]
 8003ff0:	75bb      	strb	r3, [r7, #22]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	78db      	ldrb	r3, [r3, #3]
 8003ff6:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8003ff8:	f107 0208 	add.w	r2, r7, #8
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	2110      	movs	r1, #16
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f002 fbe7 	bl	80067d4 <_copy>
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b08a      	sub	sp, #40	@ 0x28
 8004012:	af00      	add	r7, sp, #0
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004020:	2300      	movs	r3, #0
 8004022:	e05b      	b.n	80040dc <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 800402a:	2300      	movs	r3, #0
 800402c:	e056      	b.n	80040dc <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004034:	2300      	movs	r3, #0
 8004036:	e051      	b.n	80040dc <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004038:	f107 0014 	add.w	r0, r7, #20
 800403c:	2310      	movs	r3, #16
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	2110      	movs	r1, #16
 8004042:	f002 fbc7 	bl	80067d4 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 800404c:	f107 0314 	add.w	r3, r7, #20
 8004050:	4611      	mov	r1, r2
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff fea9 	bl	8003daa <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004058:	2309      	movs	r3, #9
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
 800405c:	e01b      	b.n	8004096 <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 800405e:	f107 0314 	add.w	r3, r7, #20
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff ff94 	bl	8003f90 <inv_shift_rows>
		inv_sub_bytes(state);
 8004068:	f107 0314 	add.w	r3, r7, #20
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff ff6d 	bl	8003f4c <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	441a      	add	r2, r3
 800407a:	f107 0314 	add.w	r3, r7, #20
 800407e:	4611      	mov	r1, r2
 8004080:	4618      	mov	r0, r3
 8004082:	f7ff fe92 	bl	8003daa <add_round_key>
		inv_mix_columns(state);
 8004086:	f107 0314 	add.w	r3, r7, #20
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff fe5b 	bl	8003d46 <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	3b01      	subs	r3, #1
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1e0      	bne.n	800405e <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 800409c:	f107 0314 	add.w	r3, r7, #20
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff ff75 	bl	8003f90 <inv_shift_rows>
	inv_sub_bytes(state);
 80040a6:	f107 0314 	add.w	r3, r7, #20
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7ff ff4e 	bl	8003f4c <inv_sub_bytes>
	add_round_key(state, s->words);
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	f107 0314 	add.w	r3, r7, #20
 80040b6:	4611      	mov	r1, r2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff fe76 	bl	8003daa <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 80040be:	f107 0214 	add.w	r2, r7, #20
 80040c2:	2310      	movs	r3, #16
 80040c4:	2110      	movs	r1, #16
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f002 fb84 	bl	80067d4 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	2210      	movs	r2, #16
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f002 fb94 	bl	8006802 <_set>


	return TC_CRYPTO_SUCCESS;
 80040da:	2301      	movs	r3, #1
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3728      	adds	r7, #40	@ 0x28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
	...

08004100 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8004100:	b5b0      	push	{r4, r5, r7, lr}
 8004102:	b090      	sub	sp, #64	@ 0x40
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 800410a:	4b49      	ldr	r3, [pc, #292]	@ (8004230 <tc_aes128_set_encrypt_key+0x130>)
 800410c:	f107 040c 	add.w	r4, r7, #12
 8004110:	461d      	mov	r5, r3
 8004112:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004114:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004116:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004118:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800411a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800411e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 8004128:	2300      	movs	r3, #0
 800412a:	e07d      	b.n	8004228 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 8004132:	2300      	movs	r3, #0
 8004134:	e078      	b.n	8004228 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 8004136:	2300      	movs	r3, #0
 8004138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800413a:	e024      	b.n	8004186 <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 800413c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	4413      	add	r3, r2
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	061a      	lsls	r2, r3, #24
 8004148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	3301      	adds	r3, #1
 800414e:	6839      	ldr	r1, [r7, #0]
 8004150:	440b      	add	r3, r1
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	041b      	lsls	r3, r3, #16
 8004156:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	3302      	adds	r3, #2
 800415e:	6839      	ldr	r1, [r7, #0]
 8004160:	440b      	add	r3, r1
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004166:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004168:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800416a:	0092      	lsls	r2, r2, #2
 800416c:	3203      	adds	r2, #3
 800416e:	6839      	ldr	r1, [r7, #0]
 8004170:	440a      	add	r2, r1
 8004172:	7812      	ldrb	r2, [r2, #0]
 8004174:	4313      	orrs	r3, r2
 8004176:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800417c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004182:	3301      	adds	r3, #1
 8004184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004188:	2b03      	cmp	r3, #3
 800418a:	d9d7      	bls.n	800413c <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 800418c:	e048      	b.n	8004220 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 800418e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004190:	1e5a      	subs	r2, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004198:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 800419a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d12e      	bne.n	8004202 <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 80041a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80041a6:	f7ff ff9d 	bl	80040e4 <rotword>
 80041aa:	4603      	mov	r3, r0
 80041ac:	0e1b      	lsrs	r3, r3, #24
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	4a20      	ldr	r2, [pc, #128]	@ (8004234 <tc_aes128_set_encrypt_key+0x134>)
 80041b2:	5cd3      	ldrb	r3, [r2, r3]
 80041b4:	061c      	lsls	r4, r3, #24
 80041b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80041b8:	f7ff ff94 	bl	80040e4 <rotword>
 80041bc:	4603      	mov	r3, r0
 80041be:	0c1b      	lsrs	r3, r3, #16
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004234 <tc_aes128_set_encrypt_key+0x134>)
 80041c4:	5cd3      	ldrb	r3, [r2, r3]
 80041c6:	041b      	lsls	r3, r3, #16
 80041c8:	431c      	orrs	r4, r3
 80041ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80041cc:	f7ff ff8a 	bl	80040e4 <rotword>
 80041d0:	4603      	mov	r3, r0
 80041d2:	0a1b      	lsrs	r3, r3, #8
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	4a17      	ldr	r2, [pc, #92]	@ (8004234 <tc_aes128_set_encrypt_key+0x134>)
 80041d8:	5cd3      	ldrb	r3, [r2, r3]
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	431c      	orrs	r4, r3
 80041de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80041e0:	f7ff ff80 	bl	80040e4 <rotword>
 80041e4:	4603      	mov	r3, r0
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	4a12      	ldr	r2, [pc, #72]	@ (8004234 <tc_aes128_set_encrypt_key+0x134>)
 80041ea:	5cd3      	ldrb	r3, [r2, r3]
 80041ec:	4323      	orrs	r3, r4
 80041ee:	461a      	mov	r2, r3
 80041f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041f2:	089b      	lsrs	r3, r3, #2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	3340      	adds	r3, #64	@ 0x40
 80041f8:	443b      	add	r3, r7
 80041fa:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80041fe:	4053      	eors	r3, r2
 8004200:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8004202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004204:	1f1a      	subs	r2, r3, #4
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800420c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420e:	ea82 0103 	eor.w	r1, r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 800421a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800421c:	3301      	adds	r3, #1
 800421e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004222:	2b2b      	cmp	r3, #43	@ 0x2b
 8004224:	d9b3      	bls.n	800418e <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 8004226:	2301      	movs	r3, #1
}
 8004228:	4618      	mov	r0, r3
 800422a:	3740      	adds	r7, #64	@ 0x40
 800422c:	46bd      	mov	sp, r7
 800422e:	bdb0      	pop	{r4, r5, r7, pc}
 8004230:	08007428 	.word	0x08007428
 8004234:	080075bc 	.word	0x080075bc

08004238 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	781a      	ldrb	r2, [r3, #0]
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	0e1b      	lsrs	r3, r3, #24
 800424c:	b2db      	uxtb	r3, r3
 800424e:	4053      	eors	r3, r2
 8004250:	b2da      	uxtb	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	701a      	strb	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	3301      	adds	r3, #1
 800425a:	7819      	ldrb	r1, [r3, #0]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	0c1b      	lsrs	r3, r3, #16
 8004262:	b2da      	uxtb	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3301      	adds	r3, #1
 8004268:	404a      	eors	r2, r1
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3302      	adds	r3, #2
 8004272:	7819      	ldrb	r1, [r3, #0]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	0a1b      	lsrs	r3, r3, #8
 800427a:	b2da      	uxtb	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3302      	adds	r3, #2
 8004280:	404a      	eors	r2, r1
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	701a      	strb	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3303      	adds	r3, #3
 800428a:	7819      	ldrb	r1, [r3, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	b2da      	uxtb	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3303      	adds	r3, #3
 8004296:	404a      	eors	r2, r1
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3304      	adds	r3, #4
 80042a0:	7819      	ldrb	r1, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	3304      	adds	r3, #4
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	0e1b      	lsrs	r3, r3, #24
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3304      	adds	r3, #4
 80042b0:	404a      	eors	r2, r1
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3305      	adds	r3, #5
 80042ba:	7819      	ldrb	r1, [r3, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	3304      	adds	r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	0c1b      	lsrs	r3, r3, #16
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	3305      	adds	r3, #5
 80042ca:	404a      	eors	r2, r1
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3306      	adds	r3, #6
 80042d4:	7819      	ldrb	r1, [r3, #0]
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	3304      	adds	r3, #4
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	0a1b      	lsrs	r3, r3, #8
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3306      	adds	r3, #6
 80042e4:	404a      	eors	r2, r1
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	3307      	adds	r3, #7
 80042ee:	7819      	ldrb	r1, [r3, #0]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	3304      	adds	r3, #4
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	3307      	adds	r3, #7
 80042fc:	404a      	eors	r2, r1
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3308      	adds	r3, #8
 8004306:	7819      	ldrb	r1, [r3, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	3308      	adds	r3, #8
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	0e1b      	lsrs	r3, r3, #24
 8004310:	b2da      	uxtb	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	3308      	adds	r3, #8
 8004316:	404a      	eors	r2, r1
 8004318:	b2d2      	uxtb	r2, r2
 800431a:	701a      	strb	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3309      	adds	r3, #9
 8004320:	7819      	ldrb	r1, [r3, #0]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	3308      	adds	r3, #8
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0c1b      	lsrs	r3, r3, #16
 800432a:	b2da      	uxtb	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	3309      	adds	r3, #9
 8004330:	404a      	eors	r2, r1
 8004332:	b2d2      	uxtb	r2, r2
 8004334:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	330a      	adds	r3, #10
 800433a:	7819      	ldrb	r1, [r3, #0]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	3308      	adds	r3, #8
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	0a1b      	lsrs	r3, r3, #8
 8004344:	b2da      	uxtb	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	330a      	adds	r3, #10
 800434a:	404a      	eors	r2, r1
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	701a      	strb	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	330b      	adds	r3, #11
 8004354:	7819      	ldrb	r1, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	3308      	adds	r3, #8
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	b2da      	uxtb	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	330b      	adds	r3, #11
 8004362:	404a      	eors	r2, r1
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	330c      	adds	r3, #12
 800436c:	7819      	ldrb	r1, [r3, #0]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	330c      	adds	r3, #12
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	0e1b      	lsrs	r3, r3, #24
 8004376:	b2da      	uxtb	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	330c      	adds	r3, #12
 800437c:	404a      	eors	r2, r1
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	701a      	strb	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	330d      	adds	r3, #13
 8004386:	7819      	ldrb	r1, [r3, #0]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	330c      	adds	r3, #12
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	0c1b      	lsrs	r3, r3, #16
 8004390:	b2da      	uxtb	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	330d      	adds	r3, #13
 8004396:	404a      	eors	r2, r1
 8004398:	b2d2      	uxtb	r2, r2
 800439a:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	330e      	adds	r3, #14
 80043a0:	7819      	ldrb	r1, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	330c      	adds	r3, #12
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	0a1b      	lsrs	r3, r3, #8
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	330e      	adds	r3, #14
 80043b0:	404a      	eors	r2, r1
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	701a      	strb	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	330f      	adds	r3, #15
 80043ba:	7819      	ldrb	r1, [r3, #0]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	330c      	adds	r3, #12
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	330f      	adds	r3, #15
 80043c8:	404a      	eors	r2, r1
 80043ca:	b2d2      	uxtb	r2, r2
 80043cc:	701a      	strb	r2, [r3, #0]
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
	...

080043dc <sub_bytes>:

static inline void sub_bytes(uint8_t *s)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	e00d      	b.n	8004406 <sub_bytes+0x2a>
		s[i] = sbox[s[i]];
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4413      	add	r3, r2
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	4619      	mov	r1, r3
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4413      	add	r3, r2
 80043fa:	4a08      	ldr	r2, [pc, #32]	@ (800441c <sub_bytes+0x40>)
 80043fc:	5c52      	ldrb	r2, [r2, r1]
 80043fe:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	3301      	adds	r3, #1
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b0f      	cmp	r3, #15
 800440a:	d9ee      	bls.n	80043ea <sub_bytes+0xe>
	}
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	080075bc 	.word	0x080075bc

08004420 <mult_row_column>:

#define triple(a)(_double_byte(a)^(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8004420:	b590      	push	{r4, r7, lr}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f002 f9f8 	bl	8006824 <_double_byte>
 8004434:	4603      	mov	r3, r0
 8004436:	461c      	mov	r4, r3
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	3301      	adds	r3, #1
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	4618      	mov	r0, r3
 8004440:	f002 f9f0 	bl	8006824 <_double_byte>
 8004444:	4603      	mov	r3, r0
 8004446:	461a      	mov	r2, r3
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	3301      	adds	r3, #1
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	4053      	eors	r3, r2
 8004450:	b2db      	uxtb	r3, r3
 8004452:	4063      	eors	r3, r4
 8004454:	b2da      	uxtb	r2, r3
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	3302      	adds	r3, #2
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	4053      	eors	r3, r2
 800445e:	b2da      	uxtb	r2, r3
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	3303      	adds	r3, #3
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	4053      	eors	r3, r2
 8004468:	b2da      	uxtb	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	701a      	strb	r2, [r3, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	781c      	ldrb	r4, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	3301      	adds	r3, #1
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f002 f9d3 	bl	8006824 <_double_byte>
 800447e:	4603      	mov	r3, r0
 8004480:	4063      	eors	r3, r4
 8004482:	b2dc      	uxtb	r4, r3
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	3302      	adds	r3, #2
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f002 f9ca 	bl	8006824 <_double_byte>
 8004490:	4603      	mov	r3, r0
 8004492:	461a      	mov	r2, r3
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	3302      	adds	r3, #2
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	4053      	eors	r3, r2
 800449c:	b2db      	uxtb	r3, r3
 800449e:	4063      	eors	r3, r4
 80044a0:	b2d9      	uxtb	r1, r3
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	3303      	adds	r3, #3
 80044a6:	781a      	ldrb	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3301      	adds	r3, #1
 80044ac:	404a      	eors	r2, r1
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	701a      	strb	r2, [r3, #0]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	781a      	ldrb	r2, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	3301      	adds	r3, #1
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	4053      	eors	r3, r2
 80044be:	b2dc      	uxtb	r4, r3
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	3302      	adds	r3, #2
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f002 f9ac 	bl	8006824 <_double_byte>
 80044cc:	4603      	mov	r3, r0
 80044ce:	4063      	eors	r3, r4
 80044d0:	b2dc      	uxtb	r4, r3
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	3303      	adds	r3, #3
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f002 f9a3 	bl	8006824 <_double_byte>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	3303      	adds	r3, #3
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	4053      	eors	r3, r2
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	3302      	adds	r3, #2
 80044f0:	4062      	eors	r2, r4
 80044f2:	b2d2      	uxtb	r2, r2
 80044f4:	701a      	strb	r2, [r3, #0]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f002 f992 	bl	8006824 <_double_byte>
 8004500:	4603      	mov	r3, r0
 8004502:	461a      	mov	r2, r3
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	4053      	eors	r3, r2
 800450a:	b2da      	uxtb	r2, r3
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	3301      	adds	r3, #1
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	4053      	eors	r3, r2
 8004514:	b2da      	uxtb	r2, r3
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	3302      	adds	r3, #2
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	4053      	eors	r3, r2
 800451e:	b2dc      	uxtb	r4, r3
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	3303      	adds	r3, #3
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f002 f97c 	bl	8006824 <_double_byte>
 800452c:	4603      	mov	r3, r0
 800452e:	461a      	mov	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3303      	adds	r3, #3
 8004534:	4062      	eors	r2, r4
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	bd90      	pop	{r4, r7, pc}

08004542 <mix_columns>:

static inline void mix_columns(uint8_t *s)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b086      	sub	sp, #24
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 800454a:	f107 0308 	add.w	r3, r7, #8
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ff65 	bl	8004420 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	1d1a      	adds	r2, r3, #4
 800455a:	f107 0308 	add.w	r3, r7, #8
 800455e:	3304      	adds	r3, #4
 8004560:	4611      	mov	r1, r2
 8004562:	4618      	mov	r0, r3
 8004564:	f7ff ff5c 	bl	8004420 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f103 0208 	add.w	r2, r3, #8
 800456e:	f107 0308 	add.w	r3, r7, #8
 8004572:	3308      	adds	r3, #8
 8004574:	4611      	mov	r1, r2
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff ff52 	bl	8004420 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f103 020c 	add.w	r2, r3, #12
 8004582:	f107 0308 	add.w	r3, r7, #8
 8004586:	330c      	adds	r3, #12
 8004588:	4611      	mov	r1, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ff48 	bl	8004420 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004590:	f107 0208 	add.w	r2, r7, #8
 8004594:	2310      	movs	r3, #16
 8004596:	2110      	movs	r1, #16
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f002 f91b 	bl	80067d4 <_copy>
}
 800459e:	bf00      	nop
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b086      	sub	sp, #24
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	723b      	strb	r3, [r7, #8]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	795b      	ldrb	r3, [r3, #5]
 80045b8:	727b      	strb	r3, [r7, #9]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	7a9b      	ldrb	r3, [r3, #10]
 80045be:	72bb      	strb	r3, [r7, #10]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	7bdb      	ldrb	r3, [r3, #15]
 80045c4:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	791b      	ldrb	r3, [r3, #4]
 80045ca:	733b      	strb	r3, [r7, #12]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	7a5b      	ldrb	r3, [r3, #9]
 80045d0:	737b      	strb	r3, [r7, #13]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	7b9b      	ldrb	r3, [r3, #14]
 80045d6:	73bb      	strb	r3, [r7, #14]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	78db      	ldrb	r3, [r3, #3]
 80045dc:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	7a1b      	ldrb	r3, [r3, #8]
 80045e2:	743b      	strb	r3, [r7, #16]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	7b5b      	ldrb	r3, [r3, #13]
 80045e8:	747b      	strb	r3, [r7, #17]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	789b      	ldrb	r3, [r3, #2]
 80045ee:	74bb      	strb	r3, [r7, #18]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	79db      	ldrb	r3, [r3, #7]
 80045f4:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	7b1b      	ldrb	r3, [r3, #12]
 80045fa:	753b      	strb	r3, [r7, #20]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	785b      	ldrb	r3, [r3, #1]
 8004600:	757b      	strb	r3, [r7, #21]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	799b      	ldrb	r3, [r3, #6]
 8004606:	75bb      	strb	r3, [r7, #22]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	7adb      	ldrb	r3, [r3, #11]
 800460c:	75fb      	strb	r3, [r7, #23]
	(void) _copy(s, sizeof(t), t, sizeof(t));
 800460e:	f107 0208 	add.w	r2, r7, #8
 8004612:	2310      	movs	r3, #16
 8004614:	2110      	movs	r1, #16
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f002 f8dc 	bl	80067d4 <_copy>
}
 800461c:	bf00      	nop
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08a      	sub	sp, #40	@ 0x28
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <tc_aes_encrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004636:	2300      	movs	r3, #0
 8004638:	e05e      	b.n	80046f8 <tc_aes_encrypt+0xd4>
	} else if (in == (const uint8_t *) 0) {
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <tc_aes_encrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004640:	2300      	movs	r3, #0
 8004642:	e059      	b.n	80046f8 <tc_aes_encrypt+0xd4>
	} else if (s == (TCAesKeySched_t) 0) {
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <tc_aes_encrypt+0x2a>
		return TC_CRYPTO_FAIL;
 800464a:	2300      	movs	r3, #0
 800464c:	e054      	b.n	80046f8 <tc_aes_encrypt+0xd4>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 800464e:	f107 0014 	add.w	r0, r7, #20
 8004652:	2310      	movs	r3, #16
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	2110      	movs	r1, #16
 8004658:	f002 f8bc 	bl	80067d4 <_copy>
	add_round_key(state, s->words);
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	f107 0314 	add.w	r3, r7, #20
 8004662:	4611      	mov	r1, r2
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff fde7 	bl	8004238 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	@ 0x24
 800466e:	e01c      	b.n	80046aa <tc_aes_encrypt+0x86>
		sub_bytes(state);
 8004670:	f107 0314 	add.w	r3, r7, #20
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff feb1 	bl	80043dc <sub_bytes>
		shift_rows(state);
 800467a:	f107 0314 	add.w	r3, r7, #20
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff ff91 	bl	80045a6 <shift_rows>
		mix_columns(state);
 8004684:	f107 0314 	add.w	r3, r7, #20
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff ff5a 	bl	8004542 <mix_columns>
		add_round_key(state, s->words + Nb*(i+1));
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	3301      	adds	r3, #1
 8004694:	011b      	lsls	r3, r3, #4
 8004696:	441a      	add	r2, r3
 8004698:	f107 0314 	add.w	r3, r7, #20
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f7ff fdca 	bl	8004238 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	3301      	adds	r3, #1
 80046a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d9df      	bls.n	8004670 <tc_aes_encrypt+0x4c>
	}

	sub_bytes(state);
 80046b0:	f107 0314 	add.w	r3, r7, #20
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff fe91 	bl	80043dc <sub_bytes>
	shift_rows(state);
 80046ba:	f107 0314 	add.w	r3, r7, #20
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff ff71 	bl	80045a6 <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	3301      	adds	r3, #1
 80046ca:	011b      	lsls	r3, r3, #4
 80046cc:	441a      	add	r2, r3
 80046ce:	f107 0314 	add.w	r3, r7, #20
 80046d2:	4611      	mov	r1, r2
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff fdaf 	bl	8004238 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 80046da:	f107 0214 	add.w	r2, r7, #20
 80046de:	2310      	movs	r3, #16
 80046e0:	2110      	movs	r1, #16
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f002 f876 	bl	80067d4 <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 80046e8:	f107 0314 	add.w	r3, r7, #20
 80046ec:	2210      	movs	r2, #16
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f002 f886 	bl	8006802 <_set>

	return TC_CRYPTO_SUCCESS;
 80046f6:	2301      	movs	r3, #1
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3728      	adds	r7, #40	@ 0x28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
 8004710:	e00a      	b.n	8004728 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	4413      	add	r3, r2
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	3301      	adds	r3, #1
 8004724:	b2db      	uxtb	r3, r3
 8004726:	73fb      	strb	r3, [r7, #15]
 8004728:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800472c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004730:	429a      	cmp	r2, r3
 8004732:	dbee      	blt.n	8004712 <uECC_vli_clear+0x12>
	}
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8004742:	b480      	push	{r7}
 8004744:	b085      	sub	sp, #20
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	460b      	mov	r3, r1
 800474c:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 800474e:	2300      	movs	r3, #0
 8004750:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004752:	2300      	movs	r3, #0
 8004754:	72fb      	strb	r3, [r7, #11]
 8004756:	e00c      	b.n	8004772 <uECC_vli_isZero+0x30>
		bits |= vli[i];
 8004758:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	4413      	add	r3, r2
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 800476a:	7afb      	ldrb	r3, [r7, #11]
 800476c:	3301      	adds	r3, #1
 800476e:	b2db      	uxtb	r3, r3
 8004770:	72fb      	strb	r3, [r7, #11]
 8004772:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8004776:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800477a:	429a      	cmp	r2, r3
 800477c:	dbec      	blt.n	8004758 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b00      	cmp	r3, #0
 8004782:	bf0c      	ite	eq
 8004784:	2301      	moveq	r3, #1
 8004786:	2300      	movne	r3, #0
 8004788:	b2db      	uxtb	r3, r3
}
 800478a:	4618      	mov	r0, r3
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	460b      	mov	r3, r1
 80047a0:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80047a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80047a6:	115b      	asrs	r3, r3, #5
 80047a8:	b21b      	sxth	r3, r3
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4413      	add	r3, r2
 80047b0:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 80047b2:	887b      	ldrh	r3, [r7, #2]
 80047b4:	f003 031f 	and.w	r3, r3, #31
 80047b8:	2101      	movs	r1, #1
 80047ba:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80047be:	4013      	ands	r3, r2
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 80047d8:	78fb      	ldrb	r3, [r7, #3]
 80047da:	3b01      	subs	r3, #1
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	73fb      	strb	r3, [r7, #15]
 80047e0:	e003      	b.n	80047ea <vli_numDigits+0x1e>
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	73fb      	strb	r3, [r7, #15]
 80047ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	db07      	blt.n	8004802 <vli_numDigits+0x36>
 80047f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4413      	add	r3, r2
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0ef      	beq.n	80047e2 <vli_numDigits+0x16>
	}

	return (i + 1);
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	3301      	adds	r3, #1
 8004806:	b2db      	uxtb	r3, r3
 8004808:	b25b      	sxtb	r3, r3
}
 800480a:	4618      	mov	r0, r3
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b086      	sub	sp, #24
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	460b      	mov	r3, r1
 8004820:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 8004822:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004826:	4619      	mov	r1, r3
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f7ff ffcf 	bl	80047cc <vli_numDigits>
 800482e:	4603      	mov	r3, r0
 8004830:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 8004832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d101      	bne.n	800483e <uECC_vli_numBits+0x28>
		return 0;
 800483a:	2300      	movs	r3, #0
 800483c:	e021      	b.n	8004882 <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 800483e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004842:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004846:	3b01      	subs	r3, #1
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	4413      	add	r3, r2
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8004852:	2300      	movs	r3, #0
 8004854:	617b      	str	r3, [r7, #20]
 8004856:	e005      	b.n	8004864 <uECC_vli_numBits+0x4e>
		digit >>= 1;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	085b      	lsrs	r3, r3, #1
 800485c:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	3301      	adds	r3, #1
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f6      	bne.n	8004858 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 800486a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29b      	uxth	r3, r3
 8004874:	015b      	lsls	r3, r3, #5
 8004876:	b29a      	uxth	r2, r3
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	b29b      	uxth	r3, r3
 800487c:	4413      	add	r3, r2
 800487e:	b29b      	uxth	r3, r3
 8004880:	b21b      	sxth	r3, r3
}
 8004882:	4618      	mov	r0, r3
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 800488a:	b480      	push	{r7}
 800488c:	b087      	sub	sp, #28
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	4613      	mov	r3, r2
 8004896:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 8004898:	2300      	movs	r3, #0
 800489a:	75fb      	strb	r3, [r7, #23]
 800489c:	e00f      	b.n	80048be <uECC_vli_set+0x34>
		dest[i] = src[i];
 800489e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	441a      	add	r2, r3
 80048a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	68f9      	ldr	r1, [r7, #12]
 80048b0:	440b      	add	r3, r1
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80048b6:	7dfb      	ldrb	r3, [r7, #23]
 80048b8:	3301      	adds	r3, #1
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	75fb      	strb	r3, [r7, #23]
 80048be:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80048c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	dbe9      	blt.n	800489e <uECC_vli_set+0x14>
  	}
}
 80048ca:	bf00      	nop
 80048cc:	bf00      	nop
 80048ce:	371c      	adds	r7, #28
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	4613      	mov	r3, r2
 80048e4:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 80048e6:	79fb      	ldrb	r3, [r7, #7]
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	75fb      	strb	r3, [r7, #23]
 80048ee:	e024      	b.n	800493a <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 80048f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4413      	add	r3, r2
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	440b      	add	r3, r1
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	429a      	cmp	r2, r3
 800490a:	d901      	bls.n	8004910 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 800490c:	2301      	movs	r3, #1
 800490e:	e019      	b.n	8004944 <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 8004910:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4413      	add	r3, r2
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	68b9      	ldr	r1, [r7, #8]
 8004924:	440b      	add	r3, r1
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d202      	bcs.n	8004932 <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 800492c:	f04f 33ff 	mov.w	r3, #4294967295
 8004930:	e008      	b.n	8004944 <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 8004932:	7dfb      	ldrb	r3, [r7, #23]
 8004934:	3b01      	subs	r3, #1
 8004936:	b2db      	uxtb	r3, r3
 8004938:	75fb      	strb	r3, [r7, #23]
 800493a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800493e:	2b00      	cmp	r3, #0
 8004940:	dad6      	bge.n	80048f0 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	371c      	adds	r7, #28
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	4613      	mov	r3, r2
 800495c:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 800495e:	2300      	movs	r3, #0
 8004960:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	3b01      	subs	r3, #1
 8004966:	b2db      	uxtb	r3, r3
 8004968:	74fb      	strb	r3, [r7, #19]
 800496a:	e013      	b.n	8004994 <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 800496c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	4413      	add	r3, r2
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	68b9      	ldr	r1, [r7, #8]
 8004980:	440b      	add	r3, r1
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4053      	eors	r3, r2
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	4313      	orrs	r3, r2
 800498a:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 800498c:	7cfb      	ldrb	r3, [r7, #19]
 800498e:	3b01      	subs	r3, #1
 8004990:	b2db      	uxtb	r3, r3
 8004992:	74fb      	strb	r3, [r7, #19]
 8004994:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004998:	2b00      	cmp	r3, #0
 800499a:	dae7      	bge.n	800496c <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	bf14      	ite	ne
 80049a2:	2301      	movne	r3, #1
 80049a4:	2300      	moveq	r3, #0
 80049a6:	b2db      	uxtb	r3, r3
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	fb03 f202 	mul.w	r2, r3, r2
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	bf0c      	ite	eq
 80049ce:	2301      	moveq	r3, #1
 80049d0:	2300      	movne	r3, #0
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	4619      	mov	r1, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	fb01 f303 	mul.w	r3, r1, r3
 80049dc:	4313      	orrs	r3, r2
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3714      	adds	r7, #20
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b088      	sub	sp, #32
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	60f8      	str	r0, [r7, #12]
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	607a      	str	r2, [r7, #4]
 80049f6:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80049fc:	2300      	movs	r3, #0
 80049fe:	76fb      	strb	r3, [r7, #27]
 8004a00:	e039      	b.n	8004a76 <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 8004a02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	6879      	ldr	r1, [r7, #4]
 8004a16:	440b      	add	r3, r1
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	1ad2      	subs	r2, r2, r3
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 8004a22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	bf8c      	ite	hi
 8004a34:	2301      	movhi	r3, #1
 8004a36:	2300      	movls	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 8004a3c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	4413      	add	r3, r2
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	69f9      	ldr	r1, [r7, #28]
 8004a58:	6938      	ldr	r0, [r7, #16]
 8004a5a:	f7ff ffab 	bl	80049b4 <cond_set>
 8004a5e:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 8004a60:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4413      	add	r3, r2
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004a6e:	7efb      	ldrb	r3, [r7, #27]
 8004a70:	3301      	adds	r3, #1
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	76fb      	strb	r3, [r7, #27]
 8004a76:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8004a7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	dbbf      	blt.n	8004a02 <uECC_vli_sub+0x18>
	}
	return borrow;
 8004a82:	69fb      	ldr	r3, [r7, #28]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3720      	adds	r7, #32
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
 8004a98:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	76fb      	strb	r3, [r7, #27]
 8004aa2:	e039      	b.n	8004b18 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 8004aa4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	4413      	add	r3, r2
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	440b      	add	r3, r1
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4413      	add	r3, r2
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8004ac4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	4413      	add	r3, r2
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	bf34      	ite	cc
 8004ad6:	2301      	movcc	r3, #1
 8004ad8:	2300      	movcs	r3, #0
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 8004ade:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	bf14      	ite	ne
 8004af0:	2301      	movne	r3, #1
 8004af2:	2300      	moveq	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	69f9      	ldr	r1, [r7, #28]
 8004afa:	6938      	ldr	r0, [r7, #16]
 8004afc:	f7ff ff5a 	bl	80049b4 <cond_set>
 8004b00:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 8004b02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004b10:	7efb      	ldrb	r3, [r7, #27]
 8004b12:	3301      	adds	r3, #1
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	76fb      	strb	r3, [r7, #27]
 8004b18:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8004b1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	dbbf      	blt.n	8004aa4 <uECC_vli_add+0x18>
	}
	return carry;
 8004b24:	69fb      	ldr	r3, [r7, #28]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3720      	adds	r7, #32
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b087      	sub	sp, #28
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	460b      	mov	r3, r1
 8004b38:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]

	vli += num_words;
 8004b42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 8004b4e:	e00b      	b.n	8004b68 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	085a      	lsrs	r2, r3, #1
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	07db      	lsls	r3, r3, #31
 8004b66:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	1f1a      	subs	r2, r3, #4
 8004b6c:	607a      	str	r2, [r7, #4]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d3ed      	bcc.n	8004b50 <uECC_vli_rshift1+0x22>
	}
}
 8004b74:	bf00      	nop
 8004b76:	bf00      	nop
 8004b78:	371c      	adds	r7, #28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 8004b82:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004b86:	b091      	sub	sp, #68	@ 0x44
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004b8c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004b8e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b90:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 8004b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b94:	2200      	movs	r2, #0
 8004b96:	4698      	mov	r8, r3
 8004b98:	4691      	mov	r9, r2
 8004b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	469a      	mov	sl, r3
 8004ba0:	4693      	mov	fp, r2
 8004ba2:	fb0a f209 	mul.w	r2, sl, r9
 8004ba6:	fb08 f30b 	mul.w	r3, r8, fp
 8004baa:	4413      	add	r3, r2
 8004bac:	fba8 450a 	umull	r4, r5, r8, sl
 8004bb0:	442b      	add	r3, r5
 8004bb2:	461d      	mov	r5, r3
 8004bb4:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8004bb8:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	61bb      	str	r3, [r7, #24]
 8004bc4:	61fa      	str	r2, [r7, #28]
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	69b9      	ldr	r1, [r7, #24]
 8004bd0:	000b      	movs	r3, r1
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bd6:	6809      	ldr	r1, [r1, #0]
 8004bd8:	2000      	movs	r0, #0
 8004bda:	6139      	str	r1, [r7, #16]
 8004bdc:	6178      	str	r0, [r7, #20]
 8004bde:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004be2:	4621      	mov	r1, r4
 8004be4:	4311      	orrs	r1, r2
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	4629      	mov	r1, r5
 8004bea:	4319      	orrs	r1, r3
 8004bec:	60f9      	str	r1, [r7, #12]
 8004bee:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004bf2:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 8004bf6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004bfa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004bfe:	1884      	adds	r4, r0, r2
 8004c00:	603c      	str	r4, [r7, #0]
 8004c02:	eb41 0303 	adc.w	r3, r1, r3
 8004c06:	607b      	str	r3, [r7, #4]
 8004c08:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004c0c:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 8004c10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c12:	681c      	ldr	r4, [r3, #0]
 8004c14:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004c18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c1c:	4290      	cmp	r0, r2
 8004c1e:	eb71 0303 	sbcs.w	r3, r1, r3
 8004c22:	bf34      	ite	cc
 8004c24:	2301      	movcc	r3, #1
 8004c26:	2300      	movcs	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	18e2      	adds	r2, r4, r3
 8004c2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c2e:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 8004c30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004c34:	f04f 0200 	mov.w	r2, #0
 8004c38:	f04f 0300 	mov.w	r3, #0
 8004c3c:	000a      	movs	r2, r1
 8004c3e:	2300      	movs	r3, #0
 8004c40:	6a3b      	ldr	r3, [r7, #32]
 8004c42:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 8004c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	601a      	str	r2, [r3, #0]

}
 8004c4a:	bf00      	nop
 8004c4c:	3744      	adds	r7, #68	@ 0x44
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004c54:	4770      	bx	lr

08004c56 <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 8004c56:	b590      	push	{r4, r7, lr}
 8004c58:	b08b      	sub	sp, #44	@ 0x2c
 8004c5a:	af02      	add	r7, sp, #8
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
 8004c62:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8004c70:	2300      	movs	r3, #0
 8004c72:	77bb      	strb	r3, [r7, #30]
 8004c74:	e036      	b.n	8004ce4 <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 8004c76:	2300      	movs	r3, #0
 8004c78:	77fb      	strb	r3, [r7, #31]
 8004c7a:	e01c      	b.n	8004cb6 <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8004c7c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	4413      	add	r3, r2
 8004c86:	6818      	ldr	r0, [r3, #0]
 8004c88:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004c8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	4413      	add	r3, r2
 8004c98:	6819      	ldr	r1, [r3, #0]
 8004c9a:	f107 0414 	add.w	r4, r7, #20
 8004c9e:	f107 0218 	add.w	r2, r7, #24
 8004ca2:	f107 0310 	add.w	r3, r7, #16
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	4623      	mov	r3, r4
 8004caa:	f7ff ff6a 	bl	8004b82 <muladd>
		for (i = 0; i <= k; ++i) {
 8004cae:	7ffb      	ldrb	r3, [r7, #31]
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	77fb      	strb	r3, [r7, #31]
 8004cb6:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8004cba:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	dddc      	ble.n	8004c7c <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 8004cc2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	4413      	add	r3, r2
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 8004cdc:	7fbb      	ldrb	r3, [r7, #30]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	77bb      	strb	r3, [r7, #30]
 8004ce4:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004ce8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	dbc2      	blt.n	8004c76 <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	77bb      	strb	r3, [r7, #30]
 8004cf4:	e03b      	b.n	8004d6e <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8004cf6:	7fba      	ldrb	r2, [r7, #30]
 8004cf8:	78fb      	ldrb	r3, [r7, #3]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	3301      	adds	r3, #1
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	77fb      	strb	r3, [r7, #31]
 8004d04:	e01c      	b.n	8004d40 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8004d06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	4413      	add	r3, r2
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004d16:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	4413      	add	r3, r2
 8004d22:	6819      	ldr	r1, [r3, #0]
 8004d24:	f107 0414 	add.w	r4, r7, #20
 8004d28:	f107 0218 	add.w	r2, r7, #24
 8004d2c:	f107 0310 	add.w	r3, r7, #16
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	4623      	mov	r3, r4
 8004d34:	f7ff ff25 	bl	8004b82 <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8004d38:	7ffb      	ldrb	r3, [r7, #31]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	77fb      	strb	r3, [r7, #31]
 8004d40:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8004d44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	dbdc      	blt.n	8004d06 <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 8004d4c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4413      	add	r3, r2
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8004d62:	2300      	movs	r3, #0
 8004d64:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8004d66:	7fbb      	ldrb	r3, [r7, #30]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	77bb      	strb	r3, [r7, #30]
 8004d6e:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004d72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	dbbb      	blt.n	8004cf6 <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 8004d7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d82:	00db      	lsls	r3, r3, #3
 8004d84:	3b04      	subs	r3, #4
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	4413      	add	r3, r2
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	601a      	str	r2, [r3, #0]
}
 8004d8e:	bf00      	nop
 8004d90:	3724      	adds	r7, #36	@ 0x24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd90      	pop	{r4, r7, pc}

08004d96 <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b086      	sub	sp, #24
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	60f8      	str	r0, [r7, #12]
 8004d9e:	60b9      	str	r1, [r7, #8]
 8004da0:	607a      	str	r2, [r7, #4]
 8004da2:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8004da4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	68b9      	ldr	r1, [r7, #8]
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f7ff fe6d 	bl	8004a8c <uECC_vli_add>
 8004db2:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d109      	bne.n	8004dce <uECC_vli_modAdd+0x38>
 8004dba:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	6838      	ldr	r0, [r7, #0]
 8004dc4:	f7ff fd88 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d006      	beq.n	8004ddc <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 8004dce:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	68f9      	ldr	r1, [r7, #12]
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f7ff fe07 	bl	80049ea <uECC_vli_sub>
	}
}
 8004ddc:	bf00      	nop
 8004dde:	3718      	adds	r7, #24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 8004df2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f7ff fdf5 	bl	80049ea <uECC_vli_sub>
 8004e00:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d006      	beq.n	8004e16 <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 8004e08:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	68f9      	ldr	r1, [r7, #12]
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff fe3b 	bl	8004a8c <uECC_vli_add>
	}
}
 8004e16:	bf00      	nop
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 8004e1e:	b590      	push	{r4, r7, lr}
 8004e20:	b0ad      	sub	sp, #180	@ 0xb4
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 8004e2c:	f107 0318 	add.w	r3, r7, #24
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004e36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8004e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e44:	4619      	mov	r1, r3
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7ff fce5 	bl	8004816 <uECC_vli_numBits>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004e50:	1ae3      	subs	r3, r4, r3
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8004e58:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	da00      	bge.n	8004e62 <uECC_vli_mmod+0x44>
 8004e60:	331f      	adds	r3, #31
 8004e62:	115b      	asrs	r3, r3, #5
 8004e64:	b21b      	sxth	r3, r3
 8004e66:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8004e6a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004e6e:	425a      	negs	r2, r3
 8004e70:	f003 031f 	and.w	r3, r3, #31
 8004e74:	f002 021f 	and.w	r2, r2, #31
 8004e78:	bf58      	it	pl
 8004e7a:	4253      	negpl	r3, r2
 8004e7c:	b21b      	sxth	r3, r3
 8004e7e:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 8004e82:	2300      	movs	r3, #0
 8004e84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8004e88:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004e8c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004e90:	4611      	mov	r1, r2
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7ff fc34 	bl	8004700 <uECC_vli_clear>
	if (bit_shift > 0) {
 8004e98:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	dd34      	ble.n	8004f0a <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ea6:	e029      	b.n	8004efc <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8004ea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004eb8:	fa02 f103 	lsl.w	r1, r2, r3
 8004ebc:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004ec0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	33b0      	adds	r3, #176	@ 0xb0
 8004ed0:	443b      	add	r3, r7
 8004ed2:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8004ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	4413      	add	r3, r2
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004ee6:	f1c3 0320 	rsb	r3, r3, #32
 8004eea:	fa22 f303 	lsr.w	r3, r2, r3
 8004eee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004ef2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004efc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d3cf      	bcc.n	8004ea8 <uECC_vli_mmod+0x8a>
 8004f08:	e00b      	b.n	8004f22 <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8004f0a:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8004f14:	4413      	add	r3, r2
 8004f16:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fcb4 	bl	800488a <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 8004f22:	2301      	movs	r3, #1
 8004f24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f28:	e09f      	b.n	800506a <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 8004f30:	2300      	movs	r3, #0
 8004f32:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004f36:	e053      	b.n	8004fe0 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8004f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	33b0      	adds	r3, #176	@ 0xb0
 8004f40:	443b      	add	r3, r7
 8004f42:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004f46:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	33b0      	adds	r3, #176	@ 0xb0
 8004f58:	443b      	add	r3, r7
 8004f5a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004f5e:	1ad2      	subs	r2, r2, r3
 8004f60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 8004f6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	33b0      	adds	r3, #176	@ 0xb0
 8004f72:	443b      	add	r3, r7
 8004f74:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004f78:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d014      	beq.n	8004fb4 <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 8004f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	33b0      	adds	r3, #176	@ 0xb0
 8004f92:	443b      	add	r3, r7
 8004f94:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004f98:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	bf8c      	ite	hi
 8004faa:	2301      	movhi	r3, #1
 8004fac:	2300      	movls	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 8004fb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fb8:	f1c3 0301 	rsb	r3, r3, #1
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	33b0      	adds	r3, #176	@ 0xb0
 8004fc0:	443b      	add	r3, r7
 8004fc2:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004fc6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004fd2:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 8004fd4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8004fd8:	3301      	adds	r3, #1
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004fe0:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 8004fe4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	429a      	cmp	r2, r3
 8004fec:	dba4      	blt.n	8004f38 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 8004fee:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004ff2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	bf0c      	ite	eq
 8004ffa:	2301      	moveq	r3, #1
 8004ffc:	2300      	movne	r3, #0
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 8005004:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005008:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800500c:	4611      	mov	r1, r2
 800500e:	4618      	mov	r0, r3
 8005010:	f7ff fd8d 	bl	8004b2e <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8005014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005018:	3b01      	subs	r3, #1
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	33b0      	adds	r3, #176	@ 0xb0
 800501e:	443b      	add	r3, r7
 8005020:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8005024:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	33b0      	adds	r3, #176	@ 0xb0
 800502c:	443b      	add	r3, r7
 800502e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005032:	07da      	lsls	r2, r3, #31
 8005034:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005038:	3b01      	subs	r3, #1
 800503a:	430a      	orrs	r2, r1
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	33b0      	adds	r3, #176	@ 0xb0
 8005040:	443b      	add	r3, r7
 8005042:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8005046:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8005050:	4413      	add	r3, r2
 8005052:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005056:	4611      	mov	r1, r2
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff fd68 	bl	8004b2e <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 800505e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005062:	3b01      	subs	r3, #1
 8005064:	b29b      	uxth	r3, r3
 8005066:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 800506a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800506e:	2b00      	cmp	r3, #0
 8005070:	f6bf af5b 	bge.w	8004f2a <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 8005074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	33b0      	adds	r3, #176	@ 0xb0
 800507c:	443b      	add	r3, r7
 800507e:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8005082:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005086:	4619      	mov	r1, r3
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f7ff fbfe 	bl	800488a <uECC_vli_set>
}
 800508e:	bf00      	nop
 8005090:	37b4      	adds	r7, #180	@ 0xb4
 8005092:	46bd      	mov	sp, r7
 8005094:	bd90      	pop	{r4, r7, pc}

08005096 <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b094      	sub	sp, #80	@ 0x50
 800509a:	af00      	add	r7, sp, #0
 800509c:	60f8      	str	r0, [r7, #12]
 800509e:	60b9      	str	r1, [r7, #8]
 80050a0:	607a      	str	r2, [r7, #4]
 80050a2:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 80050a4:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80050a8:	f107 0010 	add.w	r0, r7, #16
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	68b9      	ldr	r1, [r7, #8]
 80050b0:	f7ff fdd1 	bl	8004c56 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 80050b4:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80050b8:	f107 0110 	add.w	r1, r7, #16
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f7ff fead 	bl	8004e1e <uECC_vli_mmod>
}
 80050c4:	bf00      	nop
 80050c6:	3750      	adds	r7, #80	@ 0x50
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b094      	sub	sp, #80	@ 0x50
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	f993 3000 	ldrsb.w	r3, [r3]
 80050e0:	f107 0010 	add.w	r0, r7, #16
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	68b9      	ldr	r1, [r7, #8]
 80050e8:	f7ff fdb5 	bl	8004c56 <uECC_vli_mult>

	curve->mmod_fast(result, product);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80050f2:	f107 0210 	add.w	r2, r7, #16
 80050f6:	4611      	mov	r1, r2
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	4798      	blx	r3
}
 80050fc:	bf00      	nop
 80050fe:	3750      	adds	r7, #80	@ 0x50
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f7ff ffd8 	bl	80050cc <uECC_vli_modMult_fast>
}
 800511c:	bf00      	nop
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	4613      	mov	r3, r2
 8005130:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 8005132:	2300      	movs	r3, #0
 8005134:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d007      	beq.n	8005152 <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8005142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	68f9      	ldr	r1, [r7, #12]
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f7ff fc9e 	bl	8004a8c <uECC_vli_add>
 8005150:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 8005152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005156:	4619      	mov	r1, r3
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f7ff fce8 	bl	8004b2e <uECC_vli_rshift1>
	if (carry) {
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d013      	beq.n	800518c <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8005164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005168:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800516c:	3b01      	subs	r3, #1
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	4413      	add	r3, r2
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800517a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800517e:	3b01      	subs	r3, #1
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	68f9      	ldr	r1, [r7, #12]
 8005184:	440b      	add	r3, r1
 8005186:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800518a:	601a      	str	r2, [r3, #0]
	}
}
 800518c:	bf00      	nop
 800518e:	3718      	adds	r7, #24
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b0a6      	sub	sp, #152	@ 0x98
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
 80051a0:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 80051a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051a6:	4619      	mov	r1, r3
 80051a8:	68b8      	ldr	r0, [r7, #8]
 80051aa:	f7ff faca 	bl	8004742 <uECC_vli_isZero>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d006      	beq.n	80051c2 <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 80051b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051b8:	4619      	mov	r1, r3
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7ff faa0 	bl	8004700 <uECC_vli_clear>
 80051c0:	e0de      	b.n	8005380 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 80051c2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051c6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80051ca:	68b9      	ldr	r1, [r7, #8]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff fb5c 	bl	800488a <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 80051d2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051d6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80051da:	6879      	ldr	r1, [r7, #4]
 80051dc:	4618      	mov	r0, r3
 80051de:	f7ff fb54 	bl	800488a <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 80051e2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051e6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80051ea:	4611      	mov	r1, r2
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7ff fa87 	bl	8004700 <uECC_vli_clear>
	u[0] = 1;
 80051f2:	2301      	movs	r3, #1
 80051f4:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 80051f6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051fa:	f107 0314 	add.w	r3, r7, #20
 80051fe:	4611      	mov	r1, r2
 8005200:	4618      	mov	r0, r3
 8005202:	f7ff fa7d 	bl	8004700 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005206:	e0a2      	b.n	800534e <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 8005208:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d110      	bne.n	8005234 <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 8005212:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005216:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800521a:	4611      	mov	r1, r2
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff fc86 	bl	8004b2e <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8005222:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005226:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800522a:	6879      	ldr	r1, [r7, #4]
 800522c:	4618      	mov	r0, r3
 800522e:	f7ff ff79 	bl	8005124 <vli_modInv_update>
 8005232:	e08c      	b.n	800534e <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 8005234:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d110      	bne.n	8005260 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 800523e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005242:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005246:	4611      	mov	r1, r2
 8005248:	4618      	mov	r0, r3
 800524a:	f7ff fc70 	bl	8004b2e <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 800524e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005252:	f107 0314 	add.w	r3, r7, #20
 8005256:	6879      	ldr	r1, [r7, #4]
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff ff63 	bl	8005124 <vli_modInv_update>
 800525e:	e076      	b.n	800534e <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8005260:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005264:	2b00      	cmp	r3, #0
 8005266:	dd39      	ble.n	80052dc <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8005268:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800526c:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8005270:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8005274:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005278:	f7ff fbb7 	bl	80049ea <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 800527c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005280:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005284:	4611      	mov	r1, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff fc51 	bl	8004b2e <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 800528c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005290:	f107 0114 	add.w	r1, r7, #20
 8005294:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff fb1d 	bl	80048d8 <uECC_vli_cmp_unsafe>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	da08      	bge.n	80052b6 <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 80052a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052a8:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80052ac:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	f7ff fbeb 	bl	8004a8c <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 80052b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052ba:	f107 0214 	add.w	r2, r7, #20
 80052be:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80052c2:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80052c6:	f7ff fb90 	bl	80049ea <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 80052ca:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80052ce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7ff ff25 	bl	8005124 <vli_modInv_update>
 80052da:	e038      	b.n	800534e <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 80052dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052e0:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80052e4:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80052e8:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80052ec:	f7ff fb7d 	bl	80049ea <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 80052f0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80052f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80052f8:	4611      	mov	r1, r2
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff fc17 	bl	8004b2e <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8005300:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005304:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005308:	f107 0314 	add.w	r3, r7, #20
 800530c:	4618      	mov	r0, r3
 800530e:	f7ff fae3 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	da08      	bge.n	800532a <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8005318:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800531c:	f107 0114 	add.w	r1, r7, #20
 8005320:	f107 0014 	add.w	r0, r7, #20
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	f7ff fbb1 	bl	8004a8c <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 800532a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800532e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005332:	f107 0114 	add.w	r1, r7, #20
 8005336:	f107 0014 	add.w	r0, r7, #20
 800533a:	f7ff fb56 	bl	80049ea <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 800533e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005342:	f107 0314 	add.w	r3, r7, #20
 8005346:	6879      	ldr	r1, [r7, #4]
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff feeb 	bl	8005124 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 800534e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005352:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005356:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fabc 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8005360:	4603      	mov	r3, r0
 8005362:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8005366:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 800536a:	2b00      	cmp	r3, #0
 800536c:	f47f af4c 	bne.w	8005208 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8005370:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005374:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005378:	4619      	mov	r1, r3
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f7ff fa85 	bl	800488a <uECC_vli_set>
}
 8005380:	3798      	adds	r7, #152	@ 0x98
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b098      	sub	sp, #96	@ 0x60
 800538a:	af02      	add	r7, sp, #8
 800538c:	60f8      	str	r0, [r7, #12]
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	607a      	str	r2, [r7, #4]
 8005392:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 800539c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff f9cd 	bl	8004742 <uECC_vli_isZero>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f040 80e6 	bne.w	800557c <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 80053b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	68b9      	ldr	r1, [r7, #8]
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7ff fea3 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 80053be:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80053c2:	f107 0010 	add.w	r0, r7, #16
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68f9      	ldr	r1, [r7, #12]
 80053ca:	f7ff fe7f 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 80053ce:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80053d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff fe93 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	68b9      	ldr	r1, [r7, #8]
 80053e4:	68b8      	ldr	r0, [r7, #8]
 80053e6:	f7ff fe71 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f7ff fe88 	bl	8005104 <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	1d1a      	adds	r2, r3, #4
 80053f8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	4613      	mov	r3, r2
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	68f9      	ldr	r1, [r7, #12]
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f7ff fcc6 	bl	8004d96 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	1d1a      	adds	r2, r3, #4
 800540e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	4613      	mov	r3, r2
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff fcbb 	bl	8004d96 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	1d1a      	adds	r2, r3, #4
 8005424:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	4613      	mov	r3, r2
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	68f9      	ldr	r1, [r7, #12]
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f7ff fcd7 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	68f9      	ldr	r1, [r7, #12]
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f7ff fe45 	bl	80050cc <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	1d1a      	adds	r2, r3, #4
 8005446:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800544a:	9300      	str	r3, [sp, #0]
 800544c:	4613      	mov	r3, r2
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	68f9      	ldr	r1, [r7, #12]
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff fc9f 	bl	8004d96 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	1d1a      	adds	r2, r3, #4
 800545c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	4613      	mov	r3, r2
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	68f9      	ldr	r1, [r7, #12]
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f7ff fc94 	bl	8004d96 <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 800546e:	2100      	movs	r1, #0
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f7ff f990 	bl	8004796 <uECC_vli_testBit>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d024      	beq.n	80054c6 <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	1d1a      	adds	r2, r3, #4
 8005480:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005484:	68f9      	ldr	r1, [r7, #12]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff fb00 	bl	8004a8c <uECC_vli_add>
 800548c:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 800548e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005492:	4619      	mov	r1, r3
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f7ff fb4a 	bl	8004b2e <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 800549a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800549e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054a2:	3b01      	subs	r3, #1
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4413      	add	r3, r2
 80054aa:	6819      	ldr	r1, [r3, #0]
 80054ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054ae:	07da      	lsls	r2, r3, #31
 80054b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80054b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054b8:	3b01      	subs	r3, #1
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	4403      	add	r3, r0
 80054c0:	430a      	orrs	r2, r1
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	e005      	b.n	80054d2 <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 80054c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80054ca:	4619      	mov	r1, r3
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f7ff fb2e 	bl	8004b2e <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	68f9      	ldr	r1, [r7, #12]
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7ff fe14 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	1d19      	adds	r1, r3, #4
 80054e0:	f107 0210 	add.w	r2, r7, #16
 80054e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	460b      	mov	r3, r1
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7ff fc78 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	1d19      	adds	r1, r3, #4
 80054f8:	f107 0210 	add.w	r2, r7, #16
 80054fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	460b      	mov	r3, r1
 8005504:	6879      	ldr	r1, [r7, #4]
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7ff fc6c 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	1d1a      	adds	r2, r3, #4
 8005510:	f107 0110 	add.w	r1, r7, #16
 8005514:	f107 0010 	add.w	r0, r7, #16
 8005518:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	4613      	mov	r3, r2
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	f7ff fc5f 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8005526:	f107 0210 	add.w	r2, r7, #16
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	68f9      	ldr	r1, [r7, #12]
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f7ff fdcc 	bl	80050cc <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	1d19      	adds	r1, r3, #4
 8005538:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800553c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005540:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	460b      	mov	r3, r1
 8005548:	68f9      	ldr	r1, [r7, #12]
 800554a:	f7ff fc4b 	bl	8004de4 <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 800554e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005552:	461a      	mov	r2, r3
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f7ff f997 	bl	800488a <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 800555c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005560:	461a      	mov	r2, r3
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f7ff f990 	bl	800488a <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 800556a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 800556e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005572:	4619      	mov	r1, r3
 8005574:	68b8      	ldr	r0, [r7, #8]
 8005576:	f7ff f988 	bl	800488a <uECC_vli_set>
 800557a:	e000      	b.n	800557e <double_jacobian_default+0x1f8>
		return;
 800557c:	bf00      	nop
}
 800557e:	3758      	adds	r7, #88	@ 0x58
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b090      	sub	sp, #64	@ 0x40
 8005588:	af02      	add	r7, sp, #8
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005590:	f107 0314 	add.w	r3, r7, #20
 8005594:	2220      	movs	r2, #32
 8005596:	2100      	movs	r1, #0
 8005598:	4618      	mov	r0, r3
 800559a:	f001 f962 	bl	8006862 <memset>
 800559e:	2303      	movs	r3, #3
 80055a0:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	68b9      	ldr	r1, [r7, #8]
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f7ff fda8 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	1d19      	adds	r1, r3, #4
 80055b8:	f107 0214 	add.w	r2, r7, #20
 80055bc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	460b      	mov	r3, r1
 80055c4:	68f9      	ldr	r1, [r7, #12]
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f7ff fc0c 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	68f9      	ldr	r1, [r7, #12]
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f7ff fd7a 	bl	80050cc <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	1d19      	adds	r1, r3, #4
 80055e2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	460b      	mov	r3, r1
 80055ea:	68f9      	ldr	r1, [r7, #12]
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f7ff fbd2 	bl	8004d96 <uECC_vli_modAdd>
}
 80055f2:	bf00      	nop
 80055f4:	3738      	adds	r7, #56	@ 0x38
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 80055fc:	b480      	push	{r7}
 80055fe:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005600:	4b02      	ldr	r3, [pc, #8]	@ (800560c <uECC_secp256r1+0x10>)
}
 8005602:	4618      	mov	r0, r3
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	080076bc 	.word	0x080076bc

08005610 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08c      	sub	sp, #48	@ 0x30
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 800561a:	2208      	movs	r2, #8
 800561c:	6839      	ldr	r1, [r7, #0]
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f7ff f933 	bl	800488a <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005624:	2300      	movs	r3, #0
 8005626:	617b      	str	r3, [r7, #20]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005634:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005640:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005646:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 800564e:	f107 020c 	add.w	r2, r7, #12
 8005652:	f107 010c 	add.w	r1, r7, #12
 8005656:	f107 000c 	add.w	r0, r7, #12
 800565a:	2308      	movs	r3, #8
 800565c:	f7ff fa16 	bl	8004a8c <uECC_vli_add>
 8005660:	4603      	mov	r3, r0
 8005662:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005664:	f107 020c 	add.w	r2, r7, #12
 8005668:	2308      	movs	r3, #8
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7ff fa0d 	bl	8004a8c <uECC_vli_add>
 8005672:	4602      	mov	r2, r0
 8005674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005676:	4413      	add	r3, r2
 8005678:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567e:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005684:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568a:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005692:	2300      	movs	r3, #0
 8005694:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005696:	f107 020c 	add.w	r2, r7, #12
 800569a:	f107 010c 	add.w	r1, r7, #12
 800569e:	f107 000c 	add.w	r0, r7, #12
 80056a2:	2308      	movs	r3, #8
 80056a4:	f7ff f9f2 	bl	8004a8c <uECC_vli_add>
 80056a8:	4602      	mov	r2, r0
 80056aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ac:	4413      	add	r3, r2
 80056ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80056b0:	f107 020c 	add.w	r2, r7, #12
 80056b4:	2308      	movs	r3, #8
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff f9e7 	bl	8004a8c <uECC_vli_add>
 80056be:	4602      	mov	r2, r0
 80056c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c2:	4413      	add	r3, r2
 80056c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d6:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 80056d8:	2300      	movs	r3, #0
 80056da:	623b      	str	r3, [r7, #32]
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	61fb      	str	r3, [r7, #28]
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e8:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80056f0:	f107 020c 	add.w	r2, r7, #12
 80056f4:	2308      	movs	r3, #8
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff f9c7 	bl	8004a8c <uECC_vli_add>
 80056fe:	4602      	mov	r2, r0
 8005700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005702:	4413      	add	r3, r2
 8005704:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005710:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005716:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005722:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005728:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800572e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	6a1b      	ldr	r3, [r3, #32]
 8005734:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005736:	f107 020c 	add.w	r2, r7, #12
 800573a:	2308      	movs	r3, #8
 800573c:	6879      	ldr	r1, [r7, #4]
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f7ff f9a4 	bl	8004a8c <uECC_vli_add>
 8005744:	4602      	mov	r2, r0
 8005746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005748:	4413      	add	r3, r2
 800574a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005750:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005756:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800575c:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	623b      	str	r3, [r7, #32]
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	61fb      	str	r3, [r7, #28]
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005774:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005776:	f107 020c 	add.w	r2, r7, #12
 800577a:	2308      	movs	r3, #8
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f7ff f933 	bl	80049ea <uECC_vli_sub>
 8005784:	4602      	mov	r2, r0
 8005786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005788:	1a9b      	subs	r3, r3, r2
 800578a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005790:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005796:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579c:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a2:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 80057a4:	2300      	movs	r3, #0
 80057a6:	623b      	str	r3, [r7, #32]
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80057b8:	f107 020c 	add.w	r2, r7, #12
 80057bc:	2308      	movs	r3, #8
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f7ff f912 	bl	80049ea <uECC_vli_sub>
 80057c6:	4602      	mov	r2, r0
 80057c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ca:	1a9b      	subs	r3, r3, r2
 80057cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d2:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057de:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ea:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f0:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 80057f2:	2300      	movs	r3, #0
 80057f4:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80057fc:	f107 020c 	add.w	r2, r7, #12
 8005800:	2308      	movs	r3, #8
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7ff f8f0 	bl	80049ea <uECC_vli_sub>
 800580a:	4602      	mov	r2, r0
 800580c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580e:	1a9b      	subs	r3, r3, r2
 8005810:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005816:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800581c:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 800581e:	2300      	movs	r3, #0
 8005820:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005826:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582c:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800583e:	f107 020c 	add.w	r2, r7, #12
 8005842:	2308      	movs	r3, #8
 8005844:	6879      	ldr	r1, [r7, #4]
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7ff f8cf 	bl	80049ea <uECC_vli_sub>
 800584c:	4602      	mov	r2, r0
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 8005854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005856:	2b00      	cmp	r3, #0
 8005858:	da17      	bge.n	800588a <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 800585a:	2308      	movs	r3, #8
 800585c:	4a12      	ldr	r2, [pc, #72]	@ (80058a8 <vli_mmod_fast_secp256r1+0x298>)
 800585e:	6879      	ldr	r1, [r7, #4]
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7ff f913 	bl	8004a8c <uECC_vli_add>
 8005866:	4602      	mov	r2, r0
 8005868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586a:	4413      	add	r3, r2
 800586c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 800586e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005870:	2b00      	cmp	r3, #0
 8005872:	dbf2      	blt.n	800585a <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 8005874:	e014      	b.n	80058a0 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8005876:	2308      	movs	r3, #8
 8005878:	4a0b      	ldr	r2, [pc, #44]	@ (80058a8 <vli_mmod_fast_secp256r1+0x298>)
 800587a:	6879      	ldr	r1, [r7, #4]
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7ff f8b4 	bl	80049ea <uECC_vli_sub>
 8005882:	4602      	mov	r2, r0
 8005884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005886:	1a9b      	subs	r3, r3, r2
 8005888:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 800588a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f2      	bne.n	8005876 <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8005890:	2208      	movs	r2, #8
 8005892:	6879      	ldr	r1, [r7, #4]
 8005894:	4804      	ldr	r0, [pc, #16]	@ (80058a8 <vli_mmod_fast_secp256r1+0x298>)
 8005896:	f7ff f81f 	bl	80048d8 <uECC_vli_cmp_unsafe>
 800589a:	4603      	mov	r3, r0
		while (carry || 
 800589c:	2b01      	cmp	r3, #1
 800589e:	d1ea      	bne.n	8005876 <vli_mmod_fast_secp256r1+0x266>
}
 80058a0:	bf00      	nop
 80058a2:	3730      	adds	r7, #48	@ 0x30
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	080076c0 	.word	0x080076c0

080058ac <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b08c      	sub	sp, #48	@ 0x30
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 80058ba:	f107 0310 	add.w	r3, r7, #16
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	6879      	ldr	r1, [r7, #4]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7ff fc1e 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 80058c8:	f107 0210 	add.w	r2, r7, #16
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	68f9      	ldr	r1, [r7, #12]
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7ff fbfb 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 80058d6:	f107 0110 	add.w	r1, r7, #16
 80058da:	f107 0010 	add.w	r0, r7, #16
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	f7ff fbf3 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 80058e6:	f107 0210 	add.w	r2, r7, #16
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	68b8      	ldr	r0, [r7, #8]
 80058f0:	f7ff fbec 	bl	80050cc <uECC_vli_modMult_fast>
}
 80058f4:	bf00      	nop
 80058f6:	3730      	adds	r7, #48	@ 0x30
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b090      	sub	sp, #64	@ 0x40
 8005900:	af02      	add	r7, sp, #8
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 800590a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8005912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005914:	1d1a      	adds	r2, r3, #4
 8005916:	f107 0014 	add.w	r0, r7, #20
 800591a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	4613      	mov	r3, r2
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	f7ff fa5d 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 800592a:	f107 0114 	add.w	r1, r7, #20
 800592e:	f107 0314 	add.w	r3, r7, #20
 8005932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff fbe5 	bl	8005104 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 800593a:	f107 0214 	add.w	r2, r7, #20
 800593e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005940:	68f9      	ldr	r1, [r7, #12]
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f7ff fbc2 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8005948:	f107 0214 	add.w	r2, r7, #20
 800594c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800594e:	6879      	ldr	r1, [r7, #4]
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f7ff fbbb 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8005956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005958:	1d1a      	adds	r2, r3, #4
 800595a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	4613      	mov	r3, r2
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	6839      	ldr	r1, [r7, #0]
 8005966:	6838      	ldr	r0, [r7, #0]
 8005968:	f7ff fa3c 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 800596c:	f107 0314 	add.w	r3, r7, #20
 8005970:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005972:	6839      	ldr	r1, [r7, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff fbc5 	bl	8005104 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 800597a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800597c:	1d1a      	adds	r2, r3, #4
 800597e:	f107 0114 	add.w	r1, r7, #20
 8005982:	f107 0014 	add.w	r0, r7, #20
 8005986:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	4613      	mov	r3, r2
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	f7ff fa28 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8005994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005996:	1d1a      	adds	r2, r3, #4
 8005998:	f107 0114 	add.w	r1, r7, #20
 800599c:	f107 0014 	add.w	r0, r7, #20
 80059a0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	4613      	mov	r3, r2
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	f7ff fa1b 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 80059ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059b0:	1d1a      	adds	r2, r3, #4
 80059b2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	4613      	mov	r3, r2
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	6879      	ldr	r1, [r7, #4]
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff fa10 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 80059c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	68b8      	ldr	r0, [r7, #8]
 80059cc:	f7ff fb7e 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 80059d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059d2:	1d19      	adds	r1, r3, #4
 80059d4:	f107 0214 	add.w	r2, r7, #20
 80059d8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	460b      	mov	r3, r1
 80059e0:	68f9      	ldr	r1, [r7, #12]
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7ff f9fe 	bl	8004de4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 80059e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6839      	ldr	r1, [r7, #0]
 80059ee:	6838      	ldr	r0, [r7, #0]
 80059f0:	f7ff fb6c 	bl	80050cc <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 80059f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059f6:	1d1a      	adds	r2, r3, #4
 80059f8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80059fc:	9300      	str	r3, [sp, #0]
 80059fe:	4613      	mov	r3, r2
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	6839      	ldr	r1, [r7, #0]
 8005a04:	6838      	ldr	r0, [r7, #0]
 8005a06:	f7ff f9ed 	bl	8004de4 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 8005a0a:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 8005a0e:	f107 0314 	add.w	r3, r7, #20
 8005a12:	4619      	mov	r1, r3
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7fe ff38 	bl	800488a <uECC_vli_set>
}
 8005a1a:	bf00      	nop
 8005a1c:	3738      	adds	r7, #56	@ 0x38
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b086      	sub	sp, #24
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	3303      	adds	r3, #3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	da00      	bge.n	8005a38 <uECC_vli_bytesToNative+0x16>
 8005a36:	3303      	adds	r3, #3
 8005a38:	109b      	asrs	r3, r3, #2
 8005a3a:	b25b      	sxtb	r3, r3
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7fe fe5e 	bl	8004700 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8005a44:	2300      	movs	r3, #0
 8005a46:	75fb      	strb	r3, [r7, #23]
 8005a48:	e021      	b.n	8005a8e <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	1e5a      	subs	r2, r3, #1
 8005a4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f023 0303 	bic.w	r3, r3, #3
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4413      	add	r3, r2
 8005a60:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8005a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a66:	68ba      	ldr	r2, [r7, #8]
 8005a68:	4413      	add	r3, r2
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	00db      	lsls	r3, r3, #3
 8005a76:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	f023 0303 	bic.w	r3, r3, #3
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	4403      	add	r3, r0
 8005a82:	430a      	orrs	r2, r1
 8005a84:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 8005a86:	7dfb      	ldrb	r3, [r7, #23]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	75fb      	strb	r3, [r7, #23]
 8005a8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	dcd8      	bgt.n	8005a4a <uECC_vli_bytesToNative+0x28>
  	}
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	3718      	adds	r7, #24
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}

08005aa2 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b08a      	sub	sp, #40	@ 0x28
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	60f8      	str	r0, [r7, #12]
 8005aaa:	60b9      	str	r1, [r7, #8]
 8005aac:	607a      	str	r2, [r7, #4]
 8005aae:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005ab6:	3307      	adds	r3, #7
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	da00      	bge.n	8005abe <bits2int+0x1c>
 8005abc:	3307      	adds	r3, #7
 8005abe:	10db      	asrs	r3, r3, #3
 8005ac0:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005ac8:	331f      	adds	r3, #31
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	da00      	bge.n	8005ad0 <bits2int+0x2e>
 8005ace:	331f      	adds	r3, #31
 8005ad0:	115b      	asrs	r3, r3, #5
 8005ad2:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d901      	bls.n	8005ae0 <bits2int+0x3e>
		bits_size = num_n_bytes;
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	b25b      	sxtb	r3, r3
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f7fe fe0a 	bl	8004700 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	461a      	mov	r2, r3
 8005af0:	68b9      	ldr	r1, [r7, #8]
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f7ff ff95 	bl	8005a22 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	683a      	ldr	r2, [r7, #0]
 8005afe:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d93a      	bls.n	8005b7c <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	00db      	lsls	r3, r3, #3
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005b10:	1a9b      	subs	r3, r3, r2
 8005b12:	617b      	str	r3, [r7, #20]
	carry = 0;
 8005b14:	2300      	movs	r3, #0
 8005b16:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 8005b22:	e010      	b.n	8005b46 <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	40da      	lsrs	r2, r3
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	431a      	orrs	r2, r3
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f1c3 0320 	rsb	r3, r3, #32
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	fa02 f303 	lsl.w	r3, r2, r3
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	1f1a      	subs	r2, r3, #4
 8005b4a:	623a      	str	r2, [r7, #32]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d3e8      	bcc.n	8005b24 <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	3324      	adds	r3, #36	@ 0x24
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	b252      	sxtb	r2, r2
 8005b5a:	68f9      	ldr	r1, [r7, #12]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fe febb 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d00a      	beq.n	8005b7e <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	b25b      	sxtb	r3, r3
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f7fe ff38 	bl	80049ea <uECC_vli_sub>
 8005b7a:	e000      	b.n	8005b7e <bits2int+0xdc>
		return;
 8005b7c:	bf00      	nop
	}
}
 8005b7e:	3728      	adds	r7, #40	@ 0x28
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	460a      	mov	r2, r1
 8005b8e:	80fb      	strh	r3, [r7, #6]
 8005b90:	4613      	mov	r3, r2
 8005b92:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 8005b94:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	bfb8      	it	lt
 8005ba0:	4613      	movlt	r3, r2
 8005ba2:	b21b      	sxth	r3, r3
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8005bb0:	b590      	push	{r4, r7, lr}
 8005bb2:	b0ff      	sub	sp, #508	@ 0x1fc
 8005bb4:	af02      	add	r7, sp, #8
 8005bb6:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 8005bba:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 8005bbe:	6020      	str	r0, [r4, #0]
 8005bc0:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8005bc4:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 8005bc8:	6001      	str	r1, [r0, #0]
 8005bca:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 8005bce:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 8005bd2:	600a      	str	r2, [r1, #0]
 8005bd4:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8005bd8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005bdc:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005bde:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005be8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005bec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005bf0:	331f      	adds	r3, #31
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	da00      	bge.n	8005bf8 <uECC_verify+0x48>
 8005bf6:	331f      	adds	r3, #31
 8005bf8:	115b      	asrs	r3, r3, #5
 8005bfa:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 8005bfe:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005c02:	3b01      	subs	r3, #1
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8005c0a:	443b      	add	r3, r7
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 8005c12:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005c16:	1e5a      	subs	r2, r3, #1
 8005c18:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c1c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005c20:	2100      	movs	r1, #0
 8005c22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 8005c26:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005c2a:	1e5a      	subs	r2, r3, #1
 8005c2c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c30:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005c34:	2100      	movs	r1, #0
 8005c36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8005c3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c3e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005c42:	461a      	mov	r2, r3
 8005c44:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c48:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005c4c:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8005c50:	6819      	ldr	r1, [r3, #0]
 8005c52:	f7ff fee6 	bl	8005a22 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8005c56:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005c60:	18d0      	adds	r0, r2, r3
 8005c62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c66:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c70:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8005c78:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c7c:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8005c80:	461a      	mov	r2, r3
 8005c82:	f7ff fece 	bl	8005a22 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8005c86:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c8a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c94:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005c98:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005c9c:	6819      	ldr	r1, [r3, #0]
 8005c9e:	f7ff fec0 	bl	8005a22 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8005ca2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ca6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005caa:	461a      	mov	r2, r3
 8005cac:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005cb0:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	1899      	adds	r1, r3, r2
 8005cb8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cbc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	f107 0310 	add.w	r3, r7, #16
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7ff feab 	bl	8005a22 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8005ccc:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005cd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005cd4:	4611      	mov	r1, r2
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fe fd33 	bl	8004742 <uECC_vli_isZero>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10a      	bne.n	8005cf8 <uECC_verify+0x148>
 8005ce2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005ce6:	f107 0310 	add.w	r3, r7, #16
 8005cea:	4611      	mov	r1, r2
 8005cec:	4618      	mov	r0, r3
 8005cee:	f7fe fd28 	bl	8004742 <uECC_vli_isZero>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <uECC_verify+0x14c>
		return 0;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	e225      	b.n	8006148 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8005cfc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d00:	3324      	adds	r3, #36	@ 0x24
 8005d02:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005d06:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fe fde4 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d10c      	bne.n	8005d30 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8005d16:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d1a:	3324      	adds	r3, #36	@ 0x24
 8005d1c:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005d20:	f107 0110 	add.w	r1, r7, #16
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fe fdd7 	bl	80048d8 <uECC_vli_cmp_unsafe>
 8005d2a:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d001      	beq.n	8005d34 <uECC_verify+0x184>
		return 0;
 8005d30:	2300      	movs	r3, #0
 8005d32:	e209      	b.n	8006148 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8005d34:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d38:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005d3c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005d40:	f107 0110 	add.w	r1, r7, #16
 8005d44:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005d48:	f7ff fa24 	bl	8005194 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8005d4c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005d50:	3b01      	subs	r3, #1
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8005d58:	443b      	add	r3, r7
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8005d60:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005d64:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8005d68:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005d6c:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8005d70:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8005d74:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	6809      	ldr	r1, [r1, #0]
 8005d7c:	f7ff fe91 	bl	8005aa2 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8005d80:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d84:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8005d88:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005d8c:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8005d90:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8005d94:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005d98:	9300      	str	r3, [sp, #0]
 8005d9a:	4623      	mov	r3, r4
 8005d9c:	f7ff f97b 	bl	8005096 <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8005da0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005da4:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8005da8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005dac:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005db0:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8005db4:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	4623      	mov	r3, r4
 8005dbc:	f7ff f96b 	bl	8005096 <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8005dc0:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005dc4:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8005dc8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fe fd5c 	bl	800488a <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8005dd2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005ddc:	18d0      	adds	r0, r2, r3
 8005dde:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005de8:	4413      	add	r3, r2
 8005dea:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005dee:	4619      	mov	r1, r3
 8005df0:	f7fe fd4b 	bl	800488a <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 8005df4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005df8:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 8005dfc:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005e00:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fe fd40 	bl	800488a <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8005e0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e0e:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005e12:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	18d1      	adds	r1, r2, r3
 8005e1a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005e1e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fe fd31 	bl	800488a <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8005e28:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e2c:	1d1c      	adds	r4, r3, #4
 8005e2e:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8005e32:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8005e36:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005e3a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	4623      	mov	r3, r4
 8005e42:	f7fe ffcf 	bl	8004de4 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8005e46:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005e50:	18d4      	adds	r4, r2, r3
 8005e52:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005e56:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005e5a:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005e5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	4623      	mov	r3, r4
 8005e66:	f7ff fd49 	bl	80058fc <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8005e6a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e6e:	1d1a      	adds	r2, r3, #4
 8005e70:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e74:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005e78:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005e7c:	f7ff f98a 	bl	8005194 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8005e80:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005e8a:	18d1      	adds	r1, r2, r3
 8005e8c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005e90:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8005e94:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e98:	f7ff fd08 	bl	80058ac <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 8005e9c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ea0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8005ea8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005eac:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005eb0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005eb4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005eb8:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 8005eba:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ebe:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005ec2:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005ec6:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8005ec8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ecc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005ed0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005ed4:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8005ed6:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005eda:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005ede:	4611      	mov	r1, r2
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7fe fc98 	bl	8004816 <uECC_vli_numBits>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	461c      	mov	r4, r3
 8005eea:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005eee:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fe fc8e 	bl	8004816 <uECC_vli_numBits>
 8005efa:	4603      	mov	r3, r0
 8005efc:	4619      	mov	r1, r3
 8005efe:	4620      	mov	r0, r4
 8005f00:	f7ff fe40 	bl	8005b84 <smax>
 8005f04:	4603      	mov	r3, r0
 8005f06:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005f0a:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	b21a      	sxth	r2, r3
 8005f14:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f18:	4611      	mov	r1, r2
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fe fc3b 	bl	8004796 <uECC_vli_testBit>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	bf14      	ite	ne
 8005f26:	2301      	movne	r3, #1
 8005f28:	2300      	moveq	r3, #0
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8005f2e:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	b21a      	sxth	r2, r3
 8005f38:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005f3c:	4611      	mov	r1, r2
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fe fc29 	bl	8004796 <uECC_vli_testBit>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <uECC_verify+0x39e>
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	e000      	b.n	8005f50 <uECC_verify+0x3a0>
 8005f4e:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005f50:	ea43 0204 	orr.w	r2, r3, r4
 8005f54:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005f58:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f60:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 8005f64:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005f68:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005f6c:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7fe fc8a 	bl	800488a <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8005f76:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8005f80:	18d1      	adds	r1, r2, r3
 8005f82:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005f86:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fe fc7d 	bl	800488a <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8005f90:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005f94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f98:	4611      	mov	r1, r2
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7fe fbb0 	bl	8004700 <uECC_vli_clear>
	z[0] = 1;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 8005fa6:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005faa:	3b02      	subs	r3, #2
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8005fb2:	e087      	b.n	80060c4 <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 8005fb4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005fb8:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 8005fbc:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005fc0:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8005fc4:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005fc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005fcc:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8005fce:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005fd2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7fe fbdc 	bl	8004796 <uECC_vli_testBit>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	bf14      	ite	ne
 8005fe4:	2301      	movne	r3, #1
 8005fe6:	2300      	moveq	r3, #0
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	461c      	mov	r4, r3
 8005fec:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005ff0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005ff4:	4611      	mov	r1, r2
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fe fbcd 	bl	8004796 <uECC_vli_testBit>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <uECC_verify+0x456>
 8006002:	2302      	movs	r3, #2
 8006004:	e000      	b.n	8006008 <uECC_verify+0x458>
 8006006:	2300      	movs	r3, #0
 8006008:	4323      	orrs	r3, r4
 800600a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 800600e:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006012:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006016:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 800601a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 8006022:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8006026:	2b00      	cmp	r3, #0
 8006028:	d046      	beq.n	80060b8 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 800602a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800602e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8006032:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006036:	4618      	mov	r0, r3
 8006038:	f7fe fc27 	bl	800488a <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 800603c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006046:	18d1      	adds	r1, r2, r3
 8006048:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800604c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006050:	4618      	mov	r0, r3
 8006052:	f7fe fc1a 	bl	800488a <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8006056:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800605a:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800605e:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006062:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006066:	f7ff fc21 	bl	80058ac <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 800606a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800606e:	1d1c      	adds	r4, r3, #4
 8006070:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8006074:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006078:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 800607c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	4623      	mov	r3, r4
 8006084:	f7fe feae 	bl	8004de4 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8006088:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 800608c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8006090:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006094:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006098:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4623      	mov	r3, r4
 80060a0:	f7ff fc2c 	bl	80058fc <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 80060a4:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80060a8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80060ac:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80060b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060b4:	f7ff f80a 	bl	80050cc <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 80060b8:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29b      	uxth	r3, r3
 80060c0:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 80060c4:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f6bf af73 	bge.w	8005fb4 <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 80060ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060d2:	1d1a      	adds	r2, r3, #4
 80060d4:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80060d8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80060dc:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80060e0:	f7ff f858 	bl	8005194 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 80060e4:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80060e8:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80060ec:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80060f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060f4:	f7ff fbda 	bl	80058ac <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 80060f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060fc:	3324      	adds	r3, #36	@ 0x24
 80060fe:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8006102:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006106:	4618      	mov	r0, r3
 8006108:	f7fe fbe6 	bl	80048d8 <uECC_vli_cmp_unsafe>
 800610c:	4603      	mov	r3, r0
 800610e:	2b01      	cmp	r3, #1
 8006110:	d00b      	beq.n	800612a <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8006112:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006116:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800611a:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 800611e:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006122:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8006126:	f7fe fc60 	bl	80049ea <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 800612a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800612e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006132:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006136:	4618      	mov	r0, r3
 8006138:	f7fe fc0a 	bl	8004950 <uECC_vli_equal>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	bf0c      	ite	eq
 8006142:	2301      	moveq	r3, #1
 8006144:	2300      	movne	r3, #0
 8006146:	b2db      	uxtb	r3, r3
}
 8006148:	4618      	mov	r0, r3
 800614a:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 800614e:	46bd      	mov	sp, r7
 8006150:	bd90      	pop	{r4, r7, pc}
	...

08006154 <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 8006162:	2300      	movs	r3, #0
 8006164:	e01d      	b.n	80061a2 <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8006166:	2270      	movs	r2, #112	@ 0x70
 8006168:	2100      	movs	r1, #0
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fb49 	bl	8006802 <_set>
	s->iv[0] = 0x6a09e667;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a0e      	ldr	r2, [pc, #56]	@ (80061ac <tc_sha256_init+0x58>)
 8006174:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a0d      	ldr	r2, [pc, #52]	@ (80061b0 <tc_sha256_init+0x5c>)
 800617a:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a0d      	ldr	r2, [pc, #52]	@ (80061b4 <tc_sha256_init+0x60>)
 8006180:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a0c      	ldr	r2, [pc, #48]	@ (80061b8 <tc_sha256_init+0x64>)
 8006186:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a0c      	ldr	r2, [pc, #48]	@ (80061bc <tc_sha256_init+0x68>)
 800618c:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a0b      	ldr	r2, [pc, #44]	@ (80061c0 <tc_sha256_init+0x6c>)
 8006192:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a0b      	ldr	r2, [pc, #44]	@ (80061c4 <tc_sha256_init+0x70>)
 8006198:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a0a      	ldr	r2, [pc, #40]	@ (80061c8 <tc_sha256_init+0x74>)
 800619e:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 80061a0:	2301      	movs	r3, #1
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	6a09e667 	.word	0x6a09e667
 80061b0:	bb67ae85 	.word	0xbb67ae85
 80061b4:	3c6ef372 	.word	0x3c6ef372
 80061b8:	a54ff53a 	.word	0xa54ff53a
 80061bc:	510e527f 	.word	0x510e527f
 80061c0:	9b05688c 	.word	0x9b05688c
 80061c4:	1f83d9ab 	.word	0x1f83d9ab
 80061c8:	5be0cd19 	.word	0x5be0cd19

080061cc <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 80061cc:	b5b0      	push	{r4, r5, r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d002      	beq.n	80061e4 <tc_sha256_update+0x18>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d101      	bne.n	80061e8 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 80061e4:	2300      	movs	r3, #0
 80061e6:	e030      	b.n	800624a <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d127      	bne.n	800623e <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e02b      	b.n	800624a <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	1c53      	adds	r3, r2, #1
 80061f6:	60bb      	str	r3, [r7, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061fc:	1c58      	adds	r0, r3, #1
 80061fe:	68f9      	ldr	r1, [r7, #12]
 8006200:	6688      	str	r0, [r1, #104]	@ 0x68
 8006202:	7811      	ldrb	r1, [r2, #0]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	4413      	add	r3, r2
 8006208:	460a      	mov	r2, r1
 800620a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006212:	2b3f      	cmp	r3, #63	@ 0x3f
 8006214:	d913      	bls.n	800623e <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	3328      	adds	r3, #40	@ 0x28
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f000 f94e 	bl	80064c0 <compress>
			s->leftover_offset = 0;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006230:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8006234:	f143 0500 	adc.w	r5, r3, #0
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	1e5a      	subs	r2, r3, #1
 8006242:	607a      	str	r2, [r7, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1d4      	bne.n	80061f2 <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8006248:	2301      	movs	r3, #1
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bdb0      	pop	{r4, r5, r7, pc}

08006252 <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 8006252:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d002      	beq.n	800626a <tc_sha256_final+0x18>
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 800626a:	2300      	movs	r3, #0
 800626c:	e0e1      	b.n	8006432 <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006274:	6839      	ldr	r1, [r7, #0]
 8006276:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006278:	00c9      	lsls	r1, r1, #3
 800627a:	2000      	movs	r0, #0
 800627c:	460c      	mov	r4, r1
 800627e:	4605      	mov	r5, r0
 8006280:	eb12 0804 	adds.w	r8, r2, r4
 8006284:	eb43 0905 	adc.w	r9, r3, r5
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006292:	1c59      	adds	r1, r3, #1
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	6691      	str	r1, [r2, #104]	@ 0x68
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	4413      	add	r3, r2
 800629c:	2280      	movs	r2, #128	@ 0x80
 800629e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062a6:	2b38      	cmp	r3, #56	@ 0x38
 80062a8:	d917      	bls.n	80062da <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062b4:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 80062ba:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80062be:	461a      	mov	r2, r3
 80062c0:	2100      	movs	r1, #0
 80062c2:	f000 fa9e 	bl	8006802 <_set>
		compress(s->iv, s->leftover);
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	3328      	adds	r3, #40	@ 0x28
 80062cc:	4619      	mov	r1, r3
 80062ce:	4610      	mov	r0, r2
 80062d0:	f000 f8f6 	bl	80064c0 <compress>
		s->leftover_offset = 0;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2200      	movs	r2, #0
 80062d8:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062e4:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 80062ea:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80062ee:	461a      	mov	r2, r3
 80062f0:	2100      	movs	r1, #0
 80062f2:	f000 fa86 	bl	8006802 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062fc:	b2d2      	uxtb	r2, r2
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800630a:	f04f 0200 	mov.w	r2, #0
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	0a02      	lsrs	r2, r0, #8
 8006314:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006318:	0a0b      	lsrs	r3, r1, #8
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	f04f 0300 	mov.w	r3, #0
 8006330:	0c02      	lsrs	r2, r0, #16
 8006332:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006336:	0c0b      	lsrs	r3, r1, #16
 8006338:	b2d2      	uxtb	r2, r2
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006346:	f04f 0200 	mov.w	r2, #0
 800634a:	f04f 0300 	mov.w	r3, #0
 800634e:	0e02      	lsrs	r2, r0, #24
 8006350:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006354:	0e0b      	lsrs	r3, r1, #24
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	000a      	movs	r2, r1
 800636e:	2300      	movs	r3, #0
 8006370:	b2d2      	uxtb	r2, r2
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800637e:	f04f 0200 	mov.w	r2, #0
 8006382:	f04f 0300 	mov.w	r3, #0
 8006386:	0a0a      	lsrs	r2, r1, #8
 8006388:	2300      	movs	r3, #0
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006398:	f04f 0200 	mov.w	r2, #0
 800639c:	f04f 0300 	mov.w	r3, #0
 80063a0:	0c0a      	lsrs	r2, r1, #16
 80063a2:	2300      	movs	r3, #0
 80063a4:	b2d2      	uxtb	r2, r2
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80063b2:	f04f 0200 	mov.w	r2, #0
 80063b6:	f04f 0300 	mov.w	r3, #0
 80063ba:	0e0a      	lsrs	r2, r1, #24
 80063bc:	2300      	movs	r3, #0
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	3328      	adds	r3, #40	@ 0x28
 80063cc:	4619      	mov	r1, r3
 80063ce:	4610      	mov	r0, r2
 80063d0:	f000 f876 	bl	80064c0 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 80063d4:	2300      	movs	r3, #0
 80063d6:	60fb      	str	r3, [r7, #12]
 80063d8:	e022      	b.n	8006420 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063e2:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	0e19      	lsrs	r1, r3, #24
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	607a      	str	r2, [r7, #4]
 80063ee:	b2ca      	uxtb	r2, r1
 80063f0:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	0c19      	lsrs	r1, r3, #16
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	1c5a      	adds	r2, r3, #1
 80063fa:	607a      	str	r2, [r7, #4]
 80063fc:	b2ca      	uxtb	r2, r1
 80063fe:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	0a19      	lsrs	r1, r3, #8
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	1c5a      	adds	r2, r3, #1
 8006408:	607a      	str	r2, [r7, #4]
 800640a:	b2ca      	uxtb	r2, r1
 800640c:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	607a      	str	r2, [r7, #4]
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	b2d2      	uxtb	r2, r2
 8006418:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	3301      	adds	r3, #1
 800641e:	60fb      	str	r3, [r7, #12]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2b07      	cmp	r3, #7
 8006424:	d9d9      	bls.n	80063da <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 8006426:	2270      	movs	r2, #112	@ 0x70
 8006428:	2100      	movs	r1, #0
 800642a:	6838      	ldr	r0, [r7, #0]
 800642c:	f000 f9e9 	bl	8006802 <_set>

	return TC_CRYPTO_SUCCESS;
 8006430:	2301      	movs	r3, #1
}
 8006432:	4618      	mov	r0, r3
 8006434:	3710      	adds	r7, #16
 8006436:	46bd      	mov	sp, r7
 8006438:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800643c <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	fa62 f303 	ror.w	r3, r2, r3
}
 800644e:	4618      	mov	r0, r3
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 8006462:	2300      	movs	r3, #0
 8006464:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	1c59      	adds	r1, r3, #1
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6011      	str	r1, [r2, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	061b      	lsls	r3, r3, #24
 8006474:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	1c59      	adds	r1, r3, #1
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6011      	str	r1, [r2, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	041b      	lsls	r3, r3, #16
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	1c59      	adds	r1, r3, #1
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6011      	str	r1, [r2, #0]
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	4313      	orrs	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	1c59      	adds	r1, r3, #1
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6011      	str	r1, [r2, #0]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]
	return n;
 80064b2:	68fb      	ldr	r3, [r7, #12]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3714      	adds	r7, #20
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 80064c0:	b590      	push	{r4, r7, lr}
 80064c2:	b0a1      	sub	sp, #132	@ 0x84
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	677b      	str	r3, [r7, #116]	@ 0x74
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 80064fa:	2300      	movs	r3, #0
 80064fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064fe:	e06b      	b.n	80065d8 <compress+0x118>
		n = BigEndian(&data);
 8006500:	463b      	mov	r3, r7
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff ffa9 	bl	800645a <BigEndian>
 8006508:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 800650a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	3380      	adds	r3, #128	@ 0x80
 8006510:	443b      	add	r3, r7
 8006512:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006514:	f843 2c78 	str.w	r2, [r3, #-120]
 8006518:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	3380      	adds	r3, #128	@ 0x80
 800651e:	443b      	add	r3, r7
 8006520:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006524:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006526:	2106      	movs	r1, #6
 8006528:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800652a:	f7ff ff87 	bl	800643c <ROTR>
 800652e:	4604      	mov	r4, r0
 8006530:	210b      	movs	r1, #11
 8006532:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006534:	f7ff ff82 	bl	800643c <ROTR>
 8006538:	4603      	mov	r3, r0
 800653a:	405c      	eors	r4, r3
 800653c:	2119      	movs	r1, #25
 800653e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006540:	f7ff ff7c 	bl	800643c <ROTR>
 8006544:	4603      	mov	r3, r0
 8006546:	ea84 0203 	eor.w	r2, r4, r3
 800654a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800654c:	441a      	add	r2, r3
 800654e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006550:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006552:	4019      	ands	r1, r3
 8006554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006556:	43d8      	mvns	r0, r3
 8006558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800655a:	4003      	ands	r3, r0
 800655c:	404b      	eors	r3, r1
 800655e:	441a      	add	r2, r3
 8006560:	499b      	ldr	r1, [pc, #620]	@ (80067d0 <compress+0x310>)
 8006562:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006564:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006568:	4413      	add	r3, r2
 800656a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800656c:	4413      	add	r3, r2
 800656e:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006570:	2102      	movs	r1, #2
 8006572:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006574:	f7ff ff62 	bl	800643c <ROTR>
 8006578:	4604      	mov	r4, r0
 800657a:	210d      	movs	r1, #13
 800657c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800657e:	f7ff ff5d 	bl	800643c <ROTR>
 8006582:	4603      	mov	r3, r0
 8006584:	405c      	eors	r4, r3
 8006586:	2116      	movs	r1, #22
 8006588:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800658a:	f7ff ff57 	bl	800643c <ROTR>
 800658e:	4603      	mov	r3, r0
 8006590:	ea84 0203 	eor.w	r2, r4, r3
 8006594:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006598:	4059      	eors	r1, r3
 800659a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800659c:	4019      	ands	r1, r3
 800659e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80065a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065a2:	4003      	ands	r3, r0
 80065a4:	404b      	eors	r3, r1
 80065a6:	4413      	add	r3, r2
 80065a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 80065aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80065ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80065b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065b6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80065b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ba:	4413      	add	r3, r2
 80065bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 80065be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80065c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80065c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80065cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ce:	4413      	add	r3, r2
 80065d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 80065d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065d4:	3301      	adds	r3, #1
 80065d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065da:	2b0f      	cmp	r3, #15
 80065dc:	d990      	bls.n	8006500 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 80065de:	e0b0      	b.n	8006742 <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 80065e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065e2:	3301      	adds	r3, #1
 80065e4:	f003 030f 	and.w	r3, r3, #15
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	3380      	adds	r3, #128	@ 0x80
 80065ec:	443b      	add	r3, r7
 80065ee:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80065f2:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 80065f4:	2107      	movs	r1, #7
 80065f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80065f8:	f7ff ff20 	bl	800643c <ROTR>
 80065fc:	4604      	mov	r4, r0
 80065fe:	2112      	movs	r1, #18
 8006600:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006602:	f7ff ff1b 	bl	800643c <ROTR>
 8006606:	4603      	mov	r3, r0
 8006608:	ea84 0203 	eor.w	r2, r4, r3
 800660c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800660e:	08db      	lsrs	r3, r3, #3
 8006610:	4053      	eors	r3, r2
 8006612:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006616:	330e      	adds	r3, #14
 8006618:	f003 030f 	and.w	r3, r3, #15
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	3380      	adds	r3, #128	@ 0x80
 8006620:	443b      	add	r3, r7
 8006622:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006626:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 8006628:	2111      	movs	r1, #17
 800662a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800662c:	f7ff ff06 	bl	800643c <ROTR>
 8006630:	4604      	mov	r4, r0
 8006632:	2113      	movs	r1, #19
 8006634:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006636:	f7ff ff01 	bl	800643c <ROTR>
 800663a:	4603      	mov	r3, r0
 800663c:	ea84 0203 	eor.w	r2, r4, r3
 8006640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006642:	0a9b      	lsrs	r3, r3, #10
 8006644:	4053      	eors	r3, r2
 8006646:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006648:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800664a:	f003 030f 	and.w	r3, r3, #15
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	3380      	adds	r3, #128	@ 0x80
 8006652:	443b      	add	r3, r7
 8006654:	f853 1c78 	ldr.w	r1, [r3, #-120]
 8006658:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800665a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800665c:	441a      	add	r2, r3
 800665e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006660:	3309      	adds	r3, #9
 8006662:	f003 030f 	and.w	r3, r3, #15
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	3380      	adds	r3, #128	@ 0x80
 800666a:	443b      	add	r3, r7
 800666c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006670:	4413      	add	r3, r2
 8006672:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006674:	f002 020f 	and.w	r2, r2, #15
 8006678:	4419      	add	r1, r3
 800667a:	0093      	lsls	r3, r2, #2
 800667c:	3380      	adds	r3, #128	@ 0x80
 800667e:	443b      	add	r3, r7
 8006680:	f843 1c78 	str.w	r1, [r3, #-120]
 8006684:	0093      	lsls	r3, r2, #2
 8006686:	3380      	adds	r3, #128	@ 0x80
 8006688:	443b      	add	r3, r7
 800668a:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800668e:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006690:	2106      	movs	r1, #6
 8006692:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006694:	f7ff fed2 	bl	800643c <ROTR>
 8006698:	4604      	mov	r4, r0
 800669a:	210b      	movs	r1, #11
 800669c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800669e:	f7ff fecd 	bl	800643c <ROTR>
 80066a2:	4603      	mov	r3, r0
 80066a4:	405c      	eors	r4, r3
 80066a6:	2119      	movs	r1, #25
 80066a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80066aa:	f7ff fec7 	bl	800643c <ROTR>
 80066ae:	4603      	mov	r3, r0
 80066b0:	ea84 0203 	eor.w	r2, r4, r3
 80066b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066b6:	441a      	add	r2, r3
 80066b8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80066ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066bc:	4019      	ands	r1, r3
 80066be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066c0:	43d8      	mvns	r0, r3
 80066c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066c4:	4003      	ands	r3, r0
 80066c6:	404b      	eors	r3, r1
 80066c8:	441a      	add	r2, r3
 80066ca:	4941      	ldr	r1, [pc, #260]	@ (80067d0 <compress+0x310>)
 80066cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066d2:	4413      	add	r3, r2
 80066d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80066d6:	4413      	add	r3, r2
 80066d8:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 80066da:	2102      	movs	r1, #2
 80066dc:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80066de:	f7ff fead 	bl	800643c <ROTR>
 80066e2:	4604      	mov	r4, r0
 80066e4:	210d      	movs	r1, #13
 80066e6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80066e8:	f7ff fea8 	bl	800643c <ROTR>
 80066ec:	4603      	mov	r3, r0
 80066ee:	405c      	eors	r4, r3
 80066f0:	2116      	movs	r1, #22
 80066f2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80066f4:	f7ff fea2 	bl	800643c <ROTR>
 80066f8:	4603      	mov	r3, r0
 80066fa:	ea84 0203 	eor.w	r2, r4, r3
 80066fe:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006700:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006702:	4059      	eors	r1, r3
 8006704:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006706:	4019      	ands	r1, r3
 8006708:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800670a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800670c:	4003      	ands	r3, r0
 800670e:	404b      	eors	r3, r1
 8006710:	4413      	add	r3, r2
 8006712:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006716:	663b      	str	r3, [r7, #96]	@ 0x60
 8006718:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800671a:	667b      	str	r3, [r7, #100]	@ 0x64
 800671c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800671e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006720:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006722:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006724:	4413      	add	r3, r2
 8006726:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006728:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800672a:	673b      	str	r3, [r7, #112]	@ 0x70
 800672c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800672e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006730:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006732:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006734:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006738:	4413      	add	r3, r2
 800673a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 800673c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800673e:	3301      	adds	r3, #1
 8006740:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006742:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006744:	2b3f      	cmp	r3, #63	@ 0x3f
 8006746:	f67f af4b 	bls.w	80065e0 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006750:	441a      	add	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	3304      	adds	r3, #4
 800675a:	6819      	ldr	r1, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	3304      	adds	r3, #4
 8006760:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006762:	440a      	add	r2, r1
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	3308      	adds	r3, #8
 800676a:	6819      	ldr	r1, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	3308      	adds	r3, #8
 8006770:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006772:	440a      	add	r2, r1
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	330c      	adds	r3, #12
 800677a:	6819      	ldr	r1, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	330c      	adds	r3, #12
 8006780:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006782:	440a      	add	r2, r1
 8006784:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	3310      	adds	r3, #16
 800678a:	6819      	ldr	r1, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	3310      	adds	r3, #16
 8006790:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006792:	440a      	add	r2, r1
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	3314      	adds	r3, #20
 800679a:	6819      	ldr	r1, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	3314      	adds	r3, #20
 80067a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80067a2:	440a      	add	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3318      	adds	r3, #24
 80067aa:	6819      	ldr	r1, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3318      	adds	r3, #24
 80067b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80067b2:	440a      	add	r2, r1
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	331c      	adds	r3, #28
 80067ba:	6819      	ldr	r1, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	331c      	adds	r3, #28
 80067c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80067c2:	440a      	add	r2, r1
 80067c4:	601a      	str	r2, [r3, #0]
}
 80067c6:	bf00      	nop
 80067c8:	3784      	adds	r7, #132	@ 0x84
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd90      	pop	{r4, r7, pc}
 80067ce:	bf00      	nop
 80067d0:	0800776c 	.word	0x0800776c

080067d4 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d806      	bhi.n	80067f8 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	6879      	ldr	r1, [r7, #4]
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f864 	bl	80068bc <memcpy>
		return from_len;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	e000      	b.n	80067fa <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 80067f8:	2300      	movs	r3, #0
	}
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b084      	sub	sp, #16
 8006806:	af00      	add	r7, sp, #0
 8006808:	60f8      	str	r0, [r7, #12]
 800680a:	460b      	mov	r3, r1
 800680c:	607a      	str	r2, [r7, #4]
 800680e:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8006810:	7afb      	ldrb	r3, [r7, #11]
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	4619      	mov	r1, r3
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 f823 	bl	8006862 <memset>
}
 800681c:	bf00      	nop
 800681e:	3710      	adds	r7, #16
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	4603      	mov	r3, r0
 800682c:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 800682e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006832:	005b      	lsls	r3, r3, #1
 8006834:	b25a      	sxtb	r2, r3
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	09db      	lsrs	r3, r3, #7
 800683a:	b2db      	uxtb	r3, r3
 800683c:	b25b      	sxtb	r3, r3
 800683e:	4619      	mov	r1, r3
 8006840:	0049      	lsls	r1, r1, #1
 8006842:	440b      	add	r3, r1
 8006844:	4619      	mov	r1, r3
 8006846:	00c8      	lsls	r0, r1, #3
 8006848:	4619      	mov	r1, r3
 800684a:	4603      	mov	r3, r0
 800684c:	440b      	add	r3, r1
 800684e:	b25b      	sxtb	r3, r3
 8006850:	4053      	eors	r3, r2
 8006852:	b25b      	sxtb	r3, r3
 8006854:	b2db      	uxtb	r3, r3
}
 8006856:	4618      	mov	r0, r3
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr

08006862 <memset>:
 8006862:	4402      	add	r2, r0
 8006864:	4603      	mov	r3, r0
 8006866:	4293      	cmp	r3, r2
 8006868:	d100      	bne.n	800686c <memset+0xa>
 800686a:	4770      	bx	lr
 800686c:	f803 1b01 	strb.w	r1, [r3], #1
 8006870:	e7f9      	b.n	8006866 <memset+0x4>
	...

08006874 <__libc_init_array>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	4d0d      	ldr	r5, [pc, #52]	@ (80068ac <__libc_init_array+0x38>)
 8006878:	4c0d      	ldr	r4, [pc, #52]	@ (80068b0 <__libc_init_array+0x3c>)
 800687a:	1b64      	subs	r4, r4, r5
 800687c:	10a4      	asrs	r4, r4, #2
 800687e:	2600      	movs	r6, #0
 8006880:	42a6      	cmp	r6, r4
 8006882:	d109      	bne.n	8006898 <__libc_init_array+0x24>
 8006884:	4d0b      	ldr	r5, [pc, #44]	@ (80068b4 <__libc_init_array+0x40>)
 8006886:	4c0c      	ldr	r4, [pc, #48]	@ (80068b8 <__libc_init_array+0x44>)
 8006888:	f000 f826 	bl	80068d8 <_init>
 800688c:	1b64      	subs	r4, r4, r5
 800688e:	10a4      	asrs	r4, r4, #2
 8006890:	2600      	movs	r6, #0
 8006892:	42a6      	cmp	r6, r4
 8006894:	d105      	bne.n	80068a2 <__libc_init_array+0x2e>
 8006896:	bd70      	pop	{r4, r5, r6, pc}
 8006898:	f855 3b04 	ldr.w	r3, [r5], #4
 800689c:	4798      	blx	r3
 800689e:	3601      	adds	r6, #1
 80068a0:	e7ee      	b.n	8006880 <__libc_init_array+0xc>
 80068a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a6:	4798      	blx	r3
 80068a8:	3601      	adds	r6, #1
 80068aa:	e7f2      	b.n	8006892 <__libc_init_array+0x1e>
 80068ac:	08007874 	.word	0x08007874
 80068b0:	08007874 	.word	0x08007874
 80068b4:	08007874 	.word	0x08007874
 80068b8:	08007878 	.word	0x08007878

080068bc <memcpy>:
 80068bc:	440a      	add	r2, r1
 80068be:	4291      	cmp	r1, r2
 80068c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80068c4:	d100      	bne.n	80068c8 <memcpy+0xc>
 80068c6:	4770      	bx	lr
 80068c8:	b510      	push	{r4, lr}
 80068ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068d2:	4291      	cmp	r1, r2
 80068d4:	d1f9      	bne.n	80068ca <memcpy+0xe>
 80068d6:	bd10      	pop	{r4, pc}

080068d8 <_init>:
 80068d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068da:	bf00      	nop
 80068dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068de:	bc08      	pop	{r3}
 80068e0:	469e      	mov	lr, r3
 80068e2:	4770      	bx	lr

080068e4 <_fini>:
 80068e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e6:	bf00      	nop
 80068e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ea:	bc08      	pop	{r3}
 80068ec:	469e      	mov	lr, r3
 80068ee:	4770      	bx	lr
