// PCI-Express Test Bench
//---------------------------------

../board_dual.v
../sys_clk_gen.v
../sys_clk_gen_ds.v

// PCI-Express 1 Lane Endpoint Reference Design
//----------------------------------------------

../../example_design/dual_core/xilinx_dual_pci_exp_ep.v
../../example_design/dual_core/xilinx_pci_exp_primary_ep.v
../../example_design/dual_core/xilinx_pci_exp_secondary_ep.v
../../example_design/pci_exp_64b_app.v
../../example_design/PIO_64.v
../../example_design/PIO_64_RX_ENGINE.v
../../example_design/PIO_64_TX_ENGINE.v
../../example_design/PIO_EP.v
../../example_design/PIO_EP_MEM_ACCESS.v
../../example_design/EP_MEM.v
../../example_design/PIO_TO_CTRL.v
../../example_design/PIO.v


//Xilinx PCI Express Root Complex Model
//--------------------------------------------

../dsport/gtx_tx_sync_rate_v6.v
../dsport/gtx_wrapper_v6.v
../dsport/pcie_gtx_v6.v
../dsport/pcie_bram_v6.v
../dsport/pcie_brams_v6.v
../dsport/pcie_bram_top_v6.v
../dsport/pcie_pipe_v6.v
../dsport/pcie_pipe_misc_v6.v
../dsport/pcie_pipe_lane_v6.v
../dsport/pcie_clocking_v6.v
../dsport/pcie_reset_delay_v6.v
../dsport/pci_exp_usrapp_rx.v
../dsport/pci_exp_usrapp_tx.v
../dsport/pci_exp_usrapp_com.v
../dsport/pci_exp_usrapp_cfg.v
../dsport/pci_exp_usrapp_pl.v
../dsport/pcie_2_0_rport_v6.v
../dsport/xilinx_pcie_2_0_rport_v6.v
