// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// PROGRAM		"Quartus Prime"
// VERSION		"Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"
// CREATED		"Fri Oct 23 16:45:42 2020"

module mux_8_to_1(
	A,
	B,
	C,
	D,
	Y
);


input wire	A;
input wire	B;
input wire	C;
input wire	D;
output wire	Y;

wire	SYNTHESIZED_WIRE_9;
wire	SYNTHESIZED_WIRE_10;
wire	SYNTHESIZED_WIRE_4;
wire	SYNTHESIZED_WIRE_11;
wire	SYNTHESIZED_WIRE_7;
wire	SYNTHESIZED_WIRE_8;

assign	SYNTHESIZED_WIRE_9 = 1;
assign	SYNTHESIZED_WIRE_10 = 0;




mux_4_to_1	b2v_inst(
	.i3(SYNTHESIZED_WIRE_9),
	.i2(SYNTHESIZED_WIRE_10),
	.i1(SYNTHESIZED_WIRE_10),
	.i0(SYNTHESIZED_WIRE_9),
	.s1(A),
	.s0(B),
	.en(C),
	.y(SYNTHESIZED_WIRE_7));




mux_4_to_1	b2v_inst14(
	.s1(A),
	.s0(B),
	.en(SYNTHESIZED_WIRE_4),
	.i3(SYNTHESIZED_WIRE_11),
	.i2(D),
	.i1(SYNTHESIZED_WIRE_11),
	.i0(D),
	.y(SYNTHESIZED_WIRE_8));

assign	SYNTHESIZED_WIRE_11 =  ~D;

assign	Y = SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_8;

assign	SYNTHESIZED_WIRE_4 =  ~C;



endmodule
