I 000044 55 825           1657113148146 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657113148147 2022.07.06 10:12:28)
	(_source(\../../clk_div_2.vhd\))
	(_parameters dbg tan)
	(_code 8086838ed3d78695d7d494dad8878685d683828683)
	(_coverage d)
	(_ent
		(_time 1657113148136)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4814          1657113148596 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657113148597 2022.07.06 10:12:28)
	(_source(\../../hyperram.vhd\))
	(_parameters dbg tan)
	(_code 45434f464212105311411a155c1f414241434042474343)
	(_coverage d)
	(_ent
		(_time 1657113148579)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4521          1657113148881 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657113148882 2022.07.06 10:12:28)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters dbg tan)
	(_code 5e58555c02080a48520b4c050d585f580a5b08595a)
	(_coverage d)
	(_ent
		(_time 1657113148871)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 2 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 2 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 2 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 3 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 2 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 2 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 97(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_test))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(estado_test))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int reset_test -1 0 7(_ent(_in))))
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_test 0 0 11(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 1 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 1 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 1 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 1 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 1 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 2))))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(18))(_sens(18)))))
			(stimuli(_arch 1 0 145(_prcs)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 2 -1)
)
I 000044 55 4501          1657113285560 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657113285561 2022.07.06 10:14:45)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 3e393f3a62686a28326b2c656d383f386a3b68393a)
	(_ent
		(_time 1657113148870)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 2 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 2 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 2 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 3 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 2 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 2 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 97(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_test))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(estado_test))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int reset_test -1 0 7(_ent(_in))))
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_test 0 0 11(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 1 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 1 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 1 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 1 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 1 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(18))(_sens(18)))))
			(stimuli(_arch 1 0 145(_prcs)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 2 -1)
)
I 000044 55 805           1657113537887 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657113537888 2022.07.06 10:18:57)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code e6b6e7b5b3b1e0f3b1b2f2bcbee1e0e3b0e5e4e0e5)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657113537953 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657113537954 2022.07.06 10:18:57)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 34643f303263612260306b642d6e303330323133363232)
	(_ent
		(_time 1657113148578)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4563          1657113538026 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657113538027 2022.07.06 10:18:58)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 73237873792527657f206128207572752776257477)
	(_ent
		(_time 1657113538018)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 2 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 2 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 2 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 3 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 2 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 2 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 98(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(estado_test))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_test 0 0 11(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 1 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 1 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 1 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 1 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 1 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(17))(_sens(17)))))
			(line__145(_arch 1 0 145(_assignment(_trgt(18)))))
			(stimuli(_arch 2 0 147(_prcs)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657113556389 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657113556390 2022.07.06 10:19:16)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 3a3f6b3f386d3c2f6d6e2e60623d3c3f6c39383c39)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657113556432 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657113556433 2022.07.06 10:19:16)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 595c035b520e0c4f0d5d060940035d5e5d5f5c5e5b5f5f)
	(_ent
		(_time 1657113148578)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4563          1657113556490 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657113556491 2022.07.06 10:19:16)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 9792cd9999c1c3819bc485ccc4919691c392c19093)
	(_ent
		(_time 1657113538017)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 2 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 2 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 2 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 3 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 2 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 2 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 98(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(estado_test))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_test 0 0 11(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 1 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 1 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 1 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 1 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 1 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(17))(_sens(17)))))
			(line__145(_arch 1 0 145(_assignment(_trgt(18)))))
			(stimuli(_arch 2 0 147(_prcs)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657115049441 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657115049442 2022.07.06 10:44:09)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 8086808ed3d78695d7d494dad8878685d683828683)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4740          1657115049503 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657115049504 2022.07.06 10:44:09)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code bfb9b4eaebe8eaa9ebbbe0efa6e5bbb8bbb9bab8bdb9b9)
	(_ent
		(_time 1657115049485)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18)(19)(21)(22)(23)(24)(25))(_sens(0)(1)(14)(19)(20))(_read(3)(4)(5)(6)(8)(11)(17)(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4424          1657115049579 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657115049580 2022.07.06 10:44:09)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code fdfbf6aca0aba9ebf1afefa6aefbfcfba9f8abfaf9)
	(_ent
		(_time 1657115049570)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((RWDS)(rwds_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(stimuli(_arch 2 0 149(_prcs(_trgt(17))(_sens(15))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657115053462 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657115053463 2022.07.06 10:44:13)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 30373035636736256764246a683736356633323633)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4740          1657115053522 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657115053523 2022.07.06 10:44:13)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 5f58545d0b080a490b5b000f46055b585b595a585d5959)
	(_ent
		(_time 1657115049484)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18)(19)(21)(22)(23)(24)(25))(_sens(0)(1)(14)(19)(20))(_read(3)(4)(5)(6)(8)(11)(17)(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4424          1657115053599 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657115053600 2022.07.06 10:44:13)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code adaaa6fbf0fbf9bba1ffbff6feabacabf9a8fbaaa9)
	(_ent
		(_time 1657115049569)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((RWDS)(rwds_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(stimuli(_arch 2 0 149(_prcs(_trgt(17))(_sens(15))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657115068601 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657115068602 2022.07.06 10:44:28)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 45471347131243501211511f1d4243401346474346)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4740          1657115068646 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657115068647 2022.07.06 10:44:28)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 747629747223216220702b246d2e707370727173767272)
	(_ent
		(_time 1657115049484)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18)(19)(21)(22)(23)(24)(25))(_sens(0)(1)(14)(19)(20))(_read(3)(4)(5)(6)(8)(11)(17)(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4413          1657115068712 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657115068713 2022.07.06 10:44:28)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b2b0efe7b9e4e6a4bee0a0e9e1b4b3b4e6b7e4b5b6)
	(_ent
		(_time 1657115049569)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((RWDS)(rwds_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(stimuli(_arch 2 0 149(_prcs(_trgt(17))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657116395114 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657116395115 2022.07.06 11:06:35)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 0806580e535f0e1d5f5c1c52500f0e0d5e0b0a0e0b)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4740          1657116395162 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657116395163 2022.07.06 11:06:35)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 37396c3332606221633368672e6d333033313230353131)
	(_ent
		(_time 1657115049484)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(19)(21)(22)(23)(24)(25)(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18))(_sens(19)(20)(0)(1)(14))(_read(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))(3)(4)(5)(6)(8)(11)(17)))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4413          1657116395239 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657116395240 2022.07.06 11:06:35)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 757b2e75792321637926672e267374732170237271)
	(_ent
		(_time 1657115049569)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((RWDS)(rwds_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(stimuli(_arch 2 0 149(_prcs(_trgt(17))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 4480          1657116553624 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657116553625 2022.07.06 11:09:13)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 2c7c2329767a783a207f3e777f2a2d2a78297a2b28)
	(_ent
		(_time 1657115049569)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(line__148(_arch 2 0 148(_assignment(_alias((rwds_sig)(_string \"1"\)))(_trgt(17)))))
			(stimuli(_arch 3 0 149(_prcs(_trgt(17))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 4 -1)
)
I 000044 55 805           1657116572018 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657116572019 2022.07.06 11:09:32)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 0306560553540516545717595b0405065500010500)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4740          1657116572084 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657116572085 2022.07.06 11:09:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 41441f424216145715451e11581b454645474446434747)
	(_ent
		(_time 1657115049484)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18)(19)(21)(22)(23)(24)(25))(_sens(0)(1)(14)(19)(20))(_read(3)(4)(5)(6)(8)(11)(17)(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4503          1657116572154 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657116572155 2022.07.06 11:09:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8085de8f89d6d4968cd392dbd3868186d485d68784)
	(_ent
		(_time 1657115049569)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RWDS -1 0 60(_ent (_inout))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((RWDS)(rwds_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RWDS)(RWDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(14))(_sens(14)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(15)))))
			(line__148(_arch 2 0 148(_assignment(_alias((rwds_sig)(_string \"1"\)))(_trgt(17)))))
			(stimuli(_arch 3 0 149(_prcs(_trgt(17))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 4 -1)
)
I 000044 55 4740          1657117566966 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657117566967 2022.07.06 11:26:06)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 8c8cd083dddbd99ad888d3dc95d6888b888a898b8e8a8a)
	(_ent
		(_time 1657115049484)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RWDS -1 0 37(_ent(_inout)(_event))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(20)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(15))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(14)(18(d_7_0))(18(d_15_8))(18(d_23_16))(18(d_31_24))(18)(19)(21)(22)(23)(24)(25))(_sens(0)(1)(14)(19)(20))(_read(3)(4)(5)(6)(8)(11)(17)(21)(22)(25(d_2_0))(25(d_10_3))(25(d_18_11))(25(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(16))(_sens(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 805           1657117730498 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657117730499 2022.07.06 11:28:50)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 57040754030051420003430d0f5051520154555154)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657117730545 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657117730546 2022.07.06 11:28:50)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 86d5dd8982d1d390d282d9d69fdc828182808381848080)
	(_ent
		(_time 1657117730529)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4683          1657117730663 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657117730664 2022.07.06 11:28:50)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 03505f04095557150f571158500502055706550407)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657119257806 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119257807 2022.07.06 11:54:17)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 686d3a68333f6e7d3f3c7c32306f6e6d3e6b6a6e6b)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119257886 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119257887 2022.07.06 11:54:17)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code b6b3efe3b2e1e3a0e2b2e9e6afecb2b1b2b0b3b1b4b0b0)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4694          1657119257955 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119257956 2022.07.06 11:54:17)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code f4f1ada5f9a2a0e2f8a6e6afa7f2f5f2a0f1a2f3f0)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_sens(17))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 4683          1657119318179 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119318180 2022.07.06 11:55:18)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 3f3b313b60696b29336c2d646c393e396b3a69383b)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657119597887 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119597888 2022.07.06 11:59:57)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code c6c694939391c0d39192d29c9ec1c0c390c5c4c0c5)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119597954 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119597955 2022.07.06 11:59:57)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 14144e121243410240104b440d4e101310121113161212)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(20)(21)(0)(1)(18))(_read(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4683          1657119598026 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119598027 2022.07.06 11:59:58)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 53530951590507455f074108005552550756055457)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657119618058 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119618059 2022.07.06 12:00:18)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code a2f6a8f5f3f5a4b7f5f6b6f8faa5a4a7f4a1a0a4a1)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119618118 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119618119 2022.07.06 12:00:18)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code d084d183d28785c684d48f80c98ad4d7d4d6d5d7d2d6d6)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4683          1657119618194 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119618195 2022.07.06 12:00:18)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 1f4b461940494b09134b0d444c191e194b1a49181b)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657119625414 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119625415 2022.07.06 12:00:25)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 51035452030657440605450b095657540752535752)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119625491 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119625492 2022.07.06 12:00:25)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 9fcd9191cbc8ca89cb9bc0cf86c59b989b999a989d9999)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4683          1657119625564 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119625565 2022.07.06 12:00:25)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code eebce0bcb2b8baf8e2bafcb5bde8efe8baebb8e9ea)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_trgt(19))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657119650153 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119650154 2022.07.06 12:00:50)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code f0f5f5a0a3a7f6e5a7a4e4aaa8f7f6f5a6f3f2f6f3)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119650200 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119650201 2022.07.06 12:00:50)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 1f1a10194b484a094b1b404f06451b181b191a181d1919)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 805           1657119703103 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119703104 2022.07.06 12:01:43)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code d8dede8a838fdecd8f8ccc8280dfdedd8edbdadedb)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119703155 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119703156 2022.07.06 12:01:43)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 0701090002505211530358571e5d030003010200050101)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4654          1657119703225 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119703226 2022.07.06 12:01:43)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 46404845491012504a13541d154047401243104142)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_wait_for)(_trgt(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657119718983 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119718984 2022.07.06 12:01:58)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code dbd9db89da8cddce8c8fcf8183dcddde8dd8d9ddd8)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119719047 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119719048 2022.07.06 12:01:59)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 1a18161c494d4f0c4e1e454a03401e1d1e1c1f1d181c1c)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4654          1657119719156 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119719157 2022.07.06 12:01:59)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 87858b8889d1d3918bd295dcd4818681d382d18083)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_wait_for)(_trgt(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657119735727 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119735728 2022.07.06 12:02:15)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 49474f4b131e4f5c1e1d5d13114e4f4c1f4a4b4f4a)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119735826 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119735827 2022.07.06 12:02:15)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code a7a9aaf1a2f0f2b1f3a3f8f7befda3a0a3a1a2a0a5a1a1)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4654          1657119735915 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119735916 2022.07.06 12:02:15)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 050b0b02095351130950175e560304035100530201)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_wait_for)(_trgt(19)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657119845338 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657119845339 2022.07.06 12:04:05)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 7376717223247566242767292b7475762570717570)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 4794          1657119845397 arc
(_unit VHDL(hram_interface 0 10(arc 0 54))
	(_version vef)
	(_time 1657119845398 2022.07.06 12:04:05)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code a2a7abf4a2f5f7b4f6a6fdf2bbf8a6a5a6a4a7a5a0a4a4)
	(_ent
		(_time 1657117730528)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int clk_out -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 74(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int state_type 0 64(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 2 0 66(_arch(_uni))))
		(_sig(_int clk_ram -1 0 67(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 68(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 3 0 68(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 4 0 70(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(21)))))
			(line__82(_arch 1 0 82(_assignment(_trgt(14))(_sens(1)))))
			(states(_arch 2 0 84(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(20)(22)(23)(24)(25)(26))(_sens(0)(1)(18)(20)(21))(_read(3)(4)(5)(6)(8)(11)(16)(22)(23)(26(d_2_0))(26(d_10_3))(26(d_18_11))(26(d_23_19))))))
			(codificacion_estados(_arch 3 0 382(_prcs(_simple)(_trgt(15))(_sens(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 4 -1)
)
I 000044 55 4694          1657119845476 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657119845477 2022.07.06 12:04:05)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code fffaf6aea0a9abe9f3abeda4acf9fef9abfaa9f8fb)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 100(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int system_clock_sig -1 0 89(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 90(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 91(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 92(_arch(_uni((i 4))))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(16))(_sens(16)))))
			(line__147(_arch 1 0 147(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 148(_prcs(_wait_for)(_trgt(19))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657120502422 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657120502423 2022.07.06 12:15:02)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 292c222d737e2f3c7e7d3d73712e2f2c7f2a2b2f2a)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657120502482 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657120502483 2022.07.06 12:15:02)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 585d585a520f0d4e0c5c5f5f41025c5f5c5e5d5f5a5e5e)
	(_ent
		(_time 1657120502465)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5045          1657120502573 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657120502574 2022.07.06 12:15:02)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b6b3b6e3b9e0e2a0e2b1a4ede5b0b7b0e2b3e0b1b2)
	(_ent
		(_time 1657117567043)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 102(_comp hram_interface)
		(_port
			((clk_system)(system_clock_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_out_test))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int clk_out_test -1 0 10(_ent(_out))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int system_clock_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int reset_sig -1 0 91(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 92(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 92(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 93(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 94(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 94(_arch(_uni((i 0))))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(16)))))
			(line__150(_arch 1 0 150(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 151(_prcs(_wait_for)(_trgt(19))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657120861548 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657120861549 2022.07.06 12:21:01)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code feaaffaef8a9f8eba9aaeaa4a6f9f8fba8fdfcf8fd)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657120861593 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657120861594 2022.07.06 12:21:01)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 2d7926287b7a783b79292a2a3477292a292b282a2f2b2b)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5011          1657120861657 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657120861658 2022.07.06 12:21:01)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 6b3f606a303d3f7d67397930386d6a6d3f6e3d6c6f)
	(_ent
		(_time 1657120861648)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 103(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_test))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int CS_n_test -1 0 12(_ent(_out))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(15))(_sens(15)))))
			(line__151(_arch 1 0 151(_assignment(_trgt(17)))))
			(stimuli(_arch 2 0 152(_prcs(_trgt(19))(_sens(16)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657121011571 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657121011572 2022.07.06 12:23:31)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code feaeaeaef8a9f8eba9aaeaa4a6f9f8fba8fdfcf8fd)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657121011617 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657121011618 2022.07.06 12:23:31)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 2c7c70297d7b793a78282b2b3576282b282a292b2e2a2a)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5027          1657121011683 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657121011684 2022.07.06 12:23:31)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 6b3b376a303d3f7d3f6e7930386d6a6d3f6e3d6c6f)
	(_ent
		(_time 1657121011674)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657121403129 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657121403130 2022.07.06 12:30:03)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 88d88d86d3df8e9ddfdc9cd2d08f8e8dde8b8a8e8b)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657121403179 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657121403180 2022.07.06 12:30:03)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code b7e7b9e2b2e0e2a1e3b3b0b0aeedb3b0b3b1b2b0b5b1b1)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657121403244 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657121403245 2022.07.06 12:30:03)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code f5a5fba4f9a3a1e3a1fbe7aea6f3f4f3a1f0a3f2f1)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657121648231 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657121648232 2022.07.06 12:34:08)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code fda9fdadfaaafbe8aaa9e9a7a5fafbf8abfefffbfe)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657121648279 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657121648280 2022.07.06 12:34:08)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 2c7820297d7b793a78282b2b3576282b282a292b2e2a2a)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657121648354 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657121648355 2022.07.06 12:34:08)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 7a2e767a222c2e6c2e2f6821297c7b7c2e7f2c7d7e)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657121712026 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657121712027 2022.07.06 12:35:12)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 3265653763653427656626686a3534376431303431)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657121712072 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657121712073 2022.07.06 12:35:12)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 61363d606236347735656666783b656665676466636767)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657121712159 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657121712160 2022.07.06 12:35:12)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code aff8f3f9f0f9fbb9fbfabdf4fca9aea9fbaaf9a8ab)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 5038          1657122257006 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122257007 2022.07.06 12:44:16)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code fbaba7aaa0adafedafaee9a0a8fdfafdaffeadfcff)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122409326 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122409327 2022.07.06 12:46:49)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code f4f7f7a4a3a3f2e1a3a0e0aeacf3f2f1a2f7f6f2f7)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122409393 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122409394 2022.07.06 12:46:49)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 42414b4142151754164645455b18464546444745404444)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122409485 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122409486 2022.07.06 12:46:49)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 9093999e99c6c486c4c582cbc3969196c495c69794)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122436778 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122436779 2022.07.06 12:47:16)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 31656134636637246665256b693637346732333732)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122436827 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122436828 2022.07.06 12:47:16)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 6f3b346e3b383a793b6b686876356b686b696a686d6969)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122436915 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122436916 2022.07.06 12:47:16)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code bde9e6e8e0ebe9abe9e8afe6eebbbcbbe9b8ebbab9)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122503843 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122503844 2022.07.06 12:48:23)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 37623632636031226063236d6f3031326134353134)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122503901 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122503902 2022.07.06 12:48:23)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 75207f7572222063217172726c2f717271737072777373)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122503971 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122503972 2022.07.06 12:48:23)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b4e1bee1b9e2e0a2e0e2a6efe7b2b5b2e0b1e2b3b0)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122580966 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122580967 2022.07.06 12:49:40)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 6c3f396c6c3b6a793b387836346b6a693a6f6e6a6f)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122581027 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122581028 2022.07.06 12:49:41)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code abf8f5fdfbfcfebdffafacacb2f1afacafadaeaca9adad)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122581099 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122581100 2022.07.06 12:49:41)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code f9aaa7a8f9afadefadaceba2aafff8ffadfcaffefd)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122614911 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122614912 2022.07.06 12:50:14)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 0d0c0a0b0a5a0b185a591957550a0b085b0e0f0b0e)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122614960 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122614961 2022.07.06 12:50:14)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 3c3d30386d6b692a68383b3b2566383b383a393b3e3a3a)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122615034 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122615035 2022.07.06 12:50:15)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8a8b8685d2dcde9cdedf98d1d98c8b8cde8fdc8d8e)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657122669572 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657122669573 2022.07.06 12:51:09)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 9d9f97929aca9b88cac989c7c59a9b98cb9e9f9b9e)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657122669664 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657122669665 2022.07.06 12:51:09)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code fbf9faaaabacaeedaffffcfce2a1fffcfffdfefcf9fdfd)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5038          1657122669750 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122669751 2022.07.06 12:51:09)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 494b104a491f1d5f1d1f5b121a4f484f1d4c1f4e4d)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 5038          1657122736199 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 30))
	(_version vef)
	(_time 1657122736200 2022.07.06 12:52:16)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code dedc828d82888ac88a8ccc858dd8dfd88adb88d9da)
	(_ent
		(_time 1657121011673)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int ready -1 0 38(_ent (_out))))
				(_port(_int start_address 1 0 39(_ent (_in))))
				(_port(_int write_start -1 0 40(_ent (_in))))
				(_port(_int read_start -1 0 41(_ent (_in))))
				(_port(_int write_fifo_data 1 0 46(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 47(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 48(_ent (_in))))
				(_port(_int read_fifo_data 1 0 52(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 53(_ent (_out))))
				(_port(_int read_fifo_full -1 0 54(_ent (_in))))
				(_port(_int CS_n -1 0 57(_ent (_out))))
				(_port(_int CK_LVDS -1 0 58(_ent (_out))))
				(_port(_int RESET_n -1 0 61(_ent (_out))))
				(_port(_int estado_dbg 2 0 64(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 65(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 66(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 67(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 68(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 69(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 104(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_test))
			((DQ_out_dbg)(DQ_out_dbg_test))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 8(_ent(_in))))
		(_port(_int read_start_test -1 0 9(_ent(_in))))
		(_port(_int ready_test -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int DQ_in_dbg_test 0 0 16(_ent(_in))))
		(_port(_int DQ_out_dbg_test 0 0 17(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 18(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 19(_ent(_out))))
		(_port(_int start_address_test 0 0 20(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 21(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 22(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 23(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 24(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 25(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 90(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 91(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 92(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 93(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 94(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 95(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 95(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 96(_arch(_uni((i 2))))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(14))(_sens(14)))))
			(line__152(_arch 1 0 152(_assignment(_trgt(16)))))
			(stimuli(_arch 2 0 153(_prcs(_wait_for)(_trgt(18))(_sens(15)(19))(_read(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 5149          1657125601263 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 21))
	(_version vef)
	(_time 1657125601264 2022.07.06 13:40:01)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8583888a89d3d193d18a97ded6838483d180d38281)
	(_ent
		(_time 1657125601261)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int ready -1 0 29(_ent (_out))))
				(_port(_int start_address 1 0 30(_ent (_in))))
				(_port(_int write_start -1 0 31(_ent (_in))))
				(_port(_int read_start -1 0 32(_ent (_in))))
				(_port(_int write_fifo_data 1 0 37(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 38(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 39(_ent (_in))))
				(_port(_int read_fifo_data 1 0 43(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 44(_ent (_out))))
				(_port(_int read_fifo_full -1 0 45(_ent (_in))))
				(_port(_int CS_n -1 0 48(_ent (_out))))
				(_port(_int CK_LVDS -1 0 49(_ent (_out))))
				(_port(_int RESET_n -1 0 52(_ent (_out))))
				(_port(_int estado_dbg 2 0 55(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 56(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 57(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 58(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 59(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 60(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 98(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_sig))
			((DQ_out_dbg)(DQ_out_dbg_sig))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 9(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 11(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 12(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 13(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 14(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 15(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 16(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 60(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 81(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 82(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 83(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 84(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 85(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 86(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 86(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 87(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 88(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_dbg_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_dbg_sig 6 0 89(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(12))(_sens(12)))))
			(line__146(_arch 1 0 146(_assignment(_trgt(14)))))
			(stimuli(_arch 2 0 147(_prcs(_wait_for)(_trgt(16))(_sens(13)(17))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arc 3 -1)
)
I 000044 55 805           1657125925407 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657125925408 2022.07.06 13:45:25)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code b1e1b5e5e3e6b7a4e6e5a5ebe9b6b7b4e7b2b3b7b2)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657125925474 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657125925475 2022.07.06 13:45:25)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code ffaff0aeaba8aae9abfbf8f8e6a5fbf8fbf9faf8fdf9f9)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5322          1657125925563 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 21))
	(_version vef)
	(_time 1657125925564 2022.07.06 13:45:25)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 4e1e4e4d12181a581a405c151d484f481a4b18494a)
	(_ent
		(_time 1657125601260)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int ready -1 0 29(_ent (_out))))
				(_port(_int start_address 1 0 30(_ent (_in))))
				(_port(_int write_start -1 0 31(_ent (_in))))
				(_port(_int read_start -1 0 32(_ent (_in))))
				(_port(_int write_fifo_data 1 0 37(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 38(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 39(_ent (_in))))
				(_port(_int read_fifo_data 1 0 43(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 44(_ent (_out))))
				(_port(_int read_fifo_full -1 0 45(_ent (_in))))
				(_port(_int CS_n -1 0 48(_ent (_out))))
				(_port(_int CK_LVDS -1 0 49(_ent (_out))))
				(_port(_int RESET_n -1 0 52(_ent (_out))))
				(_port(_int estado_dbg 2 0 55(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 56(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 57(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 58(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 59(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 60(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 95(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_sig))
			((DQ_out_dbg)(DQ_out_dbg_sig))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 9(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 11(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 12(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 13(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 14(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 15(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 16(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 60(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 81(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 82(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 83(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 84(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 85(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 86(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 86(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 87(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 88(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_dbg_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_dbg_sig 6 0 89(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(12))(_sens(12)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(14)))))
			(stimuli(_arch 2 0 144(_prcs(_wait_for)(_trgt(16)(19))(_sens(13)(17))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657126172469 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657126172470 2022.07.06 13:49:32)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code c89c989d939fcedd9f9cdc9290cfcecd9ecbcacecb)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657126172507 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657126172508 2022.07.06 13:49:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code e7b3bcb5e2b0b2f1b3e3e0e0febde3e0e3e1e2e0e5e1e1)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5322          1657126172569 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 21))
	(_version vef)
	(_time 1657126172570 2022.07.06 13:49:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 26727a23297072307228347d752027207223702122)
	(_ent
		(_time 1657125601260)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int ready -1 0 29(_ent (_out))))
				(_port(_int start_address 1 0 30(_ent (_in))))
				(_port(_int write_start -1 0 31(_ent (_in))))
				(_port(_int read_start -1 0 32(_ent (_in))))
				(_port(_int write_fifo_data 1 0 37(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 38(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 39(_ent (_in))))
				(_port(_int read_fifo_data 1 0 43(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 44(_ent (_out))))
				(_port(_int read_fifo_full -1 0 45(_ent (_in))))
				(_port(_int CS_n -1 0 48(_ent (_out))))
				(_port(_int CK_LVDS -1 0 49(_ent (_out))))
				(_port(_int RESET_n -1 0 52(_ent (_out))))
				(_port(_int estado_dbg 2 0 55(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 56(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 57(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 58(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 59(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 60(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 95(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_dbg_sig))
			((DQ_out_dbg)(DQ_out_dbg_sig))
			((RWDS_in_dbg)(rwds_in_dbg_test))
			((RWDS_out_dbg)(rwds_out_dbg_test))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_port(_int rwds_in_dbg_test -1 0 9(_ent(_in))))
		(_port(_int rwds_out_dbg_test -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 11(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 12(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 13(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 14(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 15(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 16(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 60(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 81(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 82(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 83(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 84(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_sig -1 0 85(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 86(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 86(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 87(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 88(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_dbg_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_dbg_sig 6 0 89(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(12))(_sens(12)))))
			(line__143(_arch 1 0 143(_assignment(_trgt(14)))))
			(stimuli(_arch 2 0 144(_prcs(_wait_for)(_trgt(16)(19))(_sens(13)(17))(_read(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657126564900 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657126564901 2022.07.06 13:56:04)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code bde9b7e9baeabba8eae9a9e7e5babbb8ebbebfbbbe)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657126564949 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657126564950 2022.07.06 13:56:04)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code ecb8edbebdbbb9fab8e8ebebf5b6e8ebe8eae9ebeeeaea)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 384(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5324          1657126565010 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657126565011 2022.07.06 13:56:05)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 2b7f722e707d7f3d7f243970782d2a2d7f2e7d2c2f)
	(_ent
		(_time 1657126565008)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(10))(_sens(10)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(12)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(14)(18))(_sens(11)(16))(_read(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657126852490 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657126852491 2022.07.06 14:00:52)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 17104010434011024043034d4f1011124114151114)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657126852545 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657126852546 2022.07.06 14:00:52)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 56510a5452010340025251524f0c525152505351545050)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5324          1657126852639 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657126852640 2022.07.06 14:00:52)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b4b3e8e1b9e2e0a2e0bba6efe7b2b5b2e0b1e2b3b0)
	(_ent
		(_time 1657126565007)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(10))(_sens(10)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(12)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(14)(18))(_sens(11)(16))(_read(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657127152873 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657127152874 2022.07.06 14:05:52)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 6e3a6f6e6839687b393a7a343669686b386d6c686d)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657127152918 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657127152919 2022.07.06 14:05:52)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 9dc99793cbcac88bc9999a9984c7999a999b989a9f9b9b)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5401          1657127153047 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657127153048 2022.07.06 14:05:53)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 2a7e212f727c7e3c7c2f3871792c2b2c7e2f7c2d2e)
	(_ent
		(_time 1657126565007)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(10))(_sens(10)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(12)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(14)(18))(_sens(11)(16))(_read(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657127243388 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657127243389 2022.07.06 14:07:23)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 1215151543451407454606484a1514174411101411)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657127243435 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657127243436 2022.07.06 14:07:23)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 41464d424216145715454645581b454645474446434747)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5555          1657127243516 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657127243517 2022.07.06 14:07:23)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8f888380d0d9db99d98a9dd4dc898e89db8ad9888b)
	(_ent
		(_time 1657126565007)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_test))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_port(_int ready_test -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni(_string \"0000"\)))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni((i 4))))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni((_others(i 4)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(10))(_sens(10)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(12)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(14)(18))(_sens(11)(16))(_read(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657127879975 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657127879976 2022.07.06 14:17:59)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code b4e1e6e0e3e3b2a1e3e0a0eeecb3b2b1e2b7b6b2b7)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5030          1657127880014 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657127880015 2022.07.06 14:18:00)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code e3b6bab1e2b4b6f5b7e7e4e7fab9e7e4e7e5e6e4e1e5e5)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5511          1657127880097 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657127880098 2022.07.06 14:18:00)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 31646b35396765276734236a623730376534673635)
	(_ent
		(_time 1657127880095)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni))))
		(_sig(_int ready_sig -1 0 89(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(9))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(11)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(13)(17))(_sens(10)(15))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657128027436 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657128027437 2022.07.06 14:20:27)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code b1b7e3e5e3e6b7a4e6e5a5ebe9b6b7b4e7b2b3b7b2)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5107          1657128027484 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657128027485 2022.07.06 14:20:27)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code efe9b6bdbbb8baf9bbebe8eaf6b5ebe8ebe9eae8ede9e9)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5511          1657128027553 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 19))
	(_version vef)
	(_time 1657128027554 2022.07.06 14:20:27)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 2e28742b72787a38782b3c757d282f287a2b78292a)
	(_ent
		(_time 1657127880094)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int ready -1 0 27(_ent (_out))))
				(_port(_int start_address 1 0 28(_ent (_in))))
				(_port(_int write_start -1 0 29(_ent (_in))))
				(_port(_int read_start -1 0 30(_ent (_in))))
				(_port(_int write_fifo_data 1 0 35(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 36(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 37(_ent (_in))))
				(_port(_int read_fifo_data 1 0 41(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 42(_ent (_out))))
				(_port(_int read_fifo_full -1 0 43(_ent (_in))))
				(_port(_int CS_n -1 0 46(_ent (_out))))
				(_port(_int CK_LVDS -1 0 47(_ent (_out))))
				(_port(_int RESET_n -1 0 50(_ent (_out))))
				(_port(_int estado_dbg 2 0 53(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 54(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 55(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 56(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 57(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 58(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_test))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int write_start_test -1 0 6(_ent(_in))))
		(_port(_int read_start_test -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address_test 0 0 9(_ent(_in))))
		(_port(_int write_fifo_data_test 0 0 10(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 11(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 12(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 13(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 14(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 58(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 79(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 80(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 81(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 82(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 83(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 84(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 85(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 85(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 87(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 88(_arch(_uni))))
		(_sig(_int ready_sig -1 0 89(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(9))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(11)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(13)(17))(_sens(10)(15))(_read(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657129532256 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657129532257 2022.07.06 14:45:32)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code fdfbfeadfaaafbe8aaa9e9a7a5fafbf8abfefffbfe)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5107          1657129532347 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657129532348 2022.07.06 14:45:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 5a5c5358090d0f4c0e5e5d5f43005e5d5e5c5f5d585c5c)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state reading_data writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . arc 5 -1)
)
I 000044 55 5620          1657129532428 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657129532429 2022.07.06 14:45:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code a9afa0ffa9fffdbfffa7bbf2faafa8affdacffaead)
	(_ent
		(_time 1657129532424)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 55(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657129649187 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657129649188 2022.07.06 14:47:29)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code b7e2bde3e3e0b1a2e0e3a3edefb0b1b2e1b4b5b1b4)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5080          1657129649253 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657129649254 2022.07.06 14:47:29)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 05505c0202525013510102031c5f010201030002070303)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5620          1657129649339 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657129649340 2022.07.06 14:47:29)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 53060a5159050745055d4108005552550756055457)
	(_ent
		(_time 1657129532423)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 55(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657129831982 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657129831983 2022.07.06 14:50:31)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code c3ccc3969394c5d69497d7999bc4c5c695c0c1c5c0)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5080          1657129832101 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657129832102 2022.07.06 14:50:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 404f4c434217155614441f10591a444744464547424646)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5620          1657129832189 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657129832190 2022.07.06 14:50:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 9e919290c2c8ca88c8908cc5cd989f98ca9bc8999a)
	(_ent
		(_time 1657129532423)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 55(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657130048687 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657130048688 2022.07.06 14:54:08)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 4310424113144556141757191b4445461540414540)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5080          1657130048737 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657130048738 2022.07.06 14:54:08)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 81d28b8e82d6d497d585ded198db858685878486838787)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5620          1657130048817 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657130048818 2022.07.06 14:54:08)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code cf9cc59b90999bd999c1dd949cc9cec99bca99c8cb)
	(_ent
		(_time 1657129532423)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 55(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657130062286 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657130062287 2022.07.06 14:54:22)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 6c6b686c6c3b6a793b387836346b6a693a6f6e6a6f)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5080          1657130062341 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657130062342 2022.07.06 14:54:22)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 9b9c9495cbccce8dcf9fc4cb82c19f9c9f9d9e9c999d9d)
	(_ent
		(_time 1657120502464)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~8~12 0 48(_scalar (_to i 0 i 8))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 69(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5620          1657130062406 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657130062407 2022.07.06 14:54:22)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code d9ded68ad98f8dcf8fd7cb828adfd8df8ddc8fdedd)
	(_ent
		(_time 1657129532423)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 55(_scalar (_to i 0 i 8))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~133 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657130289504 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657130289505 2022.07.06 14:58:09)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code fff1a9affaa8f9eaa8abeba5a7f8f9faa9fcfdf9fc)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657130289556 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657130289557 2022.07.06 14:58:09)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 2e20702b79797b387a2a717e37742a292a282b292c2828)
	(_ent
		(_time 1657130289539)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5623          1657130289633 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 16))
	(_version vef)
	(_time 1657130289634 2022.07.06 14:58:09)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 7c72227c262a286a2a726e272f7a7d7a28792a7b78)
	(_ent
		(_time 1657129532423)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 22(_ent (_in))))
				(_port(_int reset -1 0 23(_ent (_in))))
				(_port(_int ready -1 0 24(_ent (_out))))
				(_port(_int start_address 1 0 25(_ent (_in))))
				(_port(_int write_start -1 0 26(_ent (_in))))
				(_port(_int read_start -1 0 27(_ent (_in))))
				(_port(_int write_fifo_data 1 0 32(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 33(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 34(_ent (_in))))
				(_port(_int read_fifo_data 1 0 38(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 39(_ent (_out))))
				(_port(_int read_fifo_full -1 0 40(_ent (_in))))
				(_port(_int CS_n -1 0 43(_ent (_out))))
				(_port(_int CK_LVDS -1 0 44(_ent (_out))))
				(_port(_int RESET_n -1 0 47(_ent (_out))))
				(_port(_int estado_dbg 2 0 50(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 51(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 52(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 53(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 54(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 55(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 94(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_test))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_test))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_test))
			((write_fifo_empty)(write_fifo_empty_test))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int write_fifo_data_test 0 0 7(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable_test -1 0 8(_ent(_out))))
		(_port(_int write_fifo_empty_test -1 0 9(_ent(_in))))
		(_port(_int read_fifo_data_test 0 0 10(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 11(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 55(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 76(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 77(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 78(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 79(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 80(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 81(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 82(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 82(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 84(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 85(_arch(_uni))))
		(_sig(_int ready_sig -1 0 86(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int start_address_test 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(7))(_sens(7)))))
			(line__142(_arch 1 0 142(_assignment(_trgt(9)))))
			(stimuli(_arch 2 0 143(_prcs(_wait_for)(_trgt(11)(15)(18)(19))(_sens(17))(_read(8)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657130761056 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657130761057 2022.07.06 15:06:01)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code eabfe9b9e8bdecffbdbefeb0b2edecefbce9e8ece9)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657130761121 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657130761122 2022.07.06 15:06:01)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 287d212d227f7d3e7c2c777831722c2f2c2e2d2f2a2e2e)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5639          1657130761197 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657130761198 2022.07.06 15:06:01)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 77227e77792123612178652c247176712372217073)
	(_ent
		(_time 1657130761194)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16))(_sens(14))(_read(5)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657130791340 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657130791341 2022.07.06 15:06:31)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 4346474113144556141757191b4445461540414540)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657130791385 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657130791386 2022.07.06 15:06:31)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 62676d636235377436663d327b38666566646765606464)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 385(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5639          1657130791476 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657130791477 2022.07.06 15:06:31)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code c0c5cf94c99694d696cfd29b93c6c1c694c596c7c4)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16))(_sens(14))(_read(5)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657131110903 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657131110904 2022.07.06 15:11:50)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 8d8a89838ada8b98dad999d7d58a8b88db8e8f8b8e)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657131110944 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657131110945 2022.07.06 15:11:50)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code bcbbb3e9edebe9aae8b8bbbaa5e6b8bbb8bab9bbbebaba)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 6024          1657131111030 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657131111031 2022.07.06 15:11:51)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 0a0d0a0d525c5e1c5b0e1851590c0b0c5e0f5c0d0e)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16))(_sens(14))(_read(5)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657131360449 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657131360450 2022.07.06 15:16:00)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 580b5d5b030f5e4d0f0c4c02005f5e5d0e5b5a5e5b)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657131360491 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657131360492 2022.07.06 15:16:00)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 87d4898882d0d291d38380819edd838083818280858181)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 6028          1657131360551 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657131360552 2022.07.06 15:16:00)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code c695c892c99092d097c2d49d95c0c7c092c390c1c2)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(14))(_read(5)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 6028          1657131727651 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657131727652 2022.07.06 15:22:07)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code bbb5b3eee0edefadeab9a9e0e8bdbabdefbeedbcbf)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(5)(10))(_read(11)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657132463102 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657132463103 2022.07.06 15:34:23)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 89dd8387d3de8f9cdedd9dd3d18e8f8cdf8a8b8f8a)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5088          1657132463143 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657132463144 2022.07.06 15:34:23)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code b8ecb9edb2efedaeecbcbfbea1e2bcbfbcbebdbfbabebe)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 386(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 6028          1657132463221 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657132463222 2022.07.06 15:34:23)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 06525f01095052105704145d550007005203500102)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(5)(10))(_read(11)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 5165          1657132581075 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657132581076 2022.07.06 15:36:21)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 69676768623e3c7f3d6d6e6e70336d6e6d6f6c6e6b6f6f)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 387(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 6028          1657132994055 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657132994056 2022.07.06 15:43:14)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 92c0999c99c4c684c39c80c9c1949394c697c49596)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(5)(10))(_read(11)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657133232876 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657133232877 2022.07.06 15:47:12)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 7e7f757f7829786b292a6a242679787b287d7c787d)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5165          1657133232959 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657133232960 2022.07.06 15:47:12)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code cccdcc989d9b99da98c8cbcbd596c8cbc8cac9cbcecaca)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 387(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 6028          1657133233210 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657133233211 2022.07.06 15:47:13)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code c6c7c792c99092d096c5d49d95c0c7c092c390c1c2)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(5)(10))(_read(11)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 6028          1657133874227 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 13))
	(_version vef)
	(_time 1657133874228 2022.07.06 15:57:54)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code cdcfc499909b99db9dcedf969ecbcccb99c89bcac9)
	(_ent
		(_time 1657130761193)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 20(_ent (_in))))
				(_port(_int ready -1 0 21(_ent (_out))))
				(_port(_int start_address 1 0 22(_ent (_in))))
				(_port(_int write_start -1 0 23(_ent (_in))))
				(_port(_int read_start -1 0 24(_ent (_in))))
				(_port(_int write_fifo_data 1 0 29(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 30(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 31(_ent (_in))))
				(_port(_int read_fifo_data 1 0 35(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 36(_ent (_out))))
				(_port(_int read_fifo_full -1 0 37(_ent (_in))))
				(_port(_int CS_n -1 0 40(_ent (_out))))
				(_port(_int CK_LVDS -1 0 41(_ent (_out))))
				(_port(_int RESET_n -1 0 44(_ent (_out))))
				(_port(_int estado_dbg 2 0 47(_ent (_out))))
				(_port(_int DQ_in_dbg 1 0 48(_ent (_in))))
				(_port(_int DQ_out_dbg 1 0 49(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 50(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 51(_ent (_out))))
				(_port(_int byte_counter_dbg 3 0 52(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 93(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_test))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_test))
			((read_fifo_wr_enable)(read_fifo_wr_enable_test))
			((read_fifo_full)(read_fifo_full_test))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_port(_int read_start_test -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_fifo_data_test 0 0 7(_ent(_out))))
		(_port(_int read_fifo_wr_enable_test -1 0 8(_ent(_out))))
		(_port(_int read_fifo_full_test -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 52(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 73(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 74(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 75(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 4 0 76(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 77(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 78(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 79(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 5 0 79(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 80(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 6 0 81(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 6 0 82(_arch(_uni))))
		(_sig(_int ready_sig -1 0 83(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 6 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 87(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 6 0 88(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_trgt(4))(_sens(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(6)))))
			(stimuli(_arch 2 0 142(_prcs(_wait_for)(_trgt(8)(12)(15)(16)(19))(_sens(5)(10))(_read(11)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 5973          1657135850568 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657135850569 2022.07.06 16:30:50)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code d6d6d785d98082c085d1c48d85d0d7d082d380d1d2)
	(_ent
		(_time 1657135850563)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(10))(_read(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 5242          1657136238618 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657136238619 2022.07.06 16:37:18)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code a4a7a9f2a2f3f1b2f0a0a3a1bdfea0a3a0a2a1a3a6a2a2)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 389(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5319          1657136446665 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657136446666 2022.07.06 16:40:46)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 535d595152040645075754514a09575457555654515555)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 390(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5319          1657136585021 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657136585022 2022.07.06 16:43:05)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code cbc4969f9b9c9edd9fcfccc9d291cfcccfcdceccc9cdcd)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 390(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 805           1657136943134 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657136943135 2022.07.06 16:49:03)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code a8afaefff3ffaebdfffcbcf2f0afaeadfeabaaaeab)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657136943197 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657136943198 2022.07.06 16:49:03)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code e7e0eab5e2b0b2f1b3e3e0e5febde3e0e3e1e2e0e5e1e1)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 390(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5977          1657136943260 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657136943261 2022.07.06 16:49:03)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 25222b202973713320232723377f752371207322212327)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657137201925 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657137201926 2022.07.06 16:53:21)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code a5a3aef2f3f2a3b0f2f1b1fffda2a3a0f3a6a7a3a6)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657137201995 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657137201996 2022.07.06 16:53:21)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code e3e5e3b1e2b4b6f5b7e7e4e1fab9e7e4e7e5e6e4e1e5e5)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 390(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5977          1657137202088 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657137202089 2022.07.06 16:53:22)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 414740424917155744474347531b114715441746454743)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657137485409 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657137485411 2022.07.06 16:58:05)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code f1f2a0a1a3a6f7e4a6a5e5aba9f6f7f4a7f2f3f7f2)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657137485480 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657137485481 2022.07.06 16:58:05)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 3f3c643b6b686a296b3b383c26653b383b393a383d3939)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657137485560 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657137485561 2022.07.06 16:58:05)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8e8dd581d2d8da98dddf9cd5dd888f88da8bd8898a)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657137886628 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657137886629 2022.07.06 17:04:46)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 34356531636332216360206e6c3332316237363237)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657137886675 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657137886676 2022.07.06 17:04:46)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 6362396262343675376764607a39676467656664616565)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657137886751 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657137886752 2022.07.06 17:04:46)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b1b0ebe4b9e7e5a7e2e0a3eae2b7b0b7e5b4e7b6b5)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657138727042 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657138727043 2022.07.06 17:18:47)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 1a184c1d184d1c0f4d4e0e40421d1c1f4c19181c19)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657138727088 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657138727089 2022.07.06 17:18:47)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 494b144a421e1c5f1d4d4e4a50134d4e4d4f4c4e4b4f4f)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657138727161 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657138727162 2022.07.06 17:18:47)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 8785da8889d1d391d4d695dcd4818681d382d18083)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657139951306 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657139951307 2022.07.06 17:39:11)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 54040457030352410300400e0c5352510257565257)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5478          1657139951363 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657139951364 2022.07.06 17:39:11)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 92c2c99c92c5c784c69695938bc8969596949795909494)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 76(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int CS_n_aux -1 0 72(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__84(_arch 1 0 84(_assignment(_trgt(14))(_sens(1)))))
			(line__85(_arch 2 0 85(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(line__86(_arch 3 0 86(_assignment(_alias((CS_n)(CS_n_aux)))(_simpleassign BUF)(_trgt(12))(_sens(28)))))
			(states(_arch 4 0 88(_prcs(_simple)(_trgt(2)(7)(9)(10)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(28)))))
			(codificacion_estados(_arch 5 0 393(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 6 -1)
)
I 000044 55 5973          1657139951451 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657139951452 2022.07.06 17:39:11)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code f0a0aba1f9a6a4e6a3a1e2aba3f6f1f6a4f5a6f7f4)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657140362259 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657140362260 2022.07.06 17:46:02)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 9d9f9f929aca9b88cac989c7c59a9b98cb9e9f9b9e)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5478          1657140362301 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657140362302 2022.07.06 17:46:02)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code cccec5989d9b99da98c8cbcdd596c8cbc8cac9cbcecaca)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 76(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int CS_n_aux -1 0 72(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__84(_arch 1 0 84(_assignment(_trgt(14))(_sens(1)))))
			(line__85(_arch 2 0 85(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(line__86(_arch 3 0 86(_assignment(_alias((CS_n)(CS_n_aux)))(_simpleassign BUF)(_trgt(12))(_sens(28)))))
			(states(_arch 4 0 88(_prcs(_simple)(_trgt(21)(23)(24)(25)(26)(27)(28)(2)(7)(9)(10)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19))(_sens(21)(22)(0)(1)(18))(_read(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))(28)(3)(4)(5)(6)(8)(11)(16)))))
			(codificacion_estados(_arch 5 0 393(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 6 -1)
)
I 000044 55 5973          1657140362372 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657140362373 2022.07.06 17:46:02)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 0a08000d525c5e1c595b1851590c0b0c5e0f5c0d0e)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657140950861 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657140950862 2022.07.06 17:55:50)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code dedb8e8cd889d8cb898aca8486d9d8db88dddcd8dd)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657140950906 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657140950907 2022.07.06 17:55:50)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 0d08510a5b5a581b59090a0e1457090a090b080a0f0b0b)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657140950966 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657140950967 2022.07.06 17:55:50)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 4c49104f161a185a1f1d5e171f4a4d4a18491a4b48)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657145704881 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657145704882 2022.07.06 19:15:04)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 3e6b3a3b3869382b696a2a646639383b683d3c383d)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657145704952 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657145704953 2022.07.06 19:15:04)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 8cd98383dddbd99ad8888b8f95d6888b888a898b8e8a8a)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657145705037 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657145705038 2022.07.06 19:15:05)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code da8fd589828c8ecc898bc88189dcdbdc8edf8cddde)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657145900364 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657145900365 2022.07.06 19:18:20)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code da8fdb88d88ddccf8d8ece8082dddcdf8cd9d8dcd9)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657145900404 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657145900405 2022.07.06 19:18:20)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 095c020e025e5c1f5d0d0e0a10530d0e0d0f0c0e0b0f0f)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657145900472 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657145900473 2022.07.06 19:18:20)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 481d434b491e1c5e1b195a131b4e494e1c4d1e4f4c)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657146383578 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657146383579 2022.07.06 19:26:23)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 6d696c6d6a3a6b783a397937356a6b683b6e6f6b6e)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657146383636 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657146383637 2022.07.06 19:26:23)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code aca8a6fafdfbf9baf8a8abafb5f6a8aba8aaa9abaeaaaa)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 391(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657146383723 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657146383724 2022.07.06 19:26:23)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code fafef0aba2acaeeca9abe8a1a9fcfbfcaeffacfdfe)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 5319          1657146551266 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657146551267 2022.07.06 19:29:11)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 75217c75722220632171727a6c2f717271737072777373)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 395(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 805           1657146630041 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657146630042 2022.07.06 19:30:30)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 2271242673752437757636787a2524277421202421)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5319          1657146630079 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657146630080 2022.07.06 19:30:30)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 51025c53520604470555565e480b555655575456535757)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 395(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657146630161 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657146630162 2022.07.06 19:30:30)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 9fcc9291c0c9cb89ccce8dc4cc999e99cb9ac9989b)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657146858222 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657146858223 2022.07.06 19:34:18)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 7e7e7d7f7829786b292a6a242679787b287d7c787d)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5351          1657146858280 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657146858281 2022.07.06 19:34:18)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code bcbcb4e9edebe9aae8b8bbb3a5e6b8bbb8bab9bbbebaba)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id_pre requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 392(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657146858367 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657146858368 2022.07.06 19:34:18)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 1a1a131c424c4e0c494b0841491c1b1c4e1f4c1d1e)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 5358          1657147013345 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657147013346 2022.07.06 19:36:53)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 73272e73722426652777747c6a29777477757674717575)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id_pre requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 392(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 805           1657147023119 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657147023120 2022.07.06 19:37:03)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code a8fbaffff3ffaebdfffcbcf2f0afaeadfeabaaaeab)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5358          1657147023168 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657147023169 2022.07.06 19:37:03)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code d784db84d28082c183d3d0d8ce8dd3d0d3d1d2d0d5d1d1)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id_pre requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 9))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 392(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657147023226 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657147023227 2022.07.06 19:37:03)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 15461813194341034644074e461314134110431211)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657147291664 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657147291665 2022.07.06 19:41:31)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 9bcbcc949acc9d8ecccf8fc1c39c9d9ecd98999d98)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5326          1657147291722 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657147291723 2022.07.06 19:41:31)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code da8a8689898d8fcc8ededddfc380dedddedcdfddd8dcdc)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 389(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657147291803 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657147291804 2022.07.06 19:41:31)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 2878752d297e7c3e7b793a737b2e292e7c2d7e2f2c)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657147518813 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657147518814 2022.07.06 19:45:18)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code f0f1f7a0a3a7f6e5a7a4e4aaa8f7f6f5a6f3f2f6f3)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5326          1657147518853 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657147518854 2022.07.06 19:45:18)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 1e1f131849494b084a1a414c07441a191a181b191c1818)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657147518919 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657147518920 2022.07.06 19:45:18)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 5d5c505f000b094b0e0c4f060e5b5c5b09580b5a59)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657148072561 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657148072562 2022.07.06 19:54:32)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 06550d00535100135152125c5e0100035005040005)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5326          1657148072604 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657148072605 2022.07.06 19:54:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 257625202272703371217a773c7f212221232022272323)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5973          1657148072695 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657148072696 2022.07.06 19:54:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code 83d0838c89d5d795d0d291d8d0858285d786d58487)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657148345996 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657148345997 2022.07.06 19:59:05)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 2324242773742536747737797b2425267520212520)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5326          1657148346060 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657148346061 2022.07.06 19:59:06)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 62656e636235377436663d307b38666566646765606464)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5977          1657148346133 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657148346134 2022.07.06 19:59:06)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b0b7bce5b9e6e4a6b5b6b2b2a2eae0b6e4b5e6b7b4b6b2)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 805           1657148452520 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657148452521 2022.07.06 20:00:52)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 37633032636031226063236d6f3031326134353134)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
I 000044 55 5326          1657148452567 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657148452568 2022.07.06 20:00:52)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 66326a6762313370326239347f3c626162606361646060)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5977          1657148452630 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657148452631 2022.07.06 20:00:52)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code a4f0a8f2a9f2f0b2a1a2a6a6b6fef4a2f0a1f2a3a0a2a6)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
V 000044 55 805           1657148552373 arc
(_unit VHDL(clk_div_2 0 8(arc 0 18))
	(_version vef)
	(_time 1657148552374 2022.07.06 20:02:32)
	(_source(\../../clk_div_2.vhd\))
	(_parameters tan)
	(_code 4a4f1848481d4c5f1d1e5e10124d4c4f1c49484c49)
	(_ent
		(_time 1657113148135)
	)
	(_object
		(_port(_int clk_in -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int clk_out -1 0 14(_ent(_out))))
		(_sig(_int clk_aux -1 0 19(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_assignment(_alias((clk_out)(clk_aux)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . arc 2 -1)
)
V 000044 55 5326          1657148552423 arc
(_unit VHDL(hram_interface 0 10(arc 0 55))
	(_version vef)
	(_time 1657148552424 2022.07.06 20:02:32)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 797c2079722e2c6f2d7d262b60237d7e7d7f7c7e7b7f7f)
	(_ent
		(_time 1657130289538)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
I 000044 55 5977          1657148552533 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657148552534 2022.07.06 20:02:32)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code e6e3bfb4e9b0b2f0e3e0e5e3f4bcb6e0b2e3b0e1e2e0e4)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . arc 3 -1)
)
I 000044 55 6054          1657148808717 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657148808718 2022.07.06 20:06:48)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code a2a6a9f4a9f4f6b4a7a4a1a2b0f8f2a4f6a7f4a5a6a4a0)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
V 000044 55 5330          1657149939905 arc
(_unit VHDL(hram_interface_dbg 0 10(arc 0 55))
	(_version vef)
	(_time 1657149939906 2022.07.06 20:25:39)
	(_source(\../../hyperram.vhd\))
	(_parameters tan)
	(_code 55555b575202004301510a074c0f515251535052575353)
	(_ent
		(_time 1657149939890)
	)
	(_comp
		(clk_div_2
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clk_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst clk_62_5 0 75(_comp clk_div_2)
		(_port
			((clk_in)(clk_system))
			((reset)(reset))
			((clk_out)(clk_ram))
		)
		(_use(_ent . clk_div_2)
		)
	)
	(_object
		(_port(_int clk_system -1 0 13(_ent(_in)(_event))))
		(_port(_int reset -1 0 14(_ent(_in))))
		(_port(_int ready -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int start_address 0 0 16(_ent(_in))))
		(_port(_int write_start -1 0 17(_ent(_in))))
		(_port(_int read_start -1 0 18(_ent(_in))))
		(_port(_int write_fifo_data 0 0 23(_ent(_in))))
		(_port(_int write_fifo_data_rd_enable -1 0 24(_ent(_out))))
		(_port(_int write_fifo_empty -1 0 25(_ent(_in))))
		(_port(_int read_fifo_data 0 0 29(_ent(_out))))
		(_port(_int read_fifo_wr_enable -1 0 30(_ent(_out))))
		(_port(_int read_fifo_full -1 0 31(_ent(_in))))
		(_port(_int CS_n -1 0 34(_ent(_out))))
		(_port(_int CK_LVDS -1 0 35(_ent(_out))))
		(_port(_int RESET_n -1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43(_array -1((_dto i 3 i 0)))))
		(_port(_int estado_dbg 1 0 43(_ent(_out))))
		(_port(_int DQ_in_dbg 0 0 44(_ent(_in))))
		(_port(_int DQ_out_dbg 0 0 45(_ent(_out))))
		(_port(_int rwds_in_dbg -1 0 46(_ent(_in)(_event))))
		(_port(_int rwds_out_dbg -1 0 47(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~128~12 0 48(_scalar (_to i 0 i 128))))
		(_port(_int byte_counter_dbg 2 0 48(_ent(_out((i 0))))))
		(_type(_int state_type 0 65(_enum1 requesting_id reading_id writing_config idle_state writing_data_setup state_error writing_to_ram reading_data_setup reading_from_ram (_to i 0 i 8))))
		(_sig(_int state 3 0 67(_arch(_uni((i 0))))))
		(_sig(_int clk_ram -1 0 68(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 69(_scalar (_to i 0 i 128))))
		(_sig(_int byte_counter 4 0 69(_arch(_uni((i 0))))))
		(_sig(_int id_register -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_verified -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int id_error -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int starting_address_internal 5 0 71(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((CK_LVDS)(clk_ram)))(_simpleassign BUF)(_trgt(13))(_sens(22)))))
			(line__83(_arch 1 0 83(_assignment(_trgt(14))(_sens(1)))))
			(line__84(_arch 2 0 84(_assignment(_alias((byte_counter_dbg)(byte_counter)))(_trgt(20))(_sens(23)))))
			(states(_arch 3 0 86(_prcs(_simple)(_trgt(2)(7)(9)(10)(12)(17(d_7_0))(17(d_15_8))(17(d_23_16))(17(d_31_24))(17)(19)(21)(23)(24)(25)(26)(27))(_sens(0)(1)(18)(21)(22))(_read(3)(4)(5)(6)(8)(11)(16)(23)(24)(27(d_2_0))(27(d_10_3))(27(d_18_11))(27(d_23_19))))))
			(codificacion_estados(_arch 4 0 383(_prcs(_simple)(_trgt(15))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(33751810 33686018 33751810 33686018 33751810 33686018 33751810 33686018)
		(50463491 50529027 50463491 50529027 50463491 50529027 50463491 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751811 33686275 33751811 33686275 33751811 33686275 33751811 33686275)
		(33686019 50463234 33686019 50463234 33686019 50463234 33686019 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33751554 33686018 33751554 33686018 33751554 33686018 33751554 33686018)
		(131586)
		(33686018 2)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686018 33751555 33686018 33751555 33686018 33751555 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . arc 5 -1)
)
V 000044 55 6066          1657149939994 arc
(_unit VHDL(hyperram_tb 0 4(arc 0 7))
	(_version vef)
	(_time 1657149939995 2022.07.06 20:25:39)
	(_source(\../../hyperram_tb.vhd\))
	(_parameters tan)
	(_code b3b3bde6b9e5e7a5b6b5b0b3a1e9e3b5e7b6e5b4b7b5b1)
	(_ent
		(_time 1657135850562)
	)
	(_comp
		(hram_interface_dbg
			(_object
				(_port(_int clk_system -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int ready -1 0 15(_ent (_out))))
				(_port(_int start_address 0 0 16(_ent (_in))))
				(_port(_int write_start -1 0 17(_ent (_in))))
				(_port(_int read_start -1 0 18(_ent (_in))))
				(_port(_int write_fifo_data 0 0 23(_ent (_in))))
				(_port(_int write_fifo_data_rd_enable -1 0 24(_ent (_out))))
				(_port(_int write_fifo_empty -1 0 25(_ent (_in))))
				(_port(_int read_fifo_data 0 0 29(_ent (_out))))
				(_port(_int read_fifo_wr_enable -1 0 30(_ent (_out))))
				(_port(_int read_fifo_full -1 0 31(_ent (_in))))
				(_port(_int CS_n -1 0 34(_ent (_out))))
				(_port(_int CK_LVDS -1 0 35(_ent (_out))))
				(_port(_int RESET_n -1 0 38(_ent (_out))))
				(_port(_int estado_dbg 1 0 41(_ent (_out))))
				(_port(_int DQ_in_dbg 0 0 42(_ent (_in))))
				(_port(_int DQ_out_dbg 0 0 43(_ent (_out))))
				(_port(_int RWDS_in_dbg -1 0 44(_ent (_in))))
				(_port(_int RWDS_out_dbg -1 0 45(_ent (_out))))
				(_port(_int byte_counter_dbg 2 0 46(_ent (_out((i 0))))))
			)
		)
	)
	(_inst uut 0 91(_comp hram_interface_dbg)
		(_port
			((clk_system)(clk_system_sig))
			((reset)(reset_sig))
			((ready)(ready_sig))
			((start_address)(start_address_sig))
			((write_start)(write_start_sig))
			((read_start)(read_start_sig))
			((write_fifo_data)(write_fifo_data_sig))
			((write_fifo_data_rd_enable)(write_fifo_data_rd_enable_sig))
			((write_fifo_empty)(write_fifo_empty_sig))
			((read_fifo_data)(read_fifo_data_sig))
			((read_fifo_wr_enable)(read_fifo_wr_enable_sig))
			((read_fifo_full)(read_fifo_full_sig))
			((CS_n)(CS_n_sig))
			((CK_LVDS)(clk_ram_sig))
			((estado_dbg)(state_sig))
			((DQ_in_dbg)(DQ_in_sig))
			((DQ_out_dbg)(DQ_out_sig))
			((RWDS_in_dbg)(rwds_in_sig))
			((RWDS_out_dbg)(rwds_out_sig))
			((byte_counter_dbg)(byte_counter_sig))
		)
		(_use(_ent . hram_interface_dbg)
			(_port
				((clk_system)(clk_system))
				((reset)(reset))
				((ready)(ready))
				((start_address)(start_address))
				((write_start)(write_start))
				((read_start)(read_start))
				((write_fifo_data)(write_fifo_data))
				((write_fifo_data_rd_enable)(write_fifo_data_rd_enable))
				((write_fifo_empty)(write_fifo_empty))
				((read_fifo_data)(read_fifo_data))
				((read_fifo_wr_enable)(read_fifo_wr_enable))
				((read_fifo_full)(read_fifo_full))
				((CS_n)(CS_n))
				((CK_LVDS)(CK_LVDS))
				((RESET_n)(RESET_n))
				((estado_dbg)(estado_dbg))
				((DQ_in_dbg)(DQ_in_dbg))
				((DQ_out_dbg)(DQ_out_dbg))
				((rwds_in_dbg)(RWDS_in_dbg))
				((rwds_out_dbg)(RWDS_out_dbg))
				((byte_counter_dbg)(byte_counter_dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~NATURAL~range~0~to~128~13 0 46(_scalar (_to i 0 i 128))))
		(_sig(_int clk_system_sig -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int clk_ram_sig -1 0 68(_arch(_uni)(_event))))
		(_sig(_int reset_sig -1 0 69(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int state_sig 3 0 70(_arch(_uni))))
		(_sig(_int rwds_in_sig -1 0 71(_arch(_uni((i 4))))))
		(_sig(_int rwds_out_sig -1 0 72(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~8~13 0 73(_scalar (_to i 0 i 8))))
		(_sig(_int byte_counter_sig 4 0 73(_arch(_uni((i 0))))))
		(_sig(_int CS_n_sig -1 0 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int DQ_in_sig 5 0 75(_arch(_uni((_others(i 4)))))))
		(_sig(_int DQ_out_sig 5 0 76(_arch(_uni))))
		(_sig(_int ready_sig -1 0 77(_arch(_uni))))
		(_sig(_int write_start_sig -1 0 78(_arch(_uni((i 2))))))
		(_sig(_int start_address_sig 5 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_fifo_empty_sig -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int write_fifo_data_rd_enable_sig -1 0 81(_arch(_uni))))
		(_sig(_int write_fifo_data_sig 5 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_full_sig -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int read_start_sig -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int read_fifo_data_sig 5 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_fifo_wr_enable_sig -1 0 86(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_trgt(0))(_sens(0)))))
			(line__139(_arch 1 0 139(_assignment(_trgt(2)))))
			(stimuli(_arch 2 0 140(_prcs(_wait_for)(_trgt(4)(8)(11)(12)(15)(17))(_sens(1)(6))(_read(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811)
		(33686019 33751810 33686019 33751810 33686019 33751810 33686019 33751810)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50463234 33686018 50463234 33686018 50463234 33686018 50463234)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 50528771 33751555 50463491 50529027 33686018 33686018 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . arc 3 -1)
)
