$date
	Sun Oct 23 03:45:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#332764
b10111 !
1"
#332766
b10111 &
b10111 %
1$
#332767
0"
#332770
b1000110 &
b1000110 %
#332774
b100011 &
b100011 %
#332778
b1101010 &
b1101010 %
#332782
b110101 &
b110101 %
#332786
b10100000 &
b10100000 %
#332790
b1010000 &
b1010000 %
#332794
b101000 &
b101000 %
#332798
b10100 &
b10100 %
#332802
b1010 &
b1010 %
#332806
b101 &
b101 %
#332810
b10000 &
b10000 %
#332814
b1000 &
b1000 %
#332818
b100 &
b100 %
#332822
b10 &
b10 %
#332826
b1 &
b1 %
1#
#332830
b0 &
0#
b0 %
0$
#1348560
b1 !
1"
#1348562
b1 &
b1 %
1$
#1348563
0"
#1348566
1#
#1348570
b0 &
b0 %
0#
0$
#2381522
b1011 &
b1011 %
1$
b1011 !
1"
#2381523
0"
#2381526
b100010 &
b100010 %
#2381530
b10001 &
b10001 %
#2381534
b110100 &
b110100 %
#2381538
b11010 &
b11010 %
#2381542
b1101 &
b1101 %
#2381546
b101000 &
b101000 %
#2381550
b10100 &
b10100 %
#2381554
b1010 &
b1010 %
#2381558
b101 &
b101 %
#2381562
b10000 &
b10000 %
#2381566
b1000 &
b1000 %
#2381570
b100 &
b100 %
#2381574
b10 &
b10 %
#2381578
b1 &
b1 %
1#
#2381582
b0 &
0#
b0 %
0$
#4500012
