/* MTVC */
void allegrex_instruction_template_s< 0x48e00080, 0xffe0ff80 >::interpret(processor_s &processor, u32 opcode)
{
}
